
Efinix Static Timing Analysis Report
Version: 2023.2.307.5.10
Date: Fri Nov 29 22:55:55 2024

Copyright (C) 2013 - 2023  All rights reserved.

Top-level Entity Name: Ti60_Demo

SDC Filename: C:/Users/32954/Desktop/fpga2/finaltry/1051/Ti60_Demo.pt.sdc

Timing Model: C4
	process : typical
	temperature : 0C to 85C
	voltage : 0.95 +/-30mV
	speedgrade : 4
	technology : t16ff
	status : final

---------- Table of Contents (begin) ----------
   1. Clock Frequency Summary
   2. Clock Relationship Summary
   3. Path Details for Max Critical Paths
   4. Path Details for Min Critical Paths
---------- Table of Contents (end) ------------

---------- 1. Clock Frequency Summary (begin) ----------

User target constrained clocks
  Clock Name    Period (ns)  Frequency (MHz)    Waveform         Targets
tdqss_clk           2.315        431.965     {0.000 1.157}  {tdqss_clk}      
core_clk            4.630        215.983     {0.000 2.315}  {core_clk}       
tac_clk             2.315        431.965     {0.000 1.157}  {tac_clk}        
twd_clk             2.315        431.965     {0.579 1.736}  {twd_clk}        
ddr_pll_CLKOUT4     5.208        192.012     {0.000 2.604}  {ddr_pll_CLKOUT4}
clk_sys            40.000         25.000     {0.000 20.000} {clk_sys}        
clk_pixel_2x        6.667        149.993     {0.000 3.333}  {clk_pixel_2x}   
clk_pixel           5.000        200.000     {0.000 2.500}  {clk_pixel}      
clk_pixel_10x       1.333        750.188     {0.333 1.000}  {clk_pixel_10x}  
clk_96m            10.417         95.997     {0.000 5.208}  {clk_96m}        

Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
tdqss_clk       1.859        537.924         (R-R)
core_clk        3.666        272.777         (R-R)
tac_clk         2.172        460.405         (R-R)
twd_clk         1.936        516.529         (R-R)
clk_pixel_2x    4.775        209.424         (R-R)
clk_96m         6.849        146.007         (R-R)

Geomean max period: 3.128

---------- Clock Frequency Summary (end) ---------------

---------- 2. Clock Relationship Summary (begin) ----------

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
  tdqss_clk        tdqss_clk            2.315            0.456           (R-R)
  tdqss_clk        core_clk             2.315            1.705           (R-R)
  core_clk         tdqss_clk            2.315            0.935           (R-R)
  core_clk         core_clk             4.630            0.964           (R-R)
  core_clk         tac_clk              2.315            1.452           (R-R)
  core_clk         twd_clk              0.579            0.258           (R-R)
  core_clk         clk_96m              0.001           -0.649           (R-R)
  tac_clk          core_clk             2.315            1.032           (R-R)
  tac_clk          tac_clk              2.315            0.143           (R-R)
  tac_clk          clk_96m              0.001           -0.728           (R-R)
  twd_clk          core_clk             1.736           -0.006           (R-R)
  twd_clk          twd_clk              2.315            0.379           (R-R)
  twd_clk          clk_96m              0.001           -0.726           (R-R)
  clk_pixel_2x     clk_pixel_2x         6.667            1.892           (R-R)
  clk_pixel        clk_pixel_2x         0.001           -1.774           (R-R)
  clk_96m          core_clk             0.001           -0.622           (R-R)
  clk_96m          tac_clk              0.001           -0.548           (R-R)
  clk_96m          twd_clk              0.001           -0.574           (R-R)
  clk_96m          clk_96m             10.417            3.568           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
  tdqss_clk        tdqss_clk            0.000           0.092            (R-R)
  tdqss_clk        core_clk             0.000           0.127            (R-R)
  core_clk         tdqss_clk            0.000           0.063            (R-R)
  core_clk         core_clk             0.000           0.024            (R-R)
  core_clk         tac_clk              0.000           0.260            (R-R)
  core_clk         twd_clk             -1.736           1.799            (R-R)
  core_clk         clk_96m              0.000           0.078            (R-R)
  tac_clk          core_clk             0.000           0.328            (R-R)
  tac_clk          tac_clk              0.000           0.026            (R-R)
  tac_clk          clk_96m              0.000           0.011            (R-R)
  twd_clk          core_clk            -0.579           0.901            (R-R)
  twd_clk          twd_clk              0.000           0.074            (R-R)
  twd_clk          clk_96m              0.000           0.012            (R-R)
  clk_pixel_2x     clk_pixel_2x         0.000           0.092            (R-R)
  clk_pixel        clk_pixel_2x         0.000           0.313            (R-R)
  clk_96m          core_clk             0.000           0.016            (R-R)
  clk_96m          tac_clk              0.000           0.018            (R-R)
  clk_96m          twd_clk              0.000           0.055            (R-R)
  clk_96m          clk_96m              0.000           0.035            (R-R)

NOTE: Values are in nanoseconds.

---------- Clock Relationship Summary (end) ---------------

---------- 3. Path Details for Max Critical Paths (begin) ----------

################################################################################
Path Detail Report (clk_pixel vs clk_pixel_2x)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_pixel~FF|CLK                    
Path End      : hdmi_txd0_rst_o                      
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -1.774 (required time - arrival time)
Delay         : 1.051                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 1.164
--------------------------------------
End-of-path arrival time       : 3.022

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.777
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.420
--------------------------------------
End-of-path required time      : 1.248

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
clk_pixel            inpad        0.000             0.000              0         (111,0) 
clk_pixel            inpad        0.110             0.110              2         (111,0) 
clk_pixel            net          1.748             1.858              2         (111,0) 
   Routing elements:
      Manhattan distance of X:36, Y:318
rstn_pixel~FF|CLK    ff           0.000             1.858              2         (75,318)

Data Path
      name        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================
rstn_pixel~FF|Q     ff           0.113             0.113              59       (75,318) 
rstn_pixel          net          0.150             0.263              59       (75,318) 
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__75695|in[0]    lut          0.054             0.317              59       (70,318) 
LUT__75695|out      lut          0.000             0.317               5       (70,318) 
hdmi_txd2_rst_o     net          0.803             1.120               5       (70,318) 
   Routing elements:
      Manhattan distance of X:147, Y:5
hdmi_txd0_rst_o     outpad       0.044             1.164               5       (217,323)
hdmi_txd0_rst_o     outpad       0.000             1.164               0       (217,323)

Capture Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel_2x                   inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                   inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                   net          1.623             1.733             315       (219,164)
   Routing elements:
      Manhattan distance of X:24, Y:159
clk_pixel_2x~CLKOUT~195~322    outpad       0.044             1.777             315       (195,323)
clk_pixel_2x~CLKOUT~195~322    outpad       0.000             1.777               0       (195,323)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_pixel~FF|CLK                    
Path End      : hdmi_txd1_rst_o                      
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -1.570 (required time - arrival time)
Delay         : 0.847                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.960
--------------------------------------
End-of-path arrival time       : 2.818

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.777
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.420
--------------------------------------
End-of-path required time      : 1.248

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
clk_pixel            inpad        0.000             0.000              0         (111,0) 
clk_pixel            inpad        0.110             0.110              2         (111,0) 
clk_pixel            net          1.748             1.858              2         (111,0) 
   Routing elements:
      Manhattan distance of X:36, Y:318
rstn_pixel~FF|CLK    ff           0.000             1.858              2         (75,318)

Data Path
      name        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================
rstn_pixel~FF|Q     ff           0.113             0.113              59        (75,318)
rstn_pixel          net          0.150             0.263              59        (75,318)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__75695|in[0]    lut          0.054             0.317              59        (70,318)
LUT__75695|out      lut          0.000             0.317               5        (70,318)
hdmi_txd2_rst_o     net          0.599             0.916               5        (70,318)
   Routing elements:
      Manhattan distance of X:58, Y:5
hdmi_txd1_rst_o     outpad       0.044             0.960               5        (12,323)
hdmi_txd1_rst_o     outpad       0.000             0.960               0        (12,323)

Capture Clock Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
clk_pixel_2x                  inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                  inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                  net          1.623             1.733             315       (219,164)
   Routing elements:
      Manhattan distance of X:188, Y:159
clk_pixel_2x~CLKOUT~31~322    outpad       0.044             1.777             315       (31,323) 
clk_pixel_2x~CLKOUT~31~322    outpad       0.000             1.777               0       (31,323) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_pixel~FF|CLK                    
Path End      : hdmi_txd2_rst_o                      
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -1.489 (required time - arrival time)
Delay         : 0.766                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.879
--------------------------------------
End-of-path arrival time       : 2.737

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.777
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.420
--------------------------------------
End-of-path required time      : 1.248

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
clk_pixel            inpad        0.000             0.000              0         (111,0) 
clk_pixel            inpad        0.110             0.110              2         (111,0) 
clk_pixel            net          1.748             1.858              2         (111,0) 
   Routing elements:
      Manhattan distance of X:36, Y:318
rstn_pixel~FF|CLK    ff           0.000             1.858              2         (75,318)

Data Path
      name        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================
rstn_pixel~FF|Q     ff           0.113             0.113              59        (75,318)
rstn_pixel          net          0.150             0.263              59        (75,318)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__75695|in[0]    lut          0.054             0.317              59        (70,318)
LUT__75695|out      lut          0.000             0.317               5        (70,318)
hdmi_txd2_rst_o     net          0.518             0.835               5        (70,318)
   Routing elements:
      Manhattan distance of X:24, Y:5
hdmi_txd2_rst_o     outpad       0.044             0.879               5        (46,323)
hdmi_txd2_rst_o     outpad       0.000             0.879               0        (46,323)

Capture Clock Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
clk_pixel_2x                  inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                  inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                  net          1.623             1.733             315       (219,164)
   Routing elements:
      Manhattan distance of X:164, Y:159
clk_pixel_2x~CLKOUT~55~322    outpad       0.044             1.777             315       (55,323) 
clk_pixel_2x~CLKOUT~55~322    outpad       0.000             1.777               0       (55,323) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_pixel~FF|CLK                    
Path End      : hdmi_txc_rst_o                       
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -1.394 (required time - arrival time)
Delay         : 0.671                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.784
--------------------------------------
End-of-path arrival time       : 2.642

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.777
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.420
--------------------------------------
End-of-path required time      : 1.248

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
clk_pixel            inpad        0.000             0.000              0         (111,0) 
clk_pixel            inpad        0.110             0.110              2         (111,0) 
clk_pixel            net          1.748             1.858              2         (111,0) 
   Routing elements:
      Manhattan distance of X:36, Y:318
rstn_pixel~FF|CLK    ff           0.000             1.858              2         (75,318)

Data Path
      name        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================
rstn_pixel~FF|Q     ff           0.113             0.113              59        (75,318)
rstn_pixel          net          0.150             0.263              59        (75,318)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__75695|in[0]    lut          0.054             0.317              59        (70,318)
LUT__75695|out      lut          0.000             0.317               5        (70,318)
hdmi_txd2_rst_o     net          0.423             0.740               5        (70,318)
   Routing elements:
      Manhattan distance of X:13, Y:5
hdmi_txc_rst_o      outpad       0.044             0.784               5        (57,323)
hdmi_txc_rst_o      outpad       0.000             0.784               0        (57,323)

Capture Clock Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
clk_pixel_2x                  inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                  inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                  net          1.623             1.733             315       (219,164)
   Routing elements:
      Manhattan distance of X:156, Y:159
clk_pixel_2x~CLKOUT~63~322    outpad       0.044             1.777             315       (63,323) 
clk_pixel_2x~CLKOUT~63~322    outpad       0.000             1.777               0       (63,323) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_pixel~FF|CLK                    
Path End      : lcd_vs~FF|CE                         
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -1.322 (required time - arrival time)
Delay         : 0.938                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 1.142
--------------------------------------
End-of-path arrival time       : 3.000

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.678

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
clk_pixel            inpad        0.000             0.000              0         (111,0) 
clk_pixel            inpad        0.110             0.110              2         (111,0) 
clk_pixel            net          1.748             1.858              2         (111,0) 
   Routing elements:
      Manhattan distance of X:36, Y:318
rstn_pixel~FF|CLK    ff           0.000             1.858              2         (75,318)

Data Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
rstn_pixel~FF|Q        ff          0.113             0.113              59        (75,318)
rstn_pixel             net         0.544             0.657              59        (75,318)
   Routing elements:
      Manhattan distance of X:5, Y:38
LUT__75282|in[1]       lut         0.054             0.711              59        (80,280)
LUT__75282|out         lut         0.000             0.711               2        (80,280)
u_lcd_driver/n1479     net         0.340             1.051               2        (80,280)
   Routing elements:
      Manhattan distance of X:6, Y:0
lcd_vs~FF|CE           ff          0.091             1.142               2        (86,280)

Capture Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel_2x     inpad        0.000             0.000               0       (219,164)
clk_pixel_2x     inpad        0.110             0.110             315       (219,164)
clk_pixel_2x     net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:133, Y:116
lcd_vs~FF|CLK    ff           0.000             1.787             315       (86,280) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_pixel~FF|CLK                    
Path End      : hreal[7]~FF|SR                       
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -1.143 (required time - arrival time)
Delay         : 0.759                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.963
--------------------------------------
End-of-path arrival time       : 2.821

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.678

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
clk_pixel            inpad        0.000             0.000              0         (111,0) 
clk_pixel            inpad        0.110             0.110              2         (111,0) 
clk_pixel            net          1.748             1.858              2         (111,0) 
   Routing elements:
      Manhattan distance of X:36, Y:318
rstn_pixel~FF|CLK    ff           0.000             1.858              2         (75,318)

Data Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
rstn_pixel~FF|Q     ff          0.113             0.113              59        (75,318)
rstn_pixel          net         0.759             0.872              59        (75,318)
   Routing elements:
      Manhattan distance of X:7, Y:62
hreal[7]~FF|SR      ff          0.091             0.963              59        (68,256)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_pixel_2x       inpad        0.000             0.000               0       (219,164)
clk_pixel_2x       inpad        0.110             0.110             315       (219,164)
clk_pixel_2x       net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:151, Y:92
hreal[7]~FF|CLK    ff           0.000             1.787             315       (68,256) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_pixel~FF|CLK                    
Path End      : hreal[5]~FF|SR                       
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -1.139 (required time - arrival time)
Delay         : 0.755                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.959
--------------------------------------
End-of-path arrival time       : 2.817

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.678

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
clk_pixel            inpad        0.000             0.000              0         (111,0) 
clk_pixel            inpad        0.110             0.110              2         (111,0) 
clk_pixel            net          1.748             1.858              2         (111,0) 
   Routing elements:
      Manhattan distance of X:36, Y:318
rstn_pixel~FF|CLK    ff           0.000             1.858              2         (75,318)

Data Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
rstn_pixel~FF|Q     ff          0.113             0.113              59        (75,318)
rstn_pixel          net         0.755             0.868              59        (75,318)
   Routing elements:
      Manhattan distance of X:10, Y:63
hreal[5]~FF|SR      ff          0.091             0.959              59        (65,255)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_pixel_2x       inpad        0.000             0.000               0       (219,164)
clk_pixel_2x       inpad        0.110             0.110             315       (219,164)
clk_pixel_2x       net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:154, Y:91
hreal[5]~FF|CLK    ff           0.000             1.787             315       (65,255) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_pixel~FF|CLK                    
Path End      : hreal[4]~FF|SR                       
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -1.139 (required time - arrival time)
Delay         : 0.755                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.959
--------------------------------------
End-of-path arrival time       : 2.817

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.678

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
clk_pixel            inpad        0.000             0.000              0         (111,0) 
clk_pixel            inpad        0.110             0.110              2         (111,0) 
clk_pixel            net          1.748             1.858              2         (111,0) 
   Routing elements:
      Manhattan distance of X:36, Y:318
rstn_pixel~FF|CLK    ff           0.000             1.858              2         (75,318)

Data Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
rstn_pixel~FF|Q     ff          0.113             0.113              59        (75,318)
rstn_pixel          net         0.755             0.868              59        (75,318)
   Routing elements:
      Manhattan distance of X:10, Y:59
hreal[4]~FF|SR      ff          0.091             0.959              59        (65,259)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_pixel_2x       inpad        0.000             0.000               0       (219,164)
clk_pixel_2x       inpad        0.110             0.110             315       (219,164)
clk_pixel_2x       net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:154, Y:95
hreal[4]~FF|CLK    ff           0.000             1.787             315       (65,259) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_pixel~FF|CLK                    
Path End      : hreal[6]~FF|SR                       
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -1.139 (required time - arrival time)
Delay         : 0.755                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.959
--------------------------------------
End-of-path arrival time       : 2.817

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.678

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
clk_pixel            inpad        0.000             0.000              0         (111,0) 
clk_pixel            inpad        0.110             0.110              2         (111,0) 
clk_pixel            net          1.748             1.858              2         (111,0) 
   Routing elements:
      Manhattan distance of X:36, Y:318
rstn_pixel~FF|CLK    ff           0.000             1.858              2         (75,318)

Data Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
rstn_pixel~FF|Q     ff          0.113             0.113              59        (75,318)
rstn_pixel          net         0.755             0.868              59        (75,318)
   Routing elements:
      Manhattan distance of X:10, Y:65
hreal[6]~FF|SR      ff          0.091             0.959              59        (65,253)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_pixel_2x       inpad        0.000             0.000               0       (219,164)
clk_pixel_2x       inpad        0.110             0.110             315       (219,164)
clk_pixel_2x       net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:154, Y:89
hreal[6]~FF|CLK    ff           0.000             1.787             315       (65,253) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_pixel~FF|CLK                    
Path End      : hreal[8]~FF|SR                       
Launch Clock  : clk_pixel (RISE)                     
Capture Clock : clk_pixel_2x (RISE)                  
Slack         : -1.139 (required time - arrival time)
Delay         : 0.755                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.959
--------------------------------------
End-of-path arrival time       : 2.817

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.678

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
clk_pixel            inpad        0.000             0.000              0         (111,0) 
clk_pixel            inpad        0.110             0.110              2         (111,0) 
clk_pixel            net          1.748             1.858              2         (111,0) 
   Routing elements:
      Manhattan distance of X:36, Y:318
rstn_pixel~FF|CLK    ff           0.000             1.858              2         (75,318)

Data Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
rstn_pixel~FF|Q     ff          0.113             0.113              59        (75,318)
rstn_pixel          net         0.755             0.868              59        (75,318)
   Routing elements:
      Manhattan distance of X:10, Y:64
hreal[8]~FF|SR      ff          0.091             0.959              59        (65,254)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_pixel_2x       inpad        0.000             0.000               0       (219,164)
clk_pixel_2x       inpad        0.110             0.110             315       (219,164)
clk_pixel_2x       net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:154, Y:90
hreal[8]~FF|CLK    ff           0.000             1.787             315       (65,254) 

################################################################################
Path Detail Report (tdqss_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK
Path End      : odt~FF|D                                                                                                
Launch Clock  : tdqss_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                        
Slack         : 0.456 (required time - arrival time)                                                                    
Delay         : 0.558                                                                                                   

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 1.749
--------------------------------------
End-of-path arrival time       : 3.643

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.099

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                inpad           0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                inpad           0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                net             1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:92, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.894             124        (201,42)

Data Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RDATA[0] ram_8192x20     1.188             1.188              2         (201,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[0]               net             0.504             1.692              2         (201,42)
   Routing elements:
      Manhattan distance of X:2, Y:38
LUT__68303|in[1]                                                                                             lut             0.054             1.746              2         (199,4) 
LUT__68303|out                                                                                               lut             0.000             1.746              2         (199,4) 
odt~FF|D                                                                                                     ff              0.003             1.749              2         (199,4) 

Capture Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
 tdqss_clk      inpad        0.000             0.000               0        (109,0)
 tdqss_clk      inpad        0.110             0.110             124        (109,0)
 tdqss_clk      net          1.784             1.894             124        (109,0)
   Routing elements:
      Manhattan distance of X:90, Y:4
 odt~FF|CLK     ff           0.000             1.894             124        (199,4)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK
Path End      : ba[0]~FF|D                                                                                              
Launch Clock  : tdqss_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                        
Slack         : 0.456 (required time - arrival time)                                                                    
Delay         : 0.558                                                                                                   

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 1.749
--------------------------------------
End-of-path arrival time       : 3.643

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.099

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                inpad           0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                inpad           0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                net             1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:92, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.894             124        (201,42)

Data Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RDATA[1] ram_8192x20     1.188             1.188              2         (201,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[1]               net             0.504             1.692              2         (201,42)
   Routing elements:
      Manhattan distance of X:2, Y:37
LUT__68302|in[1]                                                                                             lut             0.054             1.746              2         (199,5) 
LUT__68302|out                                                                                               lut             0.000             1.746              2         (199,5) 
ba[0]~FF|D                                                                                                   ff              0.003             1.749              2         (199,5) 

Capture Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
tdqss_clk       inpad        0.000             0.000               0        (109,0)
tdqss_clk       inpad        0.110             0.110             124        (109,0)
tdqss_clk       net          1.784             1.894             124        (109,0)
   Routing elements:
      Manhattan distance of X:90, Y:5
ba[0]~FF|CLK    ff           0.000             1.894             124        (199,5)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RCLK
Path End      : odt~FF|D                                                                                                 
Launch Clock  : tdqss_clk (RISE)                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                         
Slack         : 0.477 (required time - arrival time)                                                                     
Delay         : 0.537                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 1.728
--------------------------------------
End-of-path arrival time       : 3.622

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.099

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                 net             1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:101, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RCLK ram_8192x20     0.000             1.894             124        (210,22)

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RDATA[12] ram_8192x20     1.188             1.188              2         (210,22)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[26]                net             0.483             1.671              2         (210,22)
   Routing elements:
      Manhattan distance of X:11, Y:18
LUT__68303|in[0]                                                                                               lut             0.054             1.725              2         (199,4) 
LUT__68303|out                                                                                                 lut             0.000             1.725              2         (199,4) 
odt~FF|D                                                                                                       ff              0.003             1.728              2         (199,4) 

Capture Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
 tdqss_clk      inpad        0.000             0.000               0        (109,0)
 tdqss_clk      inpad        0.110             0.110             124        (109,0)
 tdqss_clk      net          1.784             1.894             124        (109,0)
   Routing elements:
      Manhattan distance of X:90, Y:4
 odt~FF|CLK     ff           0.000             1.894             124        (199,4)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RADDR[0]                         
Launch Clock  : tdqss_clk (RISE)                                                                                                                      
Capture Clock : tdqss_clk (RISE)                                                                                                                      
Slack         : 0.485 (required time - arrival time)                                                                                                  
Delay         : 1.579                                                                                                                                 

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 1.720
--------------------------------------
End-of-path arrival time       : 3.614

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.099

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tdqss_clk                                                                                                                                 inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                 inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                                                 net          1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:88, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.894             124        (197,62)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]~FF|Q ff              0.113             0.113               2        (197,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]      net             0.236             0.349               2        (197,62)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__68707|in[3]                                                                                                                     lut             0.054             0.403               2        (197,67)
LUT__68707|out                                                                                                                       lut             0.000             0.403               2        (197,67)
n45362                                                                                                                               net             0.053             0.456               2        (197,67)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68708|in[2]                                                                                                                     lut             0.054             0.510               2        (197,66)
LUT__68708|out                                                                                                                       lut             0.000             0.510               2        (197,66)
n45363                                                                                                                               net             0.252             0.762               2        (197,66)
   Routing elements:
      Manhattan distance of X:3, Y:15
LUT__68711|in[0]                                                                                                                     lut             0.054             0.816               2        (200,51)
LUT__68711|out                                                                                                                       lut             0.000             0.816              18        (200,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/n272                                      net             0.053             0.869              18        (200,51)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68713|in[0]                                                                                                                     lut             0.054             0.923              18        (200,50)
LUT__68713|out                                                                                                                       lut             0.000             0.923               3        (200,50)
n45366                                                                                                                               net             0.167             1.090               3        (200,50)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__68714|in[0]                                                                                                                     lut             0.054             1.144               3        (200,53)
LUT__68714|out                                                                                                                       lut             0.000             1.144               4        (200,53)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/_zz_8[1]                                  net             0.548             1.692               4        (200,53)
   Routing elements:
      Manhattan distance of X:10, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RADDR[0]                        ram_8192x20     0.028             1.720               4        (210,22)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                 net             1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:101, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RCLK ram_8192x20     0.000             1.894             124        (210,22)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RADDR[0]    
Launch Clock  : tdqss_clk (RISE)                                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                                 
Slack         : 0.504 (required time - arrival time)                                                                             
Delay         : 1.560                                                                                                            

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 1.701
--------------------------------------
End-of-path arrival time       : 3.595

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.099

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                            inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                            net          1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:96, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK    ff           0.000             1.894             124        (205,62)

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|Q ff              0.113             0.113               4        (205,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]      net             0.217             0.330               4        (205,62)
   Routing elements:
      Manhattan distance of X:8, Y:5
LUT__68707|in[2]                                                                                                lut             0.054             0.384               4        (197,67)
LUT__68707|out                                                                                                  lut             0.000             0.384               2        (197,67)
n45362                                                                                                          net             0.053             0.437               2        (197,67)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68708|in[2]                                                                                                lut             0.054             0.491               2        (197,66)
LUT__68708|out                                                                                                  lut             0.000             0.491               2        (197,66)
n45363                                                                                                          net             0.252             0.743               2        (197,66)
   Routing elements:
      Manhattan distance of X:3, Y:15
LUT__68711|in[0]                                                                                                lut             0.054             0.797               2        (200,51)
LUT__68711|out                                                                                                  lut             0.000             0.797              18        (200,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/n272                 net             0.053             0.850              18        (200,51)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68713|in[0]                                                                                                lut             0.054             0.904              18        (200,50)
LUT__68713|out                                                                                                  lut             0.000             0.904               3        (200,50)
n45366                                                                                                          net             0.167             1.071               3        (200,50)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__68714|in[0]                                                                                                lut             0.054             1.125               3        (200,53)
LUT__68714|out                                                                                                  lut             0.000             1.125               4        (200,53)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/_zz_8[1]             net             0.548             1.673               4        (200,53)
   Routing elements:
      Manhattan distance of X:10, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RADDR[0]   ram_8192x20     0.028             1.701               4        (210,22)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                 net             1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:101, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RCLK ram_8192x20     0.000             1.894             124        (210,22)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK
Path End      : addr[15]~FF|D                                                                                            
Launch Clock  : tdqss_clk (RISE)                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                         
Slack         : 0.504 (required time - arrival time)                                                                     
Delay         : 0.510                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 1.701
--------------------------------------
End-of-path arrival time       : 3.595

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.099

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                 net             1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:101, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK ram_8192x20     0.000             1.894             124        (210,42)

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RDATA[13] ram_8192x20     1.188             1.188              2         (210,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[45]                net             0.456             1.644              2         (210,42)
   Routing elements:
      Manhattan distance of X:11, Y:12
LUT__68787|in[0]                                                                                               lut             0.054             1.698              2         (199,30)
LUT__68787|out                                                                                                 lut             0.000             1.698              2         (199,30)
addr[15]~FF|D                                                                                                  ff              0.003             1.701              2         (199,30)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
tdqss_clk          inpad        0.000             0.000               0        (109,0) 
tdqss_clk          inpad        0.110             0.110             124        (109,0) 
tdqss_clk          net          1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:90, Y:30
addr[15]~FF|CLK    ff           0.000             1.894             124        (199,30)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK
Path End      : addr[8]~FF|D                                                                                             
Launch Clock  : tdqss_clk (RISE)                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                         
Slack         : 0.508 (required time - arrival time)                                                                     
Delay         : 0.556                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 1.747
--------------------------------------
End-of-path arrival time       : 3.641

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.944
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.149

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                 net             1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:101, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK ram_8192x20     0.000             1.894             124        (210,42)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RDATA[6] ram_8192x20     1.188             1.188              2         (210,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[38]               net             0.502             1.690              2         (210,42)
   Routing elements:
      Manhattan distance of X:7, Y:1
LUT__68780|in[0]                                                                                              lut             0.054             1.744              2         (217,41)
LUT__68780|out                                                                                                lut             0.000             1.744              2         (217,41)
addr[8]~FF|D                                                                                                  ff              0.003             1.747              2         (217,41)

Capture Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
tdqss_clk         inpad        0.000             0.000               0        (109,0) 
tdqss_clk         inpad        0.110             0.110             124        (109,0) 
tdqss_clk         net          1.834             1.944             124        (109,0) 
   Routing elements:
      Manhattan distance of X:108, Y:41
addr[8]~FF|CLK    ff           0.000             1.944             124        (217,41)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RADDR[1]                         
Launch Clock  : tdqss_clk (RISE)                                                                                                                      
Capture Clock : tdqss_clk (RISE)                                                                                                                      
Slack         : 0.532 (required time - arrival time)                                                                                                  
Delay         : 1.532                                                                                                                                 

Logic Level             : 6
Non-global nets on path : 7
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 1.673
--------------------------------------
End-of-path arrival time       : 3.567

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.099

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tdqss_clk                                                                                                                                 inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                 inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                                                 net          1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:88, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.894             124        (197,62)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]~FF|Q ff              0.113             0.113               2        (197,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[6]      net             0.236             0.349               2        (197,62)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__68707|in[3]                                                                                                                     lut             0.054             0.403               2        (197,67)
LUT__68707|out                                                                                                                       lut             0.000             0.403               2        (197,67)
n45362                                                                                                                               net             0.053             0.456               2        (197,67)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68708|in[2]                                                                                                                     lut             0.054             0.510               2        (197,66)
LUT__68708|out                                                                                                                       lut             0.000             0.510               2        (197,66)
n45363                                                                                                                               net             0.252             0.762               2        (197,66)
   Routing elements:
      Manhattan distance of X:3, Y:15
LUT__68711|in[0]                                                                                                                     lut             0.054             0.816               2        (200,51)
LUT__68711|out                                                                                                                       lut             0.000             0.816              18        (200,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/n272                                      net             0.053             0.869              18        (200,51)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68713|in[0]                                                                                                                     lut             0.054             0.923              18        (200,50)
LUT__68713|out                                                                                                                       lut             0.000             0.923               3        (200,50)
n45366                                                                                                                               net             0.053             0.976               3        (200,50)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68715|in[0]                                                                                                                     lut             0.054             1.030               3        (200,49)
LUT__68715|out                                                                                                                       lut             0.000             1.030               3        (200,49)
n45367                                                                                                                               net             0.083             1.113               3        (200,49)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__68716|in[0]                                                                                                                     lut             0.054             1.167               3        (200,52)
LUT__68716|out                                                                                                                       lut             0.000             1.167               4        (200,52)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/_zz_8[2]                                  net             0.478             1.645               4        (200,52)
   Routing elements:
      Manhattan distance of X:10, Y:30
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RADDR[1]                        ram_8192x20     0.028             1.673               4        (210,22)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                 net             1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:101, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RCLK ram_8192x20     0.000             1.894             124        (210,22)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RCLK
Path End      : ba[0]~FF|D                                                                                               
Launch Clock  : tdqss_clk (RISE)                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                         
Slack         : 0.539 (required time - arrival time)                                                                     
Delay         : 0.475                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 1.666
--------------------------------------
End-of-path arrival time       : 3.560

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.099

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                 net             1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:101, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RCLK ram_8192x20     0.000             1.894             124        (210,22)

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RDATA[13] ram_8192x20     1.188             1.188              2         (210,22)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[27]                net             0.421             1.609              2         (210,22)
   Routing elements:
      Manhattan distance of X:11, Y:17
LUT__68302|in[0]                                                                                               lut             0.054             1.663              2         (199,5) 
LUT__68302|out                                                                                                 lut             0.000             1.663              2         (199,5) 
ba[0]~FF|D                                                                                                     ff              0.003             1.666              2         (199,5) 

Capture Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
tdqss_clk       inpad        0.000             0.000               0        (109,0)
tdqss_clk       inpad        0.110             0.110             124        (109,0)
tdqss_clk       net          1.784             1.894             124        (109,0)
   Routing elements:
      Manhattan distance of X:90, Y:5
ba[0]~FF|CLK    ff           0.000             1.894             124        (199,5)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RADDR[0]                         
Launch Clock  : tdqss_clk (RISE)                                                                                                                      
Capture Clock : tdqss_clk (RISE)                                                                                                                      
Slack         : 0.542 (required time - arrival time)                                                                                                  
Delay         : 1.522                                                                                                                                 

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 1.663
--------------------------------------
End-of-path arrival time       : 3.557

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.099

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tdqss_clk                                                                                                                                 inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                 inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                                                 net          1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:88, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK    ff           0.000             1.894             124        (197,51)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[1]~FF|Q ff              0.113             0.113               2        (197,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[1]      net             0.286             0.399               2        (197,51)
   Routing elements:
      Manhattan distance of X:0, Y:15
LUT__68708|in[1]                                                                                                                     lut             0.054             0.453               2        (197,66)
LUT__68708|out                                                                                                                       lut             0.000             0.453               2        (197,66)
n45363                                                                                                                               net             0.252             0.705               2        (197,66)
   Routing elements:
      Manhattan distance of X:3, Y:15
LUT__68711|in[0]                                                                                                                     lut             0.054             0.759               2        (200,51)
LUT__68711|out                                                                                                                       lut             0.000             0.759              18        (200,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/n272                                      net             0.053             0.812              18        (200,51)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68713|in[0]                                                                                                                     lut             0.054             0.866              18        (200,50)
LUT__68713|out                                                                                                                       lut             0.000             0.866               3        (200,50)
n45366                                                                                                                               net             0.167             1.033               3        (200,50)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__68714|in[0]                                                                                                                     lut             0.054             1.087               3        (200,53)
LUT__68714|out                                                                                                                       lut             0.000             1.087               4        (200,53)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/_zz_8[1]                                  net             0.548             1.635               4        (200,53)
   Routing elements:
      Manhattan distance of X:10, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RADDR[0]                        ram_8192x20     0.028             1.663               4        (210,22)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                 net             1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:101, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$12|RCLK ram_8192x20     0.000             1.894             124        (210,22)

################################################################################
Path Detail Report (tdqss_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 1.705 (required time - arrival time)                                                                                               
Delay         : 0.383                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 0.499
--------------------------------------
End-of-path arrival time       : 2.393

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.893
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.098

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                                net          1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:90, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.894             124        (199,51)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|Q                      ff         0.496             0.496              3         (199,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.499              3         (202,55)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                 net          1.783             1.893             741        (112,0) 
   Routing elements:
      Manhattan distance of X:90, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.893             741        (202,55)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 1.715 (required time - arrival time)                                                                                               
Delay         : 0.323                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 0.439
--------------------------------------
End-of-path arrival time       : 2.333

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.843
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.048

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                                net          1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:96, Y:58
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.894             124        (205,58)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|Q                      ff         0.436             0.436              3         (205,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.439              3         (209,56)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                 net          1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:97, Y:56
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.843             741        (209,56)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 1.729 (required time - arrival time)                                                                                               
Delay         : 0.309                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 0.425
--------------------------------------
End-of-path arrival time       : 2.319

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.843
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.048

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                                net          1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:96, Y:61
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.894             124        (205,61)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|Q                      ff         0.422             0.422              3         (205,61)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.425              3         (209,60)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                 net          1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:97, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.843             741        (209,60)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 1.742 (required time - arrival time)                                                                                               
Delay         : 0.346                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 0.462
--------------------------------------
End-of-path arrival time       : 2.356

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.893
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.098

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                            inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                            net          1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:96, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK    ff           0.000             1.894             124        (205,62)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|Q                          ff         0.459             0.459              4         (205,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.462              4         (202,63)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                 net          1.783             1.893             741        (112,0) 
   Routing elements:
      Manhattan distance of X:90, Y:63
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.893             741        (202,63)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 1.774 (required time - arrival time)                                                                                               
Delay         : 0.314                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 0.430
--------------------------------------
End-of-path arrival time       : 2.324

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.893
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.098

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                                net          1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:90, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.894             124        (199,62)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|Q                      ff         0.427             0.427              3         (199,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.430              3         (202,66)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                 net          1.783             1.893             741        (112,0) 
   Routing elements:
      Manhattan distance of X:90, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.893             741        (202,66)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 1.777 (required time - arrival time)                                                                                               
Delay         : 0.311                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 0.427
--------------------------------------
End-of-path arrival time       : 2.321

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.893
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.098

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                                net          1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:90, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.894             124        (199,55)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|Q                      ff         0.424             0.424              3         (199,55)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.427              3         (202,53)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                 net          1.783             1.893             741        (112,0) 
   Routing elements:
      Manhattan distance of X:90, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.893             741        (202,53)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 1.861 (required time - arrival time)                                                                                               
Delay         : 0.227                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 0.343
--------------------------------------
End-of-path arrival time       : 2.237

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.893
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.098

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                                net          1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:90, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.894             124        (199,54)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|Q                      ff         0.340             0.340              3         (199,54)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.343              3         (202,59)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                 net          1.783             1.893             741        (112,0) 
   Routing elements:
      Manhattan distance of X:90, Y:59
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.893             741        (202,59)

################################################################################
Path Detail Report (core_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 0.935 (required time - arrival time)                                                                                                                       
Delay         : 1.027                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.970
+ Clock To Q + Data Path Delay : 1.244
--------------------------------------
End-of-path arrival time       : 3.214

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.944
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.149

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                   inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                   net          1.860             1.970             741        (112,0) 
   Routing elements:
      Manhattan distance of X:13, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.970             741        (125,53)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.126             0.126             729        (125,53)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         1.027             1.153             729        (125,53)
   Routing elements:
      Manhattan distance of X:92, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.091             1.244             729        (217,22)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                                       inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                                                                       net          1.834             1.944             124        (109,0) 
   Routing elements:
      Manhattan distance of X:108, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.944             124        (217,22)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 0.935 (required time - arrival time)                                                                                                                       
Delay         : 1.027                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.970
+ Clock To Q + Data Path Delay : 1.244
--------------------------------------
End-of-path arrival time       : 3.214

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.944
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.149

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                   inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                   net          1.860             1.970             741        (112,0) 
   Routing elements:
      Manhattan distance of X:13, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.970             741        (125,53)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.126             0.126             729        (125,53)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         1.027             1.153             729        (125,53)
   Routing elements:
      Manhattan distance of X:92, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.091             1.244             729        (217,21)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                                       inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                                                                       net          1.834             1.944             124        (109,0) 
   Routing elements:
      Manhattan distance of X:108, Y:21
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.944             124        (217,21)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 0.935 (required time - arrival time)                                                                                                                       
Delay         : 1.027                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.970
+ Clock To Q + Data Path Delay : 1.244
--------------------------------------
End-of-path arrival time       : 3.214

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.944
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.149

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                   inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                   net          1.860             1.970             741        (112,0) 
   Routing elements:
      Manhattan distance of X:13, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.970             741        (125,53)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.126             0.126             729        (125,53)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         1.027             1.153             729        (125,53)
   Routing elements:
      Manhattan distance of X:92, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.091             1.244             729        (217,20)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                                       inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                                                                       net          1.834             1.944             124        (109,0) 
   Routing elements:
      Manhattan distance of X:108, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.944             124        (217,20)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|SR
Launch Clock  : core_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                       
Slack         : 0.935 (required time - arrival time)                                                                   
Delay         : 1.027                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.970
+ Clock To Q + Data Path Delay : 1.244
--------------------------------------
End-of-path arrival time       : 3.214

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.944
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.149

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                   inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                   net          1.860             1.970             741        (112,0) 
   Routing elements:
      Manhattan distance of X:13, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.970             741        (125,53)

Data Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q       ff          0.126             0.126             729        (125,53)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn            net         1.027             1.153             729        (125,53)
   Routing elements:
      Manhattan distance of X:92, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|SR     ff          0.091             1.244             729        (217,16)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                   inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                   inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                   net          1.834             1.944             124        (109,0) 
   Routing elements:
      Manhattan distance of X:108, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|CLK    ff           0.000             1.944             124        (217,16)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 1.440 (required time - arrival time)                                                                                               
Delay         : 0.700                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 0.816
--------------------------------------
End-of-path arrival time       : 2.659

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.099

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                   inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                   net          1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:97, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.843             741        (209,55)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|Q                    ff         0.813             0.813              3         (209,55)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.816              3         (197,68)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                                                net          1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:88, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.894             124        (197,68)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 1.591 (required time - arrival time)                                                                                               
Delay         : 0.549                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 0.665
--------------------------------------
End-of-path arrival time       : 2.508

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.099

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                               inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                               net          1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:99, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.843             741        (211,55)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|Q                        ff         0.662             0.662              4         (211,55)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.665              4         (197,61)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                                                net          1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:88, Y:61
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.894             124        (197,61)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 1.750 (required time - arrival time)                                                                                               
Delay         : 0.335                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.893
+ Clock To Q + Data Path Delay : 0.456
--------------------------------------
End-of-path arrival time       : 2.349

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.099

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                   inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                   net          1.783             1.893             741        (112,0) 
   Routing elements:
      Manhattan distance of X:90, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.893             741        (202,47)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|Q                    ff         0.453             0.453              3         (202,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.456              3         (205,49)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                                                net          1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:96, Y:49
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.894             124        (205,49)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                              
Capture Clock : tdqss_clk (RISE)                                                                                                             
Slack         : 1.756 (required time - arrival time)                                                                                         
Delay         : 0.384                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 0.500
--------------------------------------
End-of-path arrival time       : 2.343

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.099

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                  inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                  net          1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:81, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK    ff           0.000             1.843             741        (193,34)

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|Q               ff         0.497             0.497              2         (193,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D      ff         0.003             0.500              2         (197,42)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                          inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                                          net          1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:88, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|CLK    ff           0.000             1.894             124        (197,42)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 1.775 (required time - arrival time)                                                                                               
Delay         : 0.310                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.893
+ Clock To Q + Data Path Delay : 0.431
--------------------------------------
End-of-path arrival time       : 2.324

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.099

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                   inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                   net          1.783             1.893             741        (112,0) 
   Routing elements:
      Manhattan distance of X:90, Y:52
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.893             741        (202,52)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|Q                    ff         0.428             0.428              3         (202,52)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.431              3         (205,54)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                                                net          1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:96, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.894             124        (205,54)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 1.810 (required time - arrival time)                                                                                               
Delay         : 0.275                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.893
+ Clock To Q + Data Path Delay : 0.396
--------------------------------------
End-of-path arrival time       : 2.289

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.099

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                   inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                   net          1.783             1.893             741        (112,0) 
   Routing elements:
      Manhattan distance of X:88, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.893             741        (200,40)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|Q                    ff         0.393             0.393              3         (200,40)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.396              3         (197,50)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (109,0) 
tdqss_clk                                                                                                                                net          1.784             1.894             124        (109,0) 
   Routing elements:
      Manhattan distance of X:88, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.894             124        (197,50)

################################################################################
Path Detail Report (core_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.964 (required time - arrival time)                                                                                
Delay         : 2.701                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 3.892
--------------------------------------
End-of-path arrival time       : 5.735

Constraint                     : 4.630
+ Capture Clock Path Delay     : 2.179
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.699

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0        (112,0) 
core_clk                                                                                                 inpad           0.110             0.110             741        (112,0) 
core_clk                                                                                                 net             1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:44, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.843             741        (156,62)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              63        (156,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[11]             net             0.450             1.638              63        (156,62)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__69253|in[3]                                                                                                     lut             0.055             1.693              63        (153,58)
LUT__69253|out                                                                                                       lut             0.000             1.693               2        (153,58)
n45611                                                                                                               net             0.090             1.783               2        (153,58)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69254|in[3]                                                                                                     lut             0.055             1.838               2        (153,59)
LUT__69254|out                                                                                                       lut             0.000             1.838               2        (153,59)
n45612                                                                                                               net             0.292             2.130               2        (153,59)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__69255|in[2]                                                                                                     lut             0.055             2.185               2        (153,66)
LUT__69255|out                                                                                                       lut             0.000             2.185               2        (153,66)
n45613                                                                                                               net             0.383             2.568               2        (153,66)
   Routing elements:
      Manhattan distance of X:4, Y:20
LUT__69279|in[0]                                                                                                     lut             0.054             2.622               2        (157,86)
LUT__69279|out                                                                                                       lut             0.000             2.622               2        (157,86)
n45637                                                                                                               net             0.320             2.942               2        (157,86)
   Routing elements:
      Manhattan distance of X:23, Y:25
LUT__69318|in[1]                                                                                                     lut             0.054             2.996               2        (134,61)
LUT__69318|out                                                                                                       lut             0.000             2.996               7        (134,61)
n45676                                                                                                               net             0.302             3.298               7        (134,61)
   Routing elements:
      Manhattan distance of X:1, Y:8
LUT__69440|in[0]                                                                                                     lut             0.055             3.353               7        (135,53)
LUT__69440|out                                                                                                       lut             0.000             3.353               3        (135,53)
n45746                                                                                                               net             0.182             3.535               3        (135,53)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__69442|in[0]                                                                                                     lut             0.054             3.589               3        (130,53)
LUT__69442|out                                                                                                       lut             0.000             3.589               2        (130,53)
n45748                                                                                                               net             0.139             3.728               2        (130,53)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__69444|in[2]                                                                                                     lut             0.054             3.782               2        (131,48)
LUT__69444|out                                                                                                       lut             0.000             3.782               2        (131,48)
n45750                                                                                                               net             0.053             3.835               2        (131,48)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69445|in[3]                                                                                                     lut             0.054             3.889               2        (131,47)
LUT__69445|out                                                                                                       lut             0.000             3.889               2        (131,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D ff              0.003             3.892               2        (131,47)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                  inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                  net          2.069             2.179             741        (112,0) 
   Routing elements:
      Manhattan distance of X:19, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|CLK    ff           0.000             2.179             741        (131,47)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.986 (required time - arrival time)                                                                                
Delay         : 2.756                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 3.947
--------------------------------------
End-of-path arrival time       : 5.790

Constraint                     : 4.630
+ Capture Clock Path Delay     : 2.256
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.776

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0        (112,0) 
core_clk                                                                                                 inpad           0.110             0.110             741        (112,0) 
core_clk                                                                                                 net             1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:44, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.843             741        (156,62)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              63        (156,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[11]             net             0.450             1.638              63        (156,62)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__69253|in[3]                                                                                                     lut             0.055             1.693              63        (153,58)
LUT__69253|out                                                                                                       lut             0.000             1.693               2        (153,58)
n45611                                                                                                               net             0.090             1.783               2        (153,58)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69254|in[3]                                                                                                     lut             0.055             1.838               2        (153,59)
LUT__69254|out                                                                                                       lut             0.000             1.838               2        (153,59)
n45612                                                                                                               net             0.292             2.130               2        (153,59)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__69255|in[2]                                                                                                     lut             0.055             2.185               2        (153,66)
LUT__69255|out                                                                                                       lut             0.000             2.185               2        (153,66)
n45613                                                                                                               net             0.383             2.568               2        (153,66)
   Routing elements:
      Manhattan distance of X:4, Y:20
LUT__69279|in[0]                                                                                                     lut             0.054             2.622               2        (157,86)
LUT__69279|out                                                                                                       lut             0.000             2.622               2        (157,86)
n45637                                                                                                               net             0.320             2.942               2        (157,86)
   Routing elements:
      Manhattan distance of X:23, Y:25
LUT__69318|in[1]                                                                                                     lut             0.054             2.996               2        (134,61)
LUT__69318|out                                                                                                       lut             0.000             2.996               7        (134,61)
n45676                                                                                                               net             0.297             3.293               7        (134,61)
   Routing elements:
      Manhattan distance of X:3, Y:8
LUT__69446|in[0]                                                                                                     lut             0.054             3.347               7        (137,53)
LUT__69446|out                                                                                                       lut             0.000             3.347               2        (137,53)
n45751                                                                                                               net             0.166             3.513               2        (137,53)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__69447|in[1]                                                                                                     lut             0.054             3.567               2        (136,52)
LUT__69447|out                                                                                                       lut             0.000             3.567               2        (136,52)
n45752                                                                                                               net             0.085             3.652               2        (136,52)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69448|in[1]                                                                                                     lut             0.054             3.706               2        (136,51)
LUT__69448|out                                                                                                       lut             0.000             3.706               2        (136,51)
n45753                                                                                                               net             0.184             3.890               2        (136,51)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__69453|in[0]                                                                                                     lut             0.054             3.944               2        (137,51)
LUT__69453|out                                                                                                       lut             0.000             3.944               2        (137,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|D ff              0.003             3.947               2        (137,51)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                  inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                  net          2.146             2.256             741        (112,0) 
   Routing elements:
      Manhattan distance of X:25, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|CLK    ff           0.000             2.256             741        (137,51)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.988 (required time - arrival time)                                                                                
Delay         : 2.677                                                                                                               

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 3.868
--------------------------------------
End-of-path arrival time       : 5.711

Constraint                     : 4.630
+ Capture Clock Path Delay     : 2.179
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.699

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0        (112,0) 
core_clk                                                                                                 inpad           0.110             0.110             741        (112,0) 
core_clk                                                                                                 net             1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:44, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.843             741        (156,62)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              63        (156,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[11]             net             0.450             1.638              63        (156,62)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__69253|in[3]                                                                                                     lut             0.055             1.693              63        (153,58)
LUT__69253|out                                                                                                       lut             0.000             1.693               2        (153,58)
n45611                                                                                                               net             0.090             1.783               2        (153,58)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69254|in[3]                                                                                                     lut             0.055             1.838               2        (153,59)
LUT__69254|out                                                                                                       lut             0.000             1.838               2        (153,59)
n45612                                                                                                               net             0.292             2.130               2        (153,59)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__69255|in[2]                                                                                                     lut             0.055             2.185               2        (153,66)
LUT__69255|out                                                                                                       lut             0.000             2.185               2        (153,66)
n45613                                                                                                               net             0.383             2.568               2        (153,66)
   Routing elements:
      Manhattan distance of X:4, Y:20
LUT__69279|in[0]                                                                                                     lut             0.054             2.622               2        (157,86)
LUT__69279|out                                                                                                       lut             0.000             2.622               2        (157,86)
n45637                                                                                                               net             0.320             2.942               2        (157,86)
   Routing elements:
      Manhattan distance of X:23, Y:25
LUT__69318|in[1]                                                                                                     lut             0.054             2.996               2        (134,61)
LUT__69318|out                                                                                                       lut             0.000             2.996               7        (134,61)
n45676                                                                                                               net             0.302             3.298               7        (134,61)
   Routing elements:
      Manhattan distance of X:1, Y:8
LUT__69440|in[0]                                                                                                     lut             0.055             3.353               7        (135,53)
LUT__69440|out                                                                                                       lut             0.000             3.353               3        (135,53)
n45746                                                                                                               net             0.318             3.671               3        (135,53)
   Routing elements:
      Manhattan distance of X:4, Y:7
LUT__69483|in[0]                                                                                                     lut             0.054             3.725               3        (139,46)
LUT__69483|out                                                                                                       lut             0.000             3.725               2        (139,46)
n45783                                                                                                               net             0.086             3.811               2        (139,46)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69484|in[2]                                                                                                     lut             0.054             3.865               2        (139,45)
LUT__69484|out                                                                                                       lut             0.000             3.865               2        (139,45)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D ff              0.003             3.868               2        (139,45)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                  inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                  net          2.069             2.179             741        (112,0) 
   Routing elements:
      Manhattan distance of X:27, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             2.179             741        (139,45)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.020 (required time - arrival time)                                                                                
Delay         : 2.645                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 3.836
--------------------------------------
End-of-path arrival time       : 5.679

Constraint                     : 4.630
+ Capture Clock Path Delay     : 2.179
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.699

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0        (112,0) 
core_clk                                                                                                 inpad           0.110             0.110             741        (112,0) 
core_clk                                                                                                 net             1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:44, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.843             741        (156,62)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              63        (156,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[11]             net             0.334             1.522              63        (156,62)
   Routing elements:
      Manhattan distance of X:4, Y:3
LUT__69256|in[2]                                                                                                     lut             0.054             1.576              63        (160,59)
LUT__69256|out                                                                                                       lut             0.000             1.576               2        (160,59)
n45614                                                                                                               net             0.381             1.957               2        (160,59)
   Routing elements:
      Manhattan distance of X:3, Y:13
LUT__69260|in[0]                                                                                                     lut             0.054             2.011               2        (157,72)
LUT__69260|out                                                                                                       lut             0.000             2.011               2        (157,72)
n45618                                                                                                               net             0.263             2.274               2        (157,72)
   Routing elements:
      Manhattan distance of X:0, Y:15
LUT__69267|in[0]                                                                                                     lut             0.054             2.328               2        (157,87)
LUT__69267|out                                                                                                       lut             0.000             2.328               2        (157,87)
n45625                                                                                                               net             0.184             2.512               2        (157,87)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69279|in[2]                                                                                                     lut             0.054             2.566               2        (157,86)
LUT__69279|out                                                                                                       lut             0.000             2.566               2        (157,86)
n45637                                                                                                               net             0.320             2.886               2        (157,86)
   Routing elements:
      Manhattan distance of X:23, Y:25
LUT__69318|in[1]                                                                                                     lut             0.054             2.940               2        (134,61)
LUT__69318|out                                                                                                       lut             0.000             2.940               7        (134,61)
n45676                                                                                                               net             0.302             3.242               7        (134,61)
   Routing elements:
      Manhattan distance of X:1, Y:8
LUT__69440|in[0]                                                                                                     lut             0.055             3.297               7        (135,53)
LUT__69440|out                                                                                                       lut             0.000             3.297               3        (135,53)
n45746                                                                                                               net             0.182             3.479               3        (135,53)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__69442|in[0]                                                                                                     lut             0.054             3.533               3        (130,53)
LUT__69442|out                                                                                                       lut             0.000             3.533               2        (130,53)
n45748                                                                                                               net             0.139             3.672               2        (130,53)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__69444|in[2]                                                                                                     lut             0.054             3.726               2        (131,48)
LUT__69444|out                                                                                                       lut             0.000             3.726               2        (131,48)
n45750                                                                                                               net             0.053             3.779               2        (131,48)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69445|in[3]                                                                                                     lut             0.054             3.833               2        (131,47)
LUT__69445|out                                                                                                       lut             0.000             3.833               2        (131,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D ff              0.003             3.836               2        (131,47)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                  inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                  net          2.069             2.179             741        (112,0) 
   Routing elements:
      Manhattan distance of X:19, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|CLK    ff           0.000             2.179             741        (131,47)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.042 (required time - arrival time)                                                                                
Delay         : 2.700                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 3.891
--------------------------------------
End-of-path arrival time       : 5.734

Constraint                     : 4.630
+ Capture Clock Path Delay     : 2.256
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.776

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0        (112,0) 
core_clk                                                                                                 inpad           0.110             0.110             741        (112,0) 
core_clk                                                                                                 net             1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:44, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.843             741        (156,62)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              63        (156,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[11]             net             0.334             1.522              63        (156,62)
   Routing elements:
      Manhattan distance of X:4, Y:3
LUT__69256|in[2]                                                                                                     lut             0.054             1.576              63        (160,59)
LUT__69256|out                                                                                                       lut             0.000             1.576               2        (160,59)
n45614                                                                                                               net             0.381             1.957               2        (160,59)
   Routing elements:
      Manhattan distance of X:3, Y:13
LUT__69260|in[0]                                                                                                     lut             0.054             2.011               2        (157,72)
LUT__69260|out                                                                                                       lut             0.000             2.011               2        (157,72)
n45618                                                                                                               net             0.263             2.274               2        (157,72)
   Routing elements:
      Manhattan distance of X:0, Y:15
LUT__69267|in[0]                                                                                                     lut             0.054             2.328               2        (157,87)
LUT__69267|out                                                                                                       lut             0.000             2.328               2        (157,87)
n45625                                                                                                               net             0.184             2.512               2        (157,87)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69279|in[2]                                                                                                     lut             0.054             2.566               2        (157,86)
LUT__69279|out                                                                                                       lut             0.000             2.566               2        (157,86)
n45637                                                                                                               net             0.320             2.886               2        (157,86)
   Routing elements:
      Manhattan distance of X:23, Y:25
LUT__69318|in[1]                                                                                                     lut             0.054             2.940               2        (134,61)
LUT__69318|out                                                                                                       lut             0.000             2.940               7        (134,61)
n45676                                                                                                               net             0.297             3.237               7        (134,61)
   Routing elements:
      Manhattan distance of X:3, Y:8
LUT__69446|in[0]                                                                                                     lut             0.054             3.291               7        (137,53)
LUT__69446|out                                                                                                       lut             0.000             3.291               2        (137,53)
n45751                                                                                                               net             0.166             3.457               2        (137,53)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__69447|in[1]                                                                                                     lut             0.054             3.511               2        (136,52)
LUT__69447|out                                                                                                       lut             0.000             3.511               2        (136,52)
n45752                                                                                                               net             0.085             3.596               2        (136,52)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69448|in[1]                                                                                                     lut             0.054             3.650               2        (136,51)
LUT__69448|out                                                                                                       lut             0.000             3.650               2        (136,51)
n45753                                                                                                               net             0.184             3.834               2        (136,51)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__69453|in[0]                                                                                                     lut             0.054             3.888               2        (137,51)
LUT__69453|out                                                                                                       lut             0.000             3.888               2        (137,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|D ff              0.003             3.891               2        (137,51)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                  inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                  net          2.146             2.256             741        (112,0) 
   Routing elements:
      Manhattan distance of X:25, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|CLK    ff           0.000             2.256             741        (137,51)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.044 (required time - arrival time)                                                                                
Delay         : 2.621                                                                                                               

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 3.812
--------------------------------------
End-of-path arrival time       : 5.655

Constraint                     : 4.630
+ Capture Clock Path Delay     : 2.179
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.699

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0        (112,0) 
core_clk                                                                                                 inpad           0.110             0.110             741        (112,0) 
core_clk                                                                                                 net             1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:44, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.843             741        (156,62)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              63        (156,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[11]             net             0.334             1.522              63        (156,62)
   Routing elements:
      Manhattan distance of X:4, Y:3
LUT__69256|in[2]                                                                                                     lut             0.054             1.576              63        (160,59)
LUT__69256|out                                                                                                       lut             0.000             1.576               2        (160,59)
n45614                                                                                                               net             0.381             1.957               2        (160,59)
   Routing elements:
      Manhattan distance of X:3, Y:13
LUT__69260|in[0]                                                                                                     lut             0.054             2.011               2        (157,72)
LUT__69260|out                                                                                                       lut             0.000             2.011               2        (157,72)
n45618                                                                                                               net             0.263             2.274               2        (157,72)
   Routing elements:
      Manhattan distance of X:0, Y:15
LUT__69267|in[0]                                                                                                     lut             0.054             2.328               2        (157,87)
LUT__69267|out                                                                                                       lut             0.000             2.328               2        (157,87)
n45625                                                                                                               net             0.184             2.512               2        (157,87)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69279|in[2]                                                                                                     lut             0.054             2.566               2        (157,86)
LUT__69279|out                                                                                                       lut             0.000             2.566               2        (157,86)
n45637                                                                                                               net             0.320             2.886               2        (157,86)
   Routing elements:
      Manhattan distance of X:23, Y:25
LUT__69318|in[1]                                                                                                     lut             0.054             2.940               2        (134,61)
LUT__69318|out                                                                                                       lut             0.000             2.940               7        (134,61)
n45676                                                                                                               net             0.302             3.242               7        (134,61)
   Routing elements:
      Manhattan distance of X:1, Y:8
LUT__69440|in[0]                                                                                                     lut             0.055             3.297               7        (135,53)
LUT__69440|out                                                                                                       lut             0.000             3.297               3        (135,53)
n45746                                                                                                               net             0.318             3.615               3        (135,53)
   Routing elements:
      Manhattan distance of X:4, Y:7
LUT__69483|in[0]                                                                                                     lut             0.054             3.669               3        (139,46)
LUT__69483|out                                                                                                       lut             0.000             3.669               2        (139,46)
n45783                                                                                                               net             0.086             3.755               2        (139,46)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69484|in[2]                                                                                                     lut             0.054             3.809               2        (139,45)
LUT__69484|out                                                                                                       lut             0.000             3.809               2        (139,45)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D ff              0.003             3.812               2        (139,45)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                  inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                  net          2.069             2.179             741        (112,0) 
   Routing elements:
      Manhattan distance of X:27, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             2.179             741        (139,45)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.057 (required time - arrival time)                                                                                
Delay         : 2.608                                                                                                               

Logic Level             : 10
Non-global nets on path : 10
Global nets on path     :  0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 3.799
--------------------------------------
End-of-path arrival time       : 5.642

Constraint                     : 4.630
+ Capture Clock Path Delay     : 2.179
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.699

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0        (112,0) 
core_clk                                                                                                 inpad           0.110             0.110             741        (112,0) 
core_clk                                                                                                 net             1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:44, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.843             741        (156,62)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              63        (156,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[11]             net             0.281             1.469              63        (156,62)
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__69264|in[2]                                                                                                     lut             0.054             1.523              63        (152,64)
LUT__69264|out                                                                                                       lut             0.000             1.523               2        (152,64)
n45622                                                                                                               net             0.232             1.755               2        (152,64)
   Routing elements:
      Manhattan distance of X:0, Y:6
LUT__69265|in[0]                                                                                                     lut             0.054             1.809               2        (152,70)
LUT__69265|out                                                                                                       lut             0.000             1.809               2        (152,70)
n45623                                                                                                               net             0.128             1.937               2        (152,70)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__69266|in[3]                                                                                                     lut             0.054             1.991               2        (157,70)
LUT__69266|out                                                                                                       lut             0.000             1.991               2        (157,70)
n45624                                                                                                               net             0.246             2.237               2        (157,70)
   Routing elements:
      Manhattan distance of X:0, Y:17
LUT__69267|in[2]                                                                                                     lut             0.054             2.291               2        (157,87)
LUT__69267|out                                                                                                       lut             0.000             2.291               2        (157,87)
n45625                                                                                                               net             0.184             2.475               2        (157,87)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69279|in[2]                                                                                                     lut             0.054             2.529               2        (157,86)
LUT__69279|out                                                                                                       lut             0.000             2.529               2        (157,86)
n45637                                                                                                               net             0.320             2.849               2        (157,86)
   Routing elements:
      Manhattan distance of X:23, Y:25
LUT__69318|in[1]                                                                                                     lut             0.054             2.903               2        (134,61)
LUT__69318|out                                                                                                       lut             0.000             2.903               7        (134,61)
n45676                                                                                                               net             0.302             3.205               7        (134,61)
   Routing elements:
      Manhattan distance of X:1, Y:8
LUT__69440|in[0]                                                                                                     lut             0.055             3.260               7        (135,53)
LUT__69440|out                                                                                                       lut             0.000             3.260               3        (135,53)
n45746                                                                                                               net             0.182             3.442               3        (135,53)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__69442|in[0]                                                                                                     lut             0.054             3.496               3        (130,53)
LUT__69442|out                                                                                                       lut             0.000             3.496               2        (130,53)
n45748                                                                                                               net             0.139             3.635               2        (130,53)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__69444|in[2]                                                                                                     lut             0.054             3.689               2        (131,48)
LUT__69444|out                                                                                                       lut             0.000             3.689               2        (131,48)
n45750                                                                                                               net             0.053             3.742               2        (131,48)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69445|in[3]                                                                                                     lut             0.054             3.796               2        (131,47)
LUT__69445|out                                                                                                       lut             0.000             3.796               2        (131,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D ff              0.003             3.799               2        (131,47)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                  inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                  net          2.069             2.179             741        (112,0) 
   Routing elements:
      Manhattan distance of X:19, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|CLK    ff           0.000             2.179             741        (131,47)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.067 (required time - arrival time)                                                                                
Delay         : 2.598                                                                                                               

Logic Level             : 10
Non-global nets on path : 10
Global nets on path     :  0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 3.789
--------------------------------------
End-of-path arrival time       : 5.632

Constraint                     : 4.630
+ Capture Clock Path Delay     : 2.179
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.699

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0        (112,0) 
core_clk                                                                                                 inpad           0.110             0.110             741        (112,0) 
core_clk                                                                                                 net             1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:44, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.843             741        (156,62)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              63        (156,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[11]             net             0.260             1.448              63        (156,62)
   Routing elements:
      Manhattan distance of X:4, Y:3
LUT__69263|in[2]                                                                                                     lut             0.054             1.502              63        (152,65)
LUT__69263|out                                                                                                       lut             0.000             1.502               2        (152,65)
n45621                                                                                                               net             0.243             1.745               2        (152,65)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__69265|in[1]                                                                                                     lut             0.054             1.799               2        (152,70)
LUT__69265|out                                                                                                       lut             0.000             1.799               2        (152,70)
n45623                                                                                                               net             0.128             1.927               2        (152,70)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__69266|in[3]                                                                                                     lut             0.054             1.981               2        (157,70)
LUT__69266|out                                                                                                       lut             0.000             1.981               2        (157,70)
n45624                                                                                                               net             0.246             2.227               2        (157,70)
   Routing elements:
      Manhattan distance of X:0, Y:17
LUT__69267|in[2]                                                                                                     lut             0.054             2.281               2        (157,87)
LUT__69267|out                                                                                                       lut             0.000             2.281               2        (157,87)
n45625                                                                                                               net             0.184             2.465               2        (157,87)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69279|in[2]                                                                                                     lut             0.054             2.519               2        (157,86)
LUT__69279|out                                                                                                       lut             0.000             2.519               2        (157,86)
n45637                                                                                                               net             0.320             2.839               2        (157,86)
   Routing elements:
      Manhattan distance of X:23, Y:25
LUT__69318|in[1]                                                                                                     lut             0.054             2.893               2        (134,61)
LUT__69318|out                                                                                                       lut             0.000             2.893               7        (134,61)
n45676                                                                                                               net             0.302             3.195               7        (134,61)
   Routing elements:
      Manhattan distance of X:1, Y:8
LUT__69440|in[0]                                                                                                     lut             0.055             3.250               7        (135,53)
LUT__69440|out                                                                                                       lut             0.000             3.250               3        (135,53)
n45746                                                                                                               net             0.182             3.432               3        (135,53)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__69442|in[0]                                                                                                     lut             0.054             3.486               3        (130,53)
LUT__69442|out                                                                                                       lut             0.000             3.486               2        (130,53)
n45748                                                                                                               net             0.139             3.625               2        (130,53)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__69444|in[2]                                                                                                     lut             0.054             3.679               2        (131,48)
LUT__69444|out                                                                                                       lut             0.000             3.679               2        (131,48)
n45750                                                                                                               net             0.053             3.732               2        (131,48)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69445|in[3]                                                                                                     lut             0.054             3.786               2        (131,47)
LUT__69445|out                                                                                                       lut             0.000             3.786               2        (131,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D ff              0.003             3.789               2        (131,47)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                  inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                  net          2.069             2.179             741        (112,0) 
   Routing elements:
      Manhattan distance of X:19, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|CLK    ff           0.000             2.179             741        (131,47)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.079 (required time - arrival time)                                                                                
Delay         : 2.663                                                                                                               

Logic Level             : 10
Non-global nets on path : 10
Global nets on path     :  0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 3.854
--------------------------------------
End-of-path arrival time       : 5.697

Constraint                     : 4.630
+ Capture Clock Path Delay     : 2.256
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.776

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0        (112,0) 
core_clk                                                                                                 inpad           0.110             0.110             741        (112,0) 
core_clk                                                                                                 net             1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:44, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.843             741        (156,62)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              63        (156,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[11]             net             0.281             1.469              63        (156,62)
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__69264|in[2]                                                                                                     lut             0.054             1.523              63        (152,64)
LUT__69264|out                                                                                                       lut             0.000             1.523               2        (152,64)
n45622                                                                                                               net             0.232             1.755               2        (152,64)
   Routing elements:
      Manhattan distance of X:0, Y:6
LUT__69265|in[0]                                                                                                     lut             0.054             1.809               2        (152,70)
LUT__69265|out                                                                                                       lut             0.000             1.809               2        (152,70)
n45623                                                                                                               net             0.128             1.937               2        (152,70)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__69266|in[3]                                                                                                     lut             0.054             1.991               2        (157,70)
LUT__69266|out                                                                                                       lut             0.000             1.991               2        (157,70)
n45624                                                                                                               net             0.246             2.237               2        (157,70)
   Routing elements:
      Manhattan distance of X:0, Y:17
LUT__69267|in[2]                                                                                                     lut             0.054             2.291               2        (157,87)
LUT__69267|out                                                                                                       lut             0.000             2.291               2        (157,87)
n45625                                                                                                               net             0.184             2.475               2        (157,87)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69279|in[2]                                                                                                     lut             0.054             2.529               2        (157,86)
LUT__69279|out                                                                                                       lut             0.000             2.529               2        (157,86)
n45637                                                                                                               net             0.320             2.849               2        (157,86)
   Routing elements:
      Manhattan distance of X:23, Y:25
LUT__69318|in[1]                                                                                                     lut             0.054             2.903               2        (134,61)
LUT__69318|out                                                                                                       lut             0.000             2.903               7        (134,61)
n45676                                                                                                               net             0.297             3.200               7        (134,61)
   Routing elements:
      Manhattan distance of X:3, Y:8
LUT__69446|in[0]                                                                                                     lut             0.054             3.254               7        (137,53)
LUT__69446|out                                                                                                       lut             0.000             3.254               2        (137,53)
n45751                                                                                                               net             0.166             3.420               2        (137,53)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__69447|in[1]                                                                                                     lut             0.054             3.474               2        (136,52)
LUT__69447|out                                                                                                       lut             0.000             3.474               2        (136,52)
n45752                                                                                                               net             0.085             3.559               2        (136,52)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69448|in[1]                                                                                                     lut             0.054             3.613               2        (136,51)
LUT__69448|out                                                                                                       lut             0.000             3.613               2        (136,51)
n45753                                                                                                               net             0.184             3.797               2        (136,51)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__69453|in[0]                                                                                                     lut             0.054             3.851               2        (137,51)
LUT__69453|out                                                                                                       lut             0.000             3.851               2        (137,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|D ff              0.003             3.854               2        (137,51)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                  inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                  net          2.146             2.256             741        (112,0) 
   Routing elements:
      Manhattan distance of X:25, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[2]~FF|CLK    ff           0.000             2.256             741        (137,51)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.081 (required time - arrival time)                                                                                
Delay         : 2.584                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 3.775
--------------------------------------
End-of-path arrival time       : 5.618

Constraint                     : 4.630
+ Capture Clock Path Delay     : 2.179
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.699

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0        (112,0) 
core_clk                                                                                                 inpad           0.110             0.110             741        (112,0) 
core_clk                                                                                                 net             1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:44, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.843             741        (156,62)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              63        (156,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[11]             net             0.281             1.469              63        (156,62)
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__69264|in[2]                                                                                                     lut             0.054             1.523              63        (152,64)
LUT__69264|out                                                                                                       lut             0.000             1.523               2        (152,64)
n45622                                                                                                               net             0.232             1.755               2        (152,64)
   Routing elements:
      Manhattan distance of X:0, Y:6
LUT__69265|in[0]                                                                                                     lut             0.054             1.809               2        (152,70)
LUT__69265|out                                                                                                       lut             0.000             1.809               2        (152,70)
n45623                                                                                                               net             0.128             1.937               2        (152,70)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__69266|in[3]                                                                                                     lut             0.054             1.991               2        (157,70)
LUT__69266|out                                                                                                       lut             0.000             1.991               2        (157,70)
n45624                                                                                                               net             0.246             2.237               2        (157,70)
   Routing elements:
      Manhattan distance of X:0, Y:17
LUT__69267|in[2]                                                                                                     lut             0.054             2.291               2        (157,87)
LUT__69267|out                                                                                                       lut             0.000             2.291               2        (157,87)
n45625                                                                                                               net             0.184             2.475               2        (157,87)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69279|in[2]                                                                                                     lut             0.054             2.529               2        (157,86)
LUT__69279|out                                                                                                       lut             0.000             2.529               2        (157,86)
n45637                                                                                                               net             0.320             2.849               2        (157,86)
   Routing elements:
      Manhattan distance of X:23, Y:25
LUT__69318|in[1]                                                                                                     lut             0.054             2.903               2        (134,61)
LUT__69318|out                                                                                                       lut             0.000             2.903               7        (134,61)
n45676                                                                                                               net             0.302             3.205               7        (134,61)
   Routing elements:
      Manhattan distance of X:1, Y:8
LUT__69440|in[0]                                                                                                     lut             0.055             3.260               7        (135,53)
LUT__69440|out                                                                                                       lut             0.000             3.260               3        (135,53)
n45746                                                                                                               net             0.318             3.578               3        (135,53)
   Routing elements:
      Manhattan distance of X:4, Y:7
LUT__69483|in[0]                                                                                                     lut             0.054             3.632               3        (139,46)
LUT__69483|out                                                                                                       lut             0.000             3.632               2        (139,46)
n45783                                                                                                               net             0.086             3.718               2        (139,46)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69484|in[2]                                                                                                     lut             0.054             3.772               2        (139,45)
LUT__69484|out                                                                                                       lut             0.000             3.772               2        (139,45)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D ff              0.003             3.775               2        (139,45)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                  inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                  net          2.069             2.179             741        (112,0) 
   Routing elements:
      Manhattan distance of X:27, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             2.179             741        (139,45)

################################################################################
Path Detail Report (core_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 1.452 (required time - arrival time)                                                                                                   
Delay         : 0.622                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.893
+ Clock To Q + Data Path Delay : 0.743
--------------------------------------
End-of-path arrival time       : 2.636

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.883
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.088

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                 inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                 net          1.783             1.893             741        (112,0) 
   Routing elements:
      Manhattan distance of X:2, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK    ff           0.000             1.893             741        (110,54)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|Q                          ff         0.740             0.740              5         (110,54)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.743              5         (79,38) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                                      net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:29, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.883             283        (79,38)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 1.477 (required time - arrival time)                                                                                                   
Delay         : 0.597                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.893
+ Clock To Q + Data Path Delay : 0.718
--------------------------------------
End-of-path arrival time       : 2.611

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.883
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.088

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                     inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                     net          1.783             1.893             741        (112,0) 
   Routing elements:
      Manhattan distance of X:2, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.893             741        (110,48)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|Q                      ff         0.715             0.715              3         (110,48)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.718              3         (62,39) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                                      net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:46, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.883             283        (62,39)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 1.477 (required time - arrival time)                                                                                                   
Delay         : 0.702                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 0.818
--------------------------------------
End-of-path arrival time       : 2.661

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.933
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.138

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                     inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                     net          1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:1, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.843             741        (113,44)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|Q                      ff         0.815             0.815              3         (113,44)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.818              3         (64,39) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                                      net          1.823             1.933             283        (108,0)
   Routing elements:
      Manhattan distance of X:44, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.933             283        (64,39)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 1.496 (required time - arrival time)                                                                                                   
Delay         : 0.633                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 0.749
--------------------------------------
End-of-path arrival time       : 2.592

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.883
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.088

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                     inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                     net          1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:1, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.843             741        (113,51)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|Q                      ff         0.746             0.746              3         (113,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.749              3         (79,35) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                                      net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:29, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.883             283        (79,35)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 1.496 (required time - arrival time)                                                                                                   
Delay         : 0.578                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.893
+ Clock To Q + Data Path Delay : 0.699
--------------------------------------
End-of-path arrival time       : 2.592

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.883
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.088

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                     inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                     net          1.783             1.893             741        (112,0) 
   Routing elements:
      Manhattan distance of X:2, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.893             741        (110,51)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|Q                      ff         0.696             0.696              3         (110,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.699              3         (79,27) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                                      net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:29, Y:27
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.883             283        (79,27)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 1.538 (required time - arrival time)                                                                                                   
Delay         : 0.586                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.893
+ Clock To Q + Data Path Delay : 0.707
--------------------------------------
End-of-path arrival time       : 2.600

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.933
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.138

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                     inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                     net          1.783             1.893             741        (112,0) 
   Routing elements:
      Manhattan distance of X:2, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.893             741        (110,43)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|Q                      ff         0.704             0.704              3         (110,43)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.707              3         (64,37) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                                      net          1.823             1.933             283        (108,0)
   Routing elements:
      Manhattan distance of X:44, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.933             283        (64,37)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 1.581 (required time - arrival time)                                                                                                   
Delay         : 0.548                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 0.664
--------------------------------------
End-of-path arrival time       : 2.507

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.883
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.088

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                     inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                     net          1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:0, Y:46
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.843             741        (112,46)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|Q                      ff         0.661             0.661              3         (112,46)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.664              3         (79,40) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                                      net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:29, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.883             283        (79,40)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D 
Launch Clock  : core_clk (RISE)                                                                                                          
Capture Clock : tac_clk (RISE)                                                                                                           
Slack         : 1.695 (required time - arrival time)                                                                                     
Delay         : 0.434                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 0.550
--------------------------------------
End-of-path arrival time       : 2.393

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.883
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.088

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0)
core_clk                                                                                                                     inpad        0.110             0.110             741        (112,0)
core_clk                                                                                                                     net          1.733             1.843             741        (112,0)
   Routing elements:
      Manhattan distance of X:21, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK    ff           0.000             1.843             741        (133,3)

Data Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|Q       ff         0.547             0.547              2         (133,3)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D      ff         0.003             0.550              2         (79,3) 

Capture Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
tac_clk                                                                                                                       inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                       inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                       net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:29, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|CLK    ff           0.000             1.883             283        (79,3) 

################################################################################
Path Detail Report (core_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                         
Slack         : 0.258 (required time - arrival time)                                                                                   
Delay         : 0.166                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 0.282
--------------------------------------
End-of-path arrival time       : 2.125

Constraint                     : 0.579
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.383

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                   inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                   net          1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:21, Y:13
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK    ff           0.000             1.843             741        (133,13)

Data Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|Q      ff         0.279             0.279              2         (133,13)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D      ff         0.003             0.282              2         (130,13)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                    inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                    net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:23, Y:13
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|CLK    ff           0.000             1.914             554        (130,13)

################################################################################
Path Detail Report (core_clk vs clk_96m)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_96m (RISE)                                                                                                                                          
Slack         : -0.649 (required time - arrival time)                                                                                                                   
Delay         : 0.457                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 0.661
--------------------------------------
End-of-path arrival time       : 2.504

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.855

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0        (112,0)
core_clk                                                                                          inpad        0.110             0.110             741        (112,0)
core_clk                                                                                          net          1.733             1.843             741        (112,0)
   Routing elements:
      Manhattan distance of X:14, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.843             741        (98,36)

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.113             0.113             132        (98,36)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         0.457             0.570             132        (98,36)
   Routing elements:
      Manhattan distance of X:0, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FF|SR     ff          0.091             0.661             132        (98,56)

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_96m                                                                                                                                                      inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                                      inpad        0.110             0.110             1625       (0,162)
clk_96m                                                                                                                                                      net          1.854             1.964             1625       (0,162)
   Routing elements:
      Manhattan distance of X:98, Y:106
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FF|CLK    ff           0.000             1.964             1625       (98,56)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FF|SR  
Launch Clock  : core_clk (RISE)                                                                               
Capture Clock : clk_96m (RISE)                                                                                
Slack         : -0.649 (required time - arrival time)                                                         
Delay         : 0.457                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 0.661
--------------------------------------
End-of-path arrival time       : 2.504

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.855

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0        (112,0)
core_clk                                                                                          inpad        0.110             0.110             741        (112,0)
core_clk                                                                                          net          1.733             1.843             741        (112,0)
   Routing elements:
      Manhattan distance of X:14, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.843             741        (98,36)

Data Path
                                            name                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q     ff          0.113             0.113             132        (98,36)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done          net         0.457             0.570             132        (98,36)
   Routing elements:
      Manhattan distance of X:0, Y:23
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FF|SR     ff          0.091             0.661             132        (98,59)

Capture Clock Path
                                            name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================
clk_96m                                                                                          inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                          inpad        0.110             0.110             1625       (0,162)
clk_96m                                                                                          net          1.854             1.964             1625       (0,162)
   Routing elements:
      Manhattan distance of X:98, Y:103
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FF|CLK    ff           0.000             1.964             1625       (98,59)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_96m (RISE)                                                                                                                                          
Slack         : -0.649 (required time - arrival time)                                                                                                                   
Delay         : 0.457                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 0.661
--------------------------------------
End-of-path arrival time       : 2.504

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.855

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0        (112,0)
core_clk                                                                                          inpad        0.110             0.110             741        (112,0)
core_clk                                                                                          net          1.733             1.843             741        (112,0)
   Routing elements:
      Manhattan distance of X:14, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.843             741        (98,36)

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.113             0.113             132        (98,36)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         0.457             0.570             132        (98,36)
   Routing elements:
      Manhattan distance of X:0, Y:21
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FF|SR     ff          0.091             0.661             132        (98,57)

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_96m                                                                                                                                                      inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                                      inpad        0.110             0.110             1625       (0,162)
clk_96m                                                                                                                                                      net          1.854             1.964             1625       (0,162)
   Routing elements:
      Manhattan distance of X:98, Y:105
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FF|CLK    ff           0.000             1.964             1625       (98,57)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_96m (RISE)                                                                                                                                          
Slack         : -0.649 (required time - arrival time)                                                                                                                   
Delay         : 0.457                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 0.661
--------------------------------------
End-of-path arrival time       : 2.504

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.855

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0        (112,0)
core_clk                                                                                          inpad        0.110             0.110             741        (112,0)
core_clk                                                                                          net          1.733             1.843             741        (112,0)
   Routing elements:
      Manhattan distance of X:14, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.843             741        (98,36)

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.113             0.113             132        (98,36)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         0.457             0.570             132        (98,36)
   Routing elements:
      Manhattan distance of X:0, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|SR     ff          0.091             0.661             132        (98,58)

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_96m                                                                                                                                                      inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                                      inpad        0.110             0.110             1625       (0,162)
clk_96m                                                                                                                                                      net          1.854             1.964             1625       (0,162)
   Routing elements:
      Manhattan distance of X:98, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|CLK    ff           0.000             1.964             1625       (98,58)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_96m (RISE)                                                                                                                                          
Slack         : -0.649 (required time - arrival time)                                                                                                                   
Delay         : 0.457                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.843
+ Clock To Q + Data Path Delay : 0.661
--------------------------------------
End-of-path arrival time       : 2.504

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.964
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.855

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0        (112,0)
core_clk                                                                                          inpad        0.110             0.110             741        (112,0)
core_clk                                                                                          net          1.733             1.843             741        (112,0)
   Routing elements:
      Manhattan distance of X:14, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.843             741        (98,36)

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.113             0.113             132        (98,36)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         0.457             0.570             132        (98,36)
   Routing elements:
      Manhattan distance of X:0, Y:19
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF|SR     ff          0.091             0.661             132        (98,55)

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_96m                                                                                                                                                      inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                                      inpad        0.110             0.110             1625       (0,162)
clk_96m                                                                                                                                                      net          1.854             1.964             1625       (0,162)
   Routing elements:
      Manhattan distance of X:98, Y:107
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF|CLK    ff           0.000             1.964             1625       (98,55)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : -0.554 (required time - arrival time)                                                                                              
Delay         : 0.318                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.893
+ Clock To Q + Data Path Delay : 0.439
--------------------------------------
End-of-path arrival time       : 2.332

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.887
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.778

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                 inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                 net          1.783             1.893             741        (112,0) 
   Routing elements:
      Manhattan distance of X:64, Y:65
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.893             741        (176,65)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[2]~FF|Q                      ff         0.436             0.436              3         (176,65)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.439              3         (179,61)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                  net          1.777             1.887             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:179, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.887             1625       (179,61)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : -0.527 (required time - arrival time)                                                                                              
Delay         : 0.241                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.893
+ Clock To Q + Data Path Delay : 0.362
--------------------------------------
End-of-path arrival time       : 2.255

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                             inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                             net          1.783             1.893             741        (112,0) 
   Routing elements:
      Manhattan distance of X:32, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[6]~FF|CLK    ff           0.000             1.893             741        (144,82)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtr[6]~FF|Q                          ff         0.359             0.359              4         (144,82)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.362              4         (139,87)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                  net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:139, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.837             1625       (139,87)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : -0.523 (required time - arrival time)                                                                                              
Delay         : 0.237                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.893
+ Clock To Q + Data Path Delay : 0.358
--------------------------------------
End-of-path arrival time       : 2.251

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                 inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                 net          1.783             1.893             741        (112,0) 
   Routing elements:
      Manhattan distance of X:64, Y:64
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.893             741        (176,64)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[3]~FF|Q                      ff         0.355             0.355              3         (176,64)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.358              3         (181,69)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                  net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:181, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.837             1625       (181,69)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                      
Slack         : -0.509 (required time - arrival time)                                                                                               
Delay         : 0.273                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.893
+ Clock To Q + Data Path Delay : 0.394
--------------------------------------
End-of-path arrival time       : 2.287

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.887
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.778

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
core_clk                                                                                                                    inpad        0.000             0.000               0        (112,0)
core_clk                                                                                                                    inpad        0.110             0.110             741        (112,0)
core_clk                                                                                                                    net          1.783             1.893             741        (112,0)
   Routing elements:
      Manhattan distance of X:88, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.893             741        (200,3)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[2]~FF|Q                    ff         0.391             0.391              3         (200,3)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.394              3         (192,8)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_96m                                                                                                                                   inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                   inpad        0.110             0.110             1625       (0,162)
clk_96m                                                                                                                                   net          1.777             1.887             1625       (0,162)
   Routing elements:
      Manhattan distance of X:192, Y:154
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.887             1625       (192,8)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : -0.500 (required time - arrival time)                                                                                              
Delay         : 0.214                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.893
+ Clock To Q + Data Path Delay : 0.335
--------------------------------------
End-of-path arrival time       : 2.228

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.728

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                 inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                 net          1.783             1.893             741        (112,0) 
   Routing elements:
      Manhattan distance of X:70, Y:64
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.893             741        (182,64)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[4]~FF|Q                      ff         0.332             0.332              3         (182,64)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.335              3         (190,64)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                  net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:190, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.837             1625       (190,64)

################################################################################
Path Detail Report (tac_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.032 (required time - arrival time)                                                                                                   
Delay         : 0.843                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 2.044
+ Clock To Q + Data Path Delay : 0.972
--------------------------------------
End-of-path arrival time       : 3.016

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.843
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.048

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.934             2.044             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             2.044             283        (60,35)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q                    ff         0.969             0.969              3         (60,35) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.972              3         (112,44)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                     inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                     net          1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:0, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.843             741        (112,44)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.228 (required time - arrival time)                                                                                                   
Delay         : 0.871                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.883
+ Clock To Q + Data Path Delay : 0.987
--------------------------------------
End-of-path arrival time       : 2.870

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.893
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.098

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:46, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.883             283        (62,35)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|Q                    ff         0.984             0.984              3         (62,35) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.987              3         (110,49)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                     inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                     net          1.783             1.893             741        (112,0) 
   Routing elements:
      Manhattan distance of X:2, Y:49
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.893             741        (110,49)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.356 (required time - arrival time)                                                                                                   
Delay         : 0.638                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.933
+ Clock To Q + Data Path Delay : 0.759
--------------------------------------
End-of-path arrival time       : 2.692

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.843
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.048

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.823             1.933             283        (108,0)
   Routing elements:
      Manhattan distance of X:44, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.933             283        (64,35)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|Q                    ff         0.756             0.756              3         (64,35) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.759              3         (112,42)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                     inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                     net          1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:0, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.843             741        (112,42)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.402 (required time - arrival time)                                                                                                   
Delay         : 0.592                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.933
+ Clock To Q + Data Path Delay : 0.713
--------------------------------------
End-of-path arrival time       : 2.646

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.843
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.048

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.823             1.933             283        (108,0)
   Routing elements:
      Manhattan distance of X:44, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.933             283        (64,31)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|Q                    ff         0.710             0.710              3         (64,31)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.713              3         (98,33)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0        (112,0)
core_clk                                                                                                                                     inpad        0.110             0.110             741        (112,0)
core_clk                                                                                                                                     net          1.733             1.843             741        (112,0)
   Routing elements:
      Manhattan distance of X:14, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.843             741        (98,33)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.512 (required time - arrival time)                                                                                                   
Delay         : 0.537                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.883
+ Clock To Q + Data Path Delay : 0.653
--------------------------------------
End-of-path arrival time       : 2.536

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.843
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.048

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:46, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.883             283        (62,34)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q                    ff         0.650             0.650              3         (62,34) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.653              3         (112,47)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                     inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                     net          1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:0, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.843             741        (112,47)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.549 (required time - arrival time)                                                                                                   
Delay         : 0.500                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.883
+ Clock To Q + Data Path Delay : 0.616
--------------------------------------
End-of-path arrival time       : 2.499

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.843
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.048

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:46, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.883             283        (62,33)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|Q                    ff         0.613             0.613              3         (62,33) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.616              3         (112,55)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                     inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                     net          1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:0, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.843             741        (112,55)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.589 (required time - arrival time)                                                                                                   
Delay         : 0.460                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.883
+ Clock To Q + Data Path Delay : 0.576
--------------------------------------
End-of-path arrival time       : 2.459

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.843
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.048

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                    inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                    net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:46, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.883             283        (62,32)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|Q                        ff         0.573             0.573              4         (62,32) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.576              4         (112,52)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                     inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                     net          1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:0, Y:52
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.843             741        (112,52)

################################################################################
Path Detail Report (tac_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[1]~FF|CE     
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.143 (required time - arrival time)                                                                                       
Delay         : 1.734                                                                                                                      

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 2.044
+ Clock To Q + Data Path Delay : 1.951
--------------------------------------
End-of-path arrival time       : 3.995

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.933
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.138

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.934             2.044             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             2.044             283        (60,35)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q     ff          0.126             0.126               3        (60,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]          net         0.461             0.587               3        (60,35)
   Routing elements:
      Manhattan distance of X:19, Y:2
LUT__68612|in[1]                                                                                                              lut         0.054             0.641               3        (79,37)
LUT__68612|out                                                                                                                lut         0.000             0.641               2        (79,37)
n45335                                                                                                                        net         0.106             0.747               2        (79,37)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__68613|in[2]                                                                                                              lut         0.054             0.801               2        (79,33)
LUT__68613|out                                                                                                                lut         0.000             0.801               2        (79,33)
n45336                                                                                                                        net         0.411             1.212               2        (79,33)
   Routing elements:
      Manhattan distance of X:18, Y:3
LUT__68618|in[1]                                                                                                              lut         0.054             1.266               2        (61,30)
LUT__68618|out                                                                                                                lut         0.000             1.266              14        (61,30)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16                         net         0.594             1.860              14        (61,30)
   Routing elements:
      Manhattan distance of X:3, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[1]~FF|CE        ff          0.091             1.951              14        (64,30)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                    inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                    net          1.823             1.933             283        (108,0)
   Routing elements:
      Manhattan distance of X:44, Y:30
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[1]~FF|CLK    ff           0.000             1.933             283        (64,30)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CE 
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.143 (required time - arrival time)                                                                                       
Delay         : 1.734                                                                                                                      

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 2.044
+ Clock To Q + Data Path Delay : 1.951
--------------------------------------
End-of-path arrival time       : 3.995

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.933
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.138

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.934             2.044             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             2.044             283        (60,35)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q      ff          0.126             0.126               3        (60,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]           net         0.461             0.587               3        (60,35)
   Routing elements:
      Manhattan distance of X:19, Y:2
LUT__68612|in[1]                                                                                                               lut         0.054             0.641               3        (79,37)
LUT__68612|out                                                                                                                 lut         0.000             0.641               2        (79,37)
n45335                                                                                                                         net         0.106             0.747               2        (79,37)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__68613|in[2]                                                                                                               lut         0.054             0.801               2        (79,33)
LUT__68613|out                                                                                                                 lut         0.000             0.801               2        (79,33)
n45336                                                                                                                         net         0.411             1.212               2        (79,33)
   Routing elements:
      Manhattan distance of X:18, Y:3
LUT__68618|in[1]                                                                                                               lut         0.054             1.266               2        (61,30)
LUT__68618|out                                                                                                                 lut         0.000             1.266              14        (61,30)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16                          net         0.594             1.860              14        (61,30)
   Routing elements:
      Manhattan distance of X:3, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CE     ff          0.091             1.951              14        (64,31)

Capture Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.823             1.933             283        (108,0)
   Routing elements:
      Manhattan distance of X:44, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.933             283        (64,31)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[0]~FF|CE     
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.143 (required time - arrival time)                                                                                       
Delay         : 1.734                                                                                                                      

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 2.044
+ Clock To Q + Data Path Delay : 1.951
--------------------------------------
End-of-path arrival time       : 3.995

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.933
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.138

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.934             2.044             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             2.044             283        (60,35)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q     ff          0.126             0.126               3        (60,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]          net         0.461             0.587               3        (60,35)
   Routing elements:
      Manhattan distance of X:19, Y:2
LUT__68612|in[1]                                                                                                              lut         0.054             0.641               3        (79,37)
LUT__68612|out                                                                                                                lut         0.000             0.641               2        (79,37)
n45335                                                                                                                        net         0.106             0.747               2        (79,37)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__68613|in[2]                                                                                                              lut         0.054             0.801               2        (79,33)
LUT__68613|out                                                                                                                lut         0.000             0.801               2        (79,33)
n45336                                                                                                                        net         0.411             1.212               2        (79,33)
   Routing elements:
      Manhattan distance of X:18, Y:3
LUT__68618|in[1]                                                                                                              lut         0.054             1.266               2        (61,30)
LUT__68618|out                                                                                                                lut         0.000             1.266              14        (61,30)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16                         net         0.594             1.860              14        (61,30)
   Routing elements:
      Manhattan distance of X:3, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[0]~FF|CE        ff          0.091             1.951              14        (64,32)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                    inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                    net          1.823             1.933             283        (108,0)
   Routing elements:
      Manhattan distance of X:44, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[0]~FF|CLK    ff           0.000             1.933             283        (64,32)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CE 
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.143 (required time - arrival time)                                                                                       
Delay         : 1.734                                                                                                                      

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 2.044
+ Clock To Q + Data Path Delay : 1.951
--------------------------------------
End-of-path arrival time       : 3.995

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.933
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.138

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.934             2.044             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             2.044             283        (60,35)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q      ff          0.126             0.126               3        (60,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]           net         0.461             0.587               3        (60,35)
   Routing elements:
      Manhattan distance of X:19, Y:2
LUT__68612|in[1]                                                                                                               lut         0.054             0.641               3        (79,37)
LUT__68612|out                                                                                                                 lut         0.000             0.641               2        (79,37)
n45335                                                                                                                         net         0.106             0.747               2        (79,37)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__68613|in[2]                                                                                                               lut         0.054             0.801               2        (79,33)
LUT__68613|out                                                                                                                 lut         0.000             0.801               2        (79,33)
n45336                                                                                                                         net         0.411             1.212               2        (79,33)
   Routing elements:
      Manhattan distance of X:18, Y:3
LUT__68618|in[1]                                                                                                               lut         0.054             1.266               2        (61,30)
LUT__68618|out                                                                                                                 lut         0.000             1.266              14        (61,30)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16                          net         0.594             1.860              14        (61,30)
   Routing elements:
      Manhattan distance of X:3, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CE     ff          0.091             1.951              14        (64,35)

Capture Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.823             1.933             283        (108,0)
   Routing elements:
      Manhattan distance of X:44, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.933             283        (64,35)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CE 
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.219 (required time - arrival time)                                                                                       
Delay         : 1.608                                                                                                                      

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 2.044
+ Clock To Q + Data Path Delay : 1.825
--------------------------------------
End-of-path arrival time       : 3.869

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.883
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.088

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.934             2.044             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             2.044             283        (60,35)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q      ff          0.126             0.126               3        (60,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]           net         0.461             0.587               3        (60,35)
   Routing elements:
      Manhattan distance of X:19, Y:2
LUT__68612|in[1]                                                                                                               lut         0.054             0.641               3        (79,37)
LUT__68612|out                                                                                                                 lut         0.000             0.641               2        (79,37)
n45335                                                                                                                         net         0.106             0.747               2        (79,37)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__68613|in[2]                                                                                                               lut         0.054             0.801               2        (79,33)
LUT__68613|out                                                                                                                 lut         0.000             0.801               2        (79,33)
n45336                                                                                                                         net         0.411             1.212               2        (79,33)
   Routing elements:
      Manhattan distance of X:18, Y:3
LUT__68618|in[1]                                                                                                               lut         0.054             1.266               2        (61,30)
LUT__68618|out                                                                                                                 lut         0.000             1.266              14        (61,30)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16                          net         0.468             1.734              14        (61,30)
   Routing elements:
      Manhattan distance of X:1, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CE     ff          0.091             1.825              14        (62,34)

Capture Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:46, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.883             283        (62,34)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[5]~FF|CE     
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.219 (required time - arrival time)                                                                                       
Delay         : 1.608                                                                                                                      

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 2.044
+ Clock To Q + Data Path Delay : 1.825
--------------------------------------
End-of-path arrival time       : 3.869

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.883
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.088

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.934             2.044             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             2.044             283        (60,35)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q     ff          0.126             0.126               3        (60,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]          net         0.461             0.587               3        (60,35)
   Routing elements:
      Manhattan distance of X:19, Y:2
LUT__68612|in[1]                                                                                                              lut         0.054             0.641               3        (79,37)
LUT__68612|out                                                                                                                lut         0.000             0.641               2        (79,37)
n45335                                                                                                                        net         0.106             0.747               2        (79,37)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__68613|in[2]                                                                                                              lut         0.054             0.801               2        (79,33)
LUT__68613|out                                                                                                                lut         0.000             0.801               2        (79,33)
n45336                                                                                                                        net         0.411             1.212               2        (79,33)
   Routing elements:
      Manhattan distance of X:18, Y:3
LUT__68618|in[1]                                                                                                              lut         0.054             1.266               2        (61,30)
LUT__68618|out                                                                                                                lut         0.000             1.266              14        (61,30)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16                         net         0.468             1.734              14        (61,30)
   Routing elements:
      Manhattan distance of X:1, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[5]~FF|CE        ff          0.091             1.825              14        (62,31)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                    inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                    net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:46, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[5]~FF|CLK    ff           0.000             1.883             283        (62,31)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CE     
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.219 (required time - arrival time)                                                                                       
Delay         : 1.608                                                                                                                      

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 2.044
+ Clock To Q + Data Path Delay : 1.825
--------------------------------------
End-of-path arrival time       : 3.869

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.883
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.088

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.934             2.044             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             2.044             283        (60,35)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q     ff          0.126             0.126               3        (60,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]          net         0.461             0.587               3        (60,35)
   Routing elements:
      Manhattan distance of X:19, Y:2
LUT__68612|in[1]                                                                                                              lut         0.054             0.641               3        (79,37)
LUT__68612|out                                                                                                                lut         0.000             0.641               2        (79,37)
n45335                                                                                                                        net         0.106             0.747               2        (79,37)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__68613|in[2]                                                                                                              lut         0.054             0.801               2        (79,33)
LUT__68613|out                                                                                                                lut         0.000             0.801               2        (79,33)
n45336                                                                                                                        net         0.411             1.212               2        (79,33)
   Routing elements:
      Manhattan distance of X:18, Y:3
LUT__68618|in[1]                                                                                                              lut         0.054             1.266               2        (61,30)
LUT__68618|out                                                                                                                lut         0.000             1.266              14        (61,30)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16                         net         0.468             1.734              14        (61,30)
   Routing elements:
      Manhattan distance of X:1, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CE        ff          0.091             1.825              14        (62,32)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                    inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                    net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:46, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.883             283        (62,32)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CE 
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.219 (required time - arrival time)                                                                                       
Delay         : 1.608                                                                                                                      

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 2.044
+ Clock To Q + Data Path Delay : 1.825
--------------------------------------
End-of-path arrival time       : 3.869

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.883
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.088

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.934             2.044             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             2.044             283        (60,35)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q      ff          0.126             0.126               3        (60,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]           net         0.461             0.587               3        (60,35)
   Routing elements:
      Manhattan distance of X:19, Y:2
LUT__68612|in[1]                                                                                                               lut         0.054             0.641               3        (79,37)
LUT__68612|out                                                                                                                 lut         0.000             0.641               2        (79,37)
n45335                                                                                                                         net         0.106             0.747               2        (79,37)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__68613|in[2]                                                                                                               lut         0.054             0.801               2        (79,33)
LUT__68613|out                                                                                                                 lut         0.000             0.801               2        (79,33)
n45336                                                                                                                         net         0.411             1.212               2        (79,33)
   Routing elements:
      Manhattan distance of X:18, Y:3
LUT__68618|in[1]                                                                                                               lut         0.054             1.266               2        (61,30)
LUT__68618|out                                                                                                                 lut         0.000             1.266              14        (61,30)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16                          net         0.468             1.734              14        (61,30)
   Routing elements:
      Manhattan distance of X:1, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CE     ff          0.091             1.825              14        (62,33)

Capture Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:46, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.883             283        (62,33)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CE 
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.219 (required time - arrival time)                                                                                       
Delay         : 1.608                                                                                                                      

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 2.044
+ Clock To Q + Data Path Delay : 1.825
--------------------------------------
End-of-path arrival time       : 3.869

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.883
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.088

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.934             2.044             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             2.044             283        (60,35)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q      ff          0.126             0.126               3        (60,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]           net         0.461             0.587               3        (60,35)
   Routing elements:
      Manhattan distance of X:19, Y:2
LUT__68612|in[1]                                                                                                               lut         0.054             0.641               3        (79,37)
LUT__68612|out                                                                                                                 lut         0.000             0.641               2        (79,37)
n45335                                                                                                                         net         0.106             0.747               2        (79,37)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__68613|in[2]                                                                                                               lut         0.054             0.801               2        (79,33)
LUT__68613|out                                                                                                                 lut         0.000             0.801               2        (79,33)
n45336                                                                                                                         net         0.411             1.212               2        (79,33)
   Routing elements:
      Manhattan distance of X:18, Y:3
LUT__68618|in[1]                                                                                                               lut         0.054             1.266               2        (61,30)
LUT__68618|out                                                                                                                 lut         0.000             1.266              14        (61,30)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16                          net         0.468             1.734              14        (61,30)
   Routing elements:
      Manhattan distance of X:1, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CE     ff          0.091             1.825              14        (62,35)

Capture Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:46, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.883             283        (62,35)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CE 
Launch Clock  : tac_clk (RISE)                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                             
Slack         : 0.288 (required time - arrival time)                                                                                       
Delay         : 1.700                                                                                                                      

Logic Level             : 3
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 2.044
+ Clock To Q + Data Path Delay : 1.917
--------------------------------------
End-of-path arrival time       : 3.961

Constraint                     : 2.315
+ Capture Clock Path Delay     : 2.044
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.249

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.934             2.044             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             2.044             283        (60,35)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q      ff          0.126             0.126               3        (60,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]           net         0.461             0.587               3        (60,35)
   Routing elements:
      Manhattan distance of X:19, Y:2
LUT__68612|in[1]                                                                                                               lut         0.054             0.641               3        (79,37)
LUT__68612|out                                                                                                                 lut         0.000             0.641               2        (79,37)
n45335                                                                                                                         net         0.106             0.747               2        (79,37)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__68613|in[2]                                                                                                               lut         0.054             0.801               2        (79,33)
LUT__68613|out                                                                                                                 lut         0.000             0.801               2        (79,33)
n45336                                                                                                                         net         0.411             1.212               2        (79,33)
   Routing elements:
      Manhattan distance of X:18, Y:3
LUT__68618|in[1]                                                                                                               lut         0.054             1.266               2        (61,30)
LUT__68618|out                                                                                                                 lut         0.000             1.266              14        (61,30)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/_zz_16                          net         0.560             1.826              14        (61,30)
   Routing elements:
      Manhattan distance of X:1, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CE     ff          0.091             1.917              14        (60,35)

Capture Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                        net          1.934             2.044             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             2.044             283        (60,35)

################################################################################
Path Detail Report (tac_clk vs clk_96m)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_96m (RISE)                                                                                                                                
Slack         : -0.728 (required time - arrival time)                                                                                                         
Delay         : 1.079                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.883
+ Clock To Q + Data Path Delay : 1.195
--------------------------------------
End-of-path arrival time       : 3.078

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.459
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.350

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                                        net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:42, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.883             283        (66,25)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|Q          ff          0.113             0.113              2         (66,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]               net         1.079             1.192              2         (66,25)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2|D     srl8        0.003             1.195              2         (66,20)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_96m                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                             inpad        0.110             0.110             1625       (0,162)
clk_96m                                                                                                                                             net          2.349             2.459             1625       (0,162)
   Routing elements:
      Manhattan distance of X:66, Y:142
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2|CLK    srl8         0.000             2.459             1625       (66,20)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|CLK  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i8_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                               
Capture Clock : clk_96m (RISE)                                                                                                                               
Slack         : -0.725 (required time - arrival time)                                                                                                        
Delay         : 1.076                                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.883
+ Clock To Q + Data Path Delay : 1.192
--------------------------------------
End-of-path arrival time       : 3.075

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.459
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.350

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                                        net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:66, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.883             283        (42,25)

Data Path
                                                                    name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|Q         ff          0.113             0.113              2         (42,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]              net         1.076             1.189              2         (42,25)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i8_2|D     srl8        0.003             1.192              2         (42,20)

Capture Clock Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
clk_96m                                                                                                                                            inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                            inpad        0.110             0.110             1625       (0,162)
clk_96m                                                                                                                                            net          2.349             2.459             1625       (0,162)
   Routing elements:
      Manhattan distance of X:42, Y:142
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i8_2|CLK    srl8         0.000             2.459             1625       (42,20)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i10_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_96m (RISE)                                                                                                                                
Slack         : -0.660 (required time - arrival time)                                                                                                         
Delay         : 0.928                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.883
+ Clock To Q + Data Path Delay : 1.044
--------------------------------------
End-of-path arrival time       : 2.927

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.376
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.267

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                                        net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:46, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.883             283        (62,16)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|Q          ff          0.113             0.113              2         (62,16)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]               net         0.928             1.041              2         (62,16)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i10_2|D     srl8        0.003             1.044              2         (57,16)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_96m                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                             inpad        0.110             0.110             1625       (0,162)
clk_96m                                                                                                                                             net          2.266             2.376             1625       (0,162)
   Routing elements:
      Manhattan distance of X:57, Y:146
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i10_2|CLK    srl8         0.000             2.376             1625       (57,16)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_96m (RISE)                                                                                                                                
Slack         : -0.655 (required time - arrival time)                                                                                                         
Delay         : 0.923                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.883
+ Clock To Q + Data Path Delay : 1.039
--------------------------------------
End-of-path arrival time       : 2.922

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.376
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.267

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                                        net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:77, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.883             283        (31,20)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|Q          ff          0.113             0.113              2         (31,20)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]               net         0.923             1.036              2         (31,20)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2|D     srl8        0.003             1.039              2         (36,20)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_96m                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                             inpad        0.110             0.110             1625       (0,162)
clk_96m                                                                                                                                             net          2.266             2.376             1625       (0,162)
   Routing elements:
      Manhattan distance of X:36, Y:142
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2|CLK    srl8         0.000             2.376             1625       (36,20)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_96m (RISE)                                                                                                                                
Slack         : -0.655 (required time - arrival time)                                                                                                         
Delay         : 0.923                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.883
+ Clock To Q + Data Path Delay : 1.039
--------------------------------------
End-of-path arrival time       : 2.922

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.376
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.267

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                                        net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:77, Y:24
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.883             283        (31,24)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|Q          ff          0.113             0.113              2         (31,24)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]               net         0.923             1.036              2         (31,24)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2|D     srl8        0.003             1.039              2         (36,24)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_96m                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                             inpad        0.110             0.110             1625       (0,162)
clk_96m                                                                                                                                             net          2.266             2.376             1625       (0,162)
   Routing elements:
      Manhattan distance of X:36, Y:138
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2|CLK    srl8         0.000             2.376             1625       (36,24)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|CLK  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i9_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                               
Capture Clock : clk_96m (RISE)                                                                                                                               
Slack         : -0.647 (required time - arrival time)                                                                                                        
Delay         : 0.915                                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.883
+ Clock To Q + Data Path Delay : 1.031
--------------------------------------
End-of-path arrival time       : 2.914

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.376
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.267

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                                        net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:53, Y:12
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.883             283        (55,12)

Data Path
                                                                    name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|Q         ff          0.113             0.113              2         (55,12)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]              net         0.915             1.028              2         (55,12)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i9_2|D     srl8        0.003             1.031              2         (60,12)

Capture Clock Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
clk_96m                                                                                                                                            inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                            inpad        0.110             0.110             1625       (0,162)
clk_96m                                                                                                                                            net          2.266             2.376             1625       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:150
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i9_2|CLK    srl8         0.000             2.376             1625       (60,12)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_96m (RISE)                                                                                                                                
Slack         : -0.646 (required time - arrival time)                                                                                                         
Delay         : 0.914                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.883
+ Clock To Q + Data Path Delay : 1.030
--------------------------------------
End-of-path arrival time       : 2.913

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.376
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.267

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                        inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                                        net          1.773             1.883             283        (108,0)
   Routing elements:
      Manhattan distance of X:46, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.883             283        (62,29)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|Q          ff          0.113             0.113              2         (62,29)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]               net         0.914             1.027              2         (62,29)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2|D     srl8        0.003             1.030              2         (57,29)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_96m                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                             inpad        0.110             0.110             1625       (0,162)
clk_96m                                                                                                                                             net          2.266             2.376             1625       (0,162)
   Routing elements:
      Manhattan distance of X:57, Y:133
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2|CLK    srl8         0.000             2.376             1625       (57,29)

################################################################################
Path Detail Report (twd_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|CE     
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : core_clk (RISE)                                                                                                      
Slack         : -0.006 (required time - arrival time)                                                                                
Delay         : 1.644                                                                                                                

Logic Level             : 8
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.848
--------------------------------------
End-of-path arrival time       : 3.762

Constraint                     : 1.736
+ Capture Clock Path Delay     : 2.130
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 3.756

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.914             554        (131,39)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|Q     ff          0.113             0.113              3         (131,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]          net         0.192             0.305              3         (131,39)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__68394|in[3]                                                                                                        lut         0.055             0.360              3         (126,39)
LUT__68394|out                                                                                                          lut         0.000             0.360              2         (126,39)
n45320                                                                                                                  net         0.095             0.455              2         (126,39)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68395|in[2]                                                                                                        lut         0.054             0.509              2         (125,39)
LUT__68395|out                                                                                                          lut         0.000             0.509              2         (125,39)
n45321                                                                                                                  net         0.085             0.594              2         (125,39)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68398|in[0]                                                                                                        lut         0.054             0.648              2         (125,38)
LUT__68398|out                                                                                                          lut         0.000             0.648              3         (125,38)
n45324                                                                                                                  net         0.187             0.835              3         (125,38)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__69220|in[1]                                                                                                        lut         0.055             0.890              3         (129,48)
LUT__69220|out                                                                                                          lut         0.000             0.890              5         (129,48)
n45578                                                                                                                  net         0.053             0.943              5         (129,48)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69325|in[0]                                                                                                        lut         0.055             0.998              5         (129,47)
LUT__69325|out                                                                                                          lut         0.000             0.998              5         (129,47)
n45683                                                                                                                  net         0.200             1.198              5         (129,47)
   Routing elements:
      Manhattan distance of X:0, Y:9
LUT__69345|in[0]                                                                                                        lut         0.055             1.253              5         (129,56)
LUT__69345|out                                                                                                          lut         0.000             1.253              7         (129,56)
n45701                                                                                                                  net         0.160             1.413              7         (129,56)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__69356|in[0]                                                                                                        lut         0.055             1.468              7         (126,56)
LUT__69356|out                                                                                                          lut         0.000             1.468              3         (126,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n8334                net         0.053             1.521              3         (126,56)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69357|in[2]                                                                                                        lut         0.055             1.576              3         (126,55)
LUT__69357|out                                                                                                          lut         0.000             1.576              2         (126,55)
ceg_net1029                                                                                                             net         0.181             1.757              2         (126,55)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|CE        ff          0.091             1.848              2         (126,54)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                             inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                             net          2.020             2.130             741        (112,0) 
   Routing elements:
      Manhattan distance of X:14, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|CLK    ff           0.000             2.130             741        (126,54)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_op~FF|CE        
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : core_clk (RISE)                                                                                                      
Slack         : 0.008 (required time - arrival time)                                                                                 
Delay         : 1.630                                                                                                                

Logic Level             : 7
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.834
--------------------------------------
End-of-path arrival time       : 3.748

Constraint                     : 1.736
+ Capture Clock Path Delay     : 2.130
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 3.756

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.914             554        (131,39)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|Q     ff          0.113             0.113              3         (131,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]          net         0.192             0.305              3         (131,39)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__68394|in[3]                                                                                                        lut         0.055             0.360              3         (126,39)
LUT__68394|out                                                                                                          lut         0.000             0.360              2         (126,39)
n45320                                                                                                                  net         0.095             0.455              2         (126,39)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68395|in[2]                                                                                                        lut         0.054             0.509              2         (125,39)
LUT__68395|out                                                                                                          lut         0.000             0.509              2         (125,39)
n45321                                                                                                                  net         0.085             0.594              2         (125,39)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68398|in[0]                                                                                                        lut         0.054             0.648              2         (125,38)
LUT__68398|out                                                                                                          lut         0.000             0.648              3         (125,38)
n45324                                                                                                                  net         0.187             0.835              3         (125,38)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__69220|in[1]                                                                                                        lut         0.055             0.890              3         (129,48)
LUT__69220|out                                                                                                          lut         0.000             0.890              5         (129,48)
n45578                                                                                                                  net         0.053             0.943              5         (129,48)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69325|in[0]                                                                                                        lut         0.055             0.998              5         (129,47)
LUT__69325|out                                                                                                          lut         0.000             0.998              5         (129,47)
n45683                                                                                                                  net         0.200             1.198              5         (129,47)
   Routing elements:
      Manhattan distance of X:0, Y:9
LUT__69345|in[0]                                                                                                        lut         0.055             1.253              5         (129,56)
LUT__69345|out                                                                                                          lut         0.000             1.253              7         (129,56)
n45701                                                                                                                  net         0.160             1.413              7         (129,56)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__69356|in[0]                                                                                                        lut         0.055             1.468              7         (126,56)
LUT__69356|out                                                                                                          lut         0.000             1.468              3         (126,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n8334                net         0.275             1.743              3         (126,56)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_op~FF|CE           ff          0.091             1.834              3         (126,51)

Capture Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
core_clk                                                                                                          inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                          inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                          net          2.020             2.130             741        (112,0) 
   Routing elements:
      Manhattan distance of X:14, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_op~FF|CLK    ff           0.000             2.130             741        (126,51)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|CE     
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : core_clk (RISE)                                                                                                      
Slack         : 0.009 (required time - arrival time)                                                                                 
Delay         : 1.629                                                                                                                

Logic Level             : 8
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.833
--------------------------------------
End-of-path arrival time       : 3.747

Constraint                     : 1.736
+ Capture Clock Path Delay     : 2.130
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 3.756

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:19, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.914             554        (126,34)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|Q     ff          0.113             0.113              3         (126,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]          net         0.177             0.290              3         (126,34)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__68394|in[1]                                                                                                        lut         0.055             0.345              3         (126,39)
LUT__68394|out                                                                                                          lut         0.000             0.345              2         (126,39)
n45320                                                                                                                  net         0.095             0.440              2         (126,39)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68395|in[2]                                                                                                        lut         0.054             0.494              2         (125,39)
LUT__68395|out                                                                                                          lut         0.000             0.494              2         (125,39)
n45321                                                                                                                  net         0.085             0.579              2         (125,39)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68398|in[0]                                                                                                        lut         0.054             0.633              2         (125,38)
LUT__68398|out                                                                                                          lut         0.000             0.633              3         (125,38)
n45324                                                                                                                  net         0.187             0.820              3         (125,38)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__69220|in[1]                                                                                                        lut         0.055             0.875              3         (129,48)
LUT__69220|out                                                                                                          lut         0.000             0.875              5         (129,48)
n45578                                                                                                                  net         0.053             0.928              5         (129,48)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69325|in[0]                                                                                                        lut         0.055             0.983              5         (129,47)
LUT__69325|out                                                                                                          lut         0.000             0.983              5         (129,47)
n45683                                                                                                                  net         0.200             1.183              5         (129,47)
   Routing elements:
      Manhattan distance of X:0, Y:9
LUT__69345|in[0]                                                                                                        lut         0.055             1.238              5         (129,56)
LUT__69345|out                                                                                                          lut         0.000             1.238              7         (129,56)
n45701                                                                                                                  net         0.160             1.398              7         (129,56)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__69356|in[0]                                                                                                        lut         0.055             1.453              7         (126,56)
LUT__69356|out                                                                                                          lut         0.000             1.453              3         (126,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n8334                net         0.053             1.506              3         (126,56)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69357|in[2]                                                                                                        lut         0.055             1.561              3         (126,55)
LUT__69357|out                                                                                                          lut         0.000             1.561              2         (126,55)
ceg_net1029                                                                                                             net         0.181             1.742              2         (126,55)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|CE        ff          0.091             1.833              2         (126,54)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                             inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                             net          2.020             2.130             741        (112,0) 
   Routing elements:
      Manhattan distance of X:14, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|CLK    ff           0.000             2.130             741        (126,54)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_op~FF|CE        
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : core_clk (RISE)                                                                                                      
Slack         : 0.023 (required time - arrival time)                                                                                 
Delay         : 1.615                                                                                                                

Logic Level             : 7
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.819
--------------------------------------
End-of-path arrival time       : 3.733

Constraint                     : 1.736
+ Capture Clock Path Delay     : 2.130
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 3.756

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:19, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.914             554        (126,34)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|Q     ff          0.113             0.113              3         (126,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]          net         0.177             0.290              3         (126,34)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__68394|in[1]                                                                                                        lut         0.055             0.345              3         (126,39)
LUT__68394|out                                                                                                          lut         0.000             0.345              2         (126,39)
n45320                                                                                                                  net         0.095             0.440              2         (126,39)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68395|in[2]                                                                                                        lut         0.054             0.494              2         (125,39)
LUT__68395|out                                                                                                          lut         0.000             0.494              2         (125,39)
n45321                                                                                                                  net         0.085             0.579              2         (125,39)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68398|in[0]                                                                                                        lut         0.054             0.633              2         (125,38)
LUT__68398|out                                                                                                          lut         0.000             0.633              3         (125,38)
n45324                                                                                                                  net         0.187             0.820              3         (125,38)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__69220|in[1]                                                                                                        lut         0.055             0.875              3         (129,48)
LUT__69220|out                                                                                                          lut         0.000             0.875              5         (129,48)
n45578                                                                                                                  net         0.053             0.928              5         (129,48)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69325|in[0]                                                                                                        lut         0.055             0.983              5         (129,47)
LUT__69325|out                                                                                                          lut         0.000             0.983              5         (129,47)
n45683                                                                                                                  net         0.200             1.183              5         (129,47)
   Routing elements:
      Manhattan distance of X:0, Y:9
LUT__69345|in[0]                                                                                                        lut         0.055             1.238              5         (129,56)
LUT__69345|out                                                                                                          lut         0.000             1.238              7         (129,56)
n45701                                                                                                                  net         0.160             1.398              7         (129,56)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__69356|in[0]                                                                                                        lut         0.055             1.453              7         (126,56)
LUT__69356|out                                                                                                          lut         0.000             1.453              3         (126,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n8334                net         0.275             1.728              3         (126,56)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_op~FF|CE           ff          0.091             1.819              3         (126,51)

Capture Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
core_clk                                                                                                          inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                          inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                          net          2.020             2.130             741        (112,0) 
   Routing elements:
      Manhattan distance of X:14, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_op~FF|CLK    ff           0.000             2.130             741        (126,51)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|CE     
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : core_clk (RISE)                                                                                                      
Slack         : 0.037 (required time - arrival time)                                                                                 
Delay         : 1.601                                                                                                                

Logic Level             : 7
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.805
--------------------------------------
End-of-path arrival time       : 3.719

Constraint                     : 1.736
+ Capture Clock Path Delay     : 2.130
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 3.756

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:17, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.914             554        (124,34)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|Q     ff          0.113             0.113              3         (124,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]          net         0.199             0.312              3         (124,34)
   Routing elements:
      Manhattan distance of X:0, Y:8
LUT__68396|in[0]                                                                                                        lut         0.054             0.366              3         (124,42)
LUT__68396|out                                                                                                          lut         0.000             0.366              2         (124,42)
n45322                                                                                                                  net         0.185             0.551              2         (124,42)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__68398|in[1]                                                                                                        lut         0.054             0.605              2         (125,38)
LUT__68398|out                                                                                                          lut         0.000             0.605              3         (125,38)
n45324                                                                                                                  net         0.187             0.792              3         (125,38)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__69220|in[1]                                                                                                        lut         0.055             0.847              3         (129,48)
LUT__69220|out                                                                                                          lut         0.000             0.847              5         (129,48)
n45578                                                                                                                  net         0.053             0.900              5         (129,48)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69325|in[0]                                                                                                        lut         0.055             0.955              5         (129,47)
LUT__69325|out                                                                                                          lut         0.000             0.955              5         (129,47)
n45683                                                                                                                  net         0.200             1.155              5         (129,47)
   Routing elements:
      Manhattan distance of X:0, Y:9
LUT__69345|in[0]                                                                                                        lut         0.055             1.210              5         (129,56)
LUT__69345|out                                                                                                          lut         0.000             1.210              7         (129,56)
n45701                                                                                                                  net         0.160             1.370              7         (129,56)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__69356|in[0]                                                                                                        lut         0.055             1.425              7         (126,56)
LUT__69356|out                                                                                                          lut         0.000             1.425              3         (126,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n8334                net         0.053             1.478              3         (126,56)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69357|in[2]                                                                                                        lut         0.055             1.533              3         (126,55)
LUT__69357|out                                                                                                          lut         0.000             1.533              2         (126,55)
ceg_net1029                                                                                                             net         0.181             1.714              2         (126,55)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|CE        ff          0.091             1.805              2         (126,54)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                             inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                             net          2.020             2.130             741        (112,0) 
   Routing elements:
      Manhattan distance of X:14, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|CLK    ff           0.000             2.130             741        (126,54)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_op~FF|CE        
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : core_clk (RISE)                                                                                                      
Slack         : 0.051 (required time - arrival time)                                                                                 
Delay         : 1.587                                                                                                                

Logic Level             : 6
Non-global nets on path : 7
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.791
--------------------------------------
End-of-path arrival time       : 3.705

Constraint                     : 1.736
+ Capture Clock Path Delay     : 2.130
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 3.756

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:17, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.914             554        (124,34)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|Q     ff          0.113             0.113              3         (124,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]          net         0.199             0.312              3         (124,34)
   Routing elements:
      Manhattan distance of X:0, Y:8
LUT__68396|in[0]                                                                                                        lut         0.054             0.366              3         (124,42)
LUT__68396|out                                                                                                          lut         0.000             0.366              2         (124,42)
n45322                                                                                                                  net         0.185             0.551              2         (124,42)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__68398|in[1]                                                                                                        lut         0.054             0.605              2         (125,38)
LUT__68398|out                                                                                                          lut         0.000             0.605              3         (125,38)
n45324                                                                                                                  net         0.187             0.792              3         (125,38)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__69220|in[1]                                                                                                        lut         0.055             0.847              3         (129,48)
LUT__69220|out                                                                                                          lut         0.000             0.847              5         (129,48)
n45578                                                                                                                  net         0.053             0.900              5         (129,48)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69325|in[0]                                                                                                        lut         0.055             0.955              5         (129,47)
LUT__69325|out                                                                                                          lut         0.000             0.955              5         (129,47)
n45683                                                                                                                  net         0.200             1.155              5         (129,47)
   Routing elements:
      Manhattan distance of X:0, Y:9
LUT__69345|in[0]                                                                                                        lut         0.055             1.210              5         (129,56)
LUT__69345|out                                                                                                          lut         0.000             1.210              7         (129,56)
n45701                                                                                                                  net         0.160             1.370              7         (129,56)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__69356|in[0]                                                                                                        lut         0.055             1.425              7         (126,56)
LUT__69356|out                                                                                                          lut         0.000             1.425              3         (126,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n8334                net         0.275             1.700              3         (126,56)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_op~FF|CE           ff          0.091             1.791              3         (126,51)

Capture Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
core_clk                                                                                                          inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                          inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                          net          2.020             2.130             741        (112,0) 
   Routing elements:
      Manhattan distance of X:14, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_op~FF|CLK    ff           0.000             2.130             741        (126,51)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[0]~FF|CE
Launch Clock  : twd_clk (RISE)                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                            
Slack         : 0.058 (required time - arrival time)                                                                                       
Delay         : 1.629                                                                                                                      

Logic Level             : 7
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.833
--------------------------------------
End-of-path arrival time       : 3.747

Constraint                     : 1.736
+ Capture Clock Path Delay     : 2.179
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 3.805

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.914             554        (131,39)

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|Q             ff          0.113             0.113              3         (131,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]                  net         0.192             0.305              3         (131,39)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__68394|in[3]                                                                                                                lut         0.055             0.360              3         (126,39)
LUT__68394|out                                                                                                                  lut         0.000             0.360              2         (126,39)
n45320                                                                                                                          net         0.095             0.455              2         (126,39)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68395|in[2]                                                                                                                lut         0.054             0.509              2         (125,39)
LUT__68395|out                                                                                                                  lut         0.000             0.509              2         (125,39)
n45321                                                                                                                          net         0.085             0.594              2         (125,39)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68398|in[0]                                                                                                                lut         0.054             0.648              2         (125,38)
LUT__68398|out                                                                                                                  lut         0.000             0.648              3         (125,38)
n45324                                                                                                                          net         0.187             0.835              3         (125,38)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__69220|in[1]                                                                                                                lut         0.055             0.890              3         (129,48)
LUT__69220|out                                                                                                                  lut         0.000             0.890              5         (129,48)
n45578                                                                                                                          net         0.186             1.076              5         (129,48)
   Routing elements:
      Manhattan distance of X:5, Y:5
LUT__69224|in[0]                                                                                                                lut         0.054             1.130              5         (134,53)
LUT__69224|out                                                                                                                  lut         0.000             1.130              9         (134,53)
n45582                                                                                                                          net         0.153             1.283              9         (134,53)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__69349|in[3]                                                                                                                lut         0.054             1.337              9         (130,58)
LUT__69349|out                                                                                                                  lut         0.000             1.337              4         (130,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n4707                        net         0.086             1.423              3         (130,58)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69350|in[2]                                                                                                                lut         0.054             1.477              4         (130,57)
LUT__69350|out                                                                                                                  lut         0.000             1.477              4         (130,57)
ceg_net5486                                                                                                                     net         0.265             1.742              4         (130,57)
   Routing elements:
      Manhattan distance of X:1, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[0]~FF|CE     ff          0.091             1.833              4         (131,60)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                        inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                        net          2.069             2.179             741        (112,0) 
   Routing elements:
      Manhattan distance of X:19, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[0]~FF|CLK    ff           0.000             2.179             741        (131,60)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE
Launch Clock  : twd_clk (RISE)                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                            
Slack         : 0.059 (required time - arrival time)                                                                                       
Delay         : 1.545                                                                                                                      

Logic Level             : 7
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.749
--------------------------------------
End-of-path arrival time       : 3.663

Constraint                     : 1.736
+ Capture Clock Path Delay     : 2.096
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 3.722

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.914             554        (131,39)

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|Q             ff          0.113             0.113              3         (131,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]                  net         0.192             0.305              3         (131,39)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__68394|in[3]                                                                                                                lut         0.055             0.360              3         (126,39)
LUT__68394|out                                                                                                                  lut         0.000             0.360              2         (126,39)
n45320                                                                                                                          net         0.095             0.455              2         (126,39)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68395|in[2]                                                                                                                lut         0.054             0.509              2         (125,39)
LUT__68395|out                                                                                                                  lut         0.000             0.509              2         (125,39)
n45321                                                                                                                          net         0.085             0.594              2         (125,39)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68398|in[0]                                                                                                                lut         0.054             0.648              2         (125,38)
LUT__68398|out                                                                                                                  lut         0.000             0.648              3         (125,38)
n45324                                                                                                                          net         0.187             0.835              3         (125,38)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__69220|in[1]                                                                                                                lut         0.055             0.890              3         (129,48)
LUT__69220|out                                                                                                                  lut         0.000             0.890              5         (129,48)
n45578                                                                                                                          net         0.186             1.076              5         (129,48)
   Routing elements:
      Manhattan distance of X:5, Y:5
LUT__69224|in[0]                                                                                                                lut         0.054             1.130              5         (134,53)
LUT__69224|out                                                                                                                  lut         0.000             1.130              9         (134,53)
n45582                                                                                                                          net         0.153             1.283              9         (134,53)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__69349|in[3]                                                                                                                lut         0.054             1.337              9         (130,58)
LUT__69349|out                                                                                                                  lut         0.000             1.337              4         (130,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n4707                        net         0.086             1.423              3         (130,58)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69350|in[2]                                                                                                                lut         0.054             1.477              4         (130,57)
LUT__69350|out                                                                                                                  lut         0.000             1.477              4         (130,57)
ceg_net5486                                                                                                                     net         0.181             1.658              4         (130,57)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CE     ff          0.091             1.749              4         (130,56)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                        inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                        net          1.986             2.096             741        (112,0) 
   Routing elements:
      Manhattan distance of X:18, Y:56
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[2]~FF|CLK    ff           0.000             2.096             741        (130,56)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|CE                      
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.059 (required time - arrival time)                                                                                                  
Delay         : 1.579                                                                                                                                 

Logic Level             : 7
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.783
--------------------------------------
End-of-path arrival time       : 3.697

Constraint                     : 1.736
+ Capture Clock Path Delay     : 2.130
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 3.756

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                   inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                                   net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:14, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|CLK    ff           0.000             1.914             554        (121,37)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]~FF|Q     ff          0.113             0.113              2         (121,37)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[2]          net         0.177             0.290              2         (121,37)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__68396|in[1]                                                                                                                         lut         0.054             0.344              2         (124,42)
LUT__68396|out                                                                                                                           lut         0.000             0.344              2         (124,42)
n45322                                                                                                                                   net         0.185             0.529              2         (124,42)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__68398|in[1]                                                                                                                         lut         0.054             0.583              2         (125,38)
LUT__68398|out                                                                                                                           lut         0.000             0.583              3         (125,38)
n45324                                                                                                                                   net         0.187             0.770              3         (125,38)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__69220|in[1]                                                                                                                         lut         0.055             0.825              3         (129,48)
LUT__69220|out                                                                                                                           lut         0.000             0.825              5         (129,48)
n45578                                                                                                                                   net         0.053             0.878              5         (129,48)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69325|in[0]                                                                                                                         lut         0.055             0.933              5         (129,47)
LUT__69325|out                                                                                                                           lut         0.000             0.933              5         (129,47)
n45683                                                                                                                                   net         0.200             1.133              5         (129,47)
   Routing elements:
      Manhattan distance of X:0, Y:9
LUT__69345|in[0]                                                                                                                         lut         0.055             1.188              5         (129,56)
LUT__69345|out                                                                                                                           lut         0.000             1.188              7         (129,56)
n45701                                                                                                                                   net         0.160             1.348              7         (129,56)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__69356|in[0]                                                                                                                         lut         0.055             1.403              7         (126,56)
LUT__69356|out                                                                                                                           lut         0.000             1.403              3         (126,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n8334                                 net         0.053             1.456              3         (126,56)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69357|in[2]                                                                                                                         lut         0.055             1.511              3         (126,55)
LUT__69357|out                                                                                                                           lut         0.000             1.511              2         (126,55)
ceg_net1029                                                                                                                              net         0.181             1.692              2         (126,55)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|CE                         ff          0.091             1.783              2         (126,54)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                             inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                             net          2.020             2.130             741        (112,0) 
   Routing elements:
      Manhattan distance of X:14, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|CLK    ff           0.000             2.130             741        (126,54)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|CE 
Launch Clock  : twd_clk (RISE)                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                  
Slack         : 0.066 (required time - arrival time)                                                                             
Delay         : 1.572                                                                                                            

Logic Level             : 7
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.776
--------------------------------------
End-of-path arrival time       : 3.690

Constraint                     : 1.736
+ Capture Clock Path Delay     : 2.130
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 3.756

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
twd_clk                                                                                                              inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                              inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                              net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:17, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|CLK    ff           0.000             1.914             554        (124,35)

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|Q      ff          0.113             0.113              4         (124,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]           net         0.170             0.283              4         (124,35)
   Routing elements:
      Manhattan distance of X:0, Y:7
LUT__68396|in[3]                                                                                                     lut         0.054             0.337              4         (124,42)
LUT__68396|out                                                                                                       lut         0.000             0.337              2         (124,42)
n45322                                                                                                               net         0.185             0.522              2         (124,42)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__68398|in[1]                                                                                                     lut         0.054             0.576              2         (125,38)
LUT__68398|out                                                                                                       lut         0.000             0.576              3         (125,38)
n45324                                                                                                               net         0.187             0.763              3         (125,38)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__69220|in[1]                                                                                                     lut         0.055             0.818              3         (129,48)
LUT__69220|out                                                                                                       lut         0.000             0.818              5         (129,48)
n45578                                                                                                               net         0.053             0.871              5         (129,48)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69325|in[0]                                                                                                     lut         0.055             0.926              5         (129,47)
LUT__69325|out                                                                                                       lut         0.000             0.926              5         (129,47)
n45683                                                                                                               net         0.200             1.126              5         (129,47)
   Routing elements:
      Manhattan distance of X:0, Y:9
LUT__69345|in[0]                                                                                                     lut         0.055             1.181              5         (129,56)
LUT__69345|out                                                                                                       lut         0.000             1.181              7         (129,56)
n45701                                                                                                               net         0.160             1.341              7         (129,56)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__69356|in[0]                                                                                                     lut         0.055             1.396              7         (126,56)
LUT__69356|out                                                                                                       lut         0.000             1.396              3         (126,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/n8334             net         0.053             1.449              3         (126,56)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69357|in[2]                                                                                                     lut         0.055             1.504              3         (126,55)
LUT__69357|out                                                                                                       lut         0.000             1.504              2         (126,55)
ceg_net1029                                                                                                          net         0.181             1.685              2         (126,55)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|CE     ff          0.091             1.776              2         (126,54)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                             inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                             net          2.020             2.130             741        (112,0) 
   Routing elements:
      Manhattan distance of X:14, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|CLK    ff           0.000             2.130             741        (126,54)

################################################################################
Path Detail Report (twd_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i3_2|D
Launch Clock  : twd_clk (RISE)                                                                                                      
Capture Clock : twd_clk (RISE)                                                                                                      
Slack         : 0.379 (required time - arrival time)                                                                                
Delay         : 0.635                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.826
--------------------------------------
End-of-path arrival time       : 3.740

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.119

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
twd_clk                                                                                                  inpad           0.000             0.000               0        (107,0) 
twd_clk                                                                                                  inpad           0.110             0.110             554        (107,0) 
twd_clk                                                                                                  net             1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:10, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RCLK ram_8192x20     0.000             1.914             554        (117,42)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RDATA[2]         ram_8192x20     1.188             1.188              2         (117,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_wr_fifo_rd_data[2]              net             0.635             1.823              2         (117,42)
   Routing elements:
      Manhattan distance of X:12, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i3_2|D srl8            0.003             1.826              2         (129,36)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
twd_clk                                                                                                                   inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                   inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                   net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:22, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i3_2|CLK    srl8         0.000             1.914             554        (129,36)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i8_2|D
Launch Clock  : twd_clk (RISE)                                                                                                      
Capture Clock : twd_clk (RISE)                                                                                                      
Slack         : 0.387 (required time - arrival time)                                                                                
Delay         : 0.627                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.818
--------------------------------------
End-of-path arrival time       : 3.732

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.119

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
twd_clk                                                                                                  inpad           0.000             0.000               0        (107,0) 
twd_clk                                                                                                  inpad           0.110             0.110             554        (107,0) 
twd_clk                                                                                                  net             1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:10, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RCLK ram_8192x20     0.000             1.914             554        (117,42)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RDATA[8]         ram_8192x20     1.188             1.188              2         (117,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_wr_fifo_rd_data[7]              net             0.627             1.815              2         (117,42)
   Routing elements:
      Manhattan distance of X:12, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i8_2|D srl8            0.003             1.818              2         (129,41)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
twd_clk                                                                                                                   inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                   inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                   net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:22, Y:41
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i8_2|CLK    srl8         0.000             1.914             554        (129,41)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RADDR[3]        
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.442 (required time - arrival time)                                                                                 
Delay         : 1.622                                                                                                                

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.763
--------------------------------------
End-of-path arrival time       : 3.677

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.119

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.914             554        (131,39)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|Q ff              0.113             0.113               3        (131,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]      net             0.192             0.305               3        (131,39)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__68394|in[3]                                                                                                    lut             0.055             0.360               3        (126,39)
LUT__68394|out                                                                                                      lut             0.000             0.360               2        (126,39)
n45320                                                                                                              net             0.095             0.455               2        (126,39)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68395|in[2]                                                                                                    lut             0.054             0.509               2        (125,39)
LUT__68395|out                                                                                                      lut             0.000             0.509               2        (125,39)
n45321                                                                                                              net             0.085             0.594               2        (125,39)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68398|in[0]                                                                                                    lut             0.054             0.648               2        (125,38)
LUT__68398|out                                                                                                      lut             0.000             0.648               3        (125,38)
n45324                                                                                                              net             0.152             0.800               3        (125,38)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__68399|in[0]                                                                                                    lut             0.054             0.854               3        (128,33)
LUT__68399|out                                                                                                      lut             0.000             0.854              20        (128,33)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                     net             0.237             1.091              20        (128,33)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__68407|in[0]                                                                                                    lut             0.054             1.145              20        (127,38)
LUT__68407|out                                                                                                      lut             0.000             1.145               9        (127,38)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[4]                 net             0.590             1.735               9        (127,38)
   Routing elements:
      Manhattan distance of X:29, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RADDR[3]       ram_8192x20     0.028             1.763               9        (156,22)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
twd_clk                                                                                                   inpad           0.000             0.000               0        (107,0) 
twd_clk                                                                                                   inpad           0.110             0.110             554        (107,0) 
twd_clk                                                                                                   net             1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:49, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RCLK ram_8192x20     0.000             1.914             554        (156,22)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RADDR[3]        
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.457 (required time - arrival time)                                                                                 
Delay         : 1.607                                                                                                                

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.748
--------------------------------------
End-of-path arrival time       : 3.662

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.119

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:19, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.914             554        (126,34)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|Q ff              0.113             0.113               3        (126,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]      net             0.177             0.290               3        (126,34)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__68394|in[1]                                                                                                    lut             0.055             0.345               3        (126,39)
LUT__68394|out                                                                                                      lut             0.000             0.345               2        (126,39)
n45320                                                                                                              net             0.095             0.440               2        (126,39)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68395|in[2]                                                                                                    lut             0.054             0.494               2        (125,39)
LUT__68395|out                                                                                                      lut             0.000             0.494               2        (125,39)
n45321                                                                                                              net             0.085             0.579               2        (125,39)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68398|in[0]                                                                                                    lut             0.054             0.633               2        (125,38)
LUT__68398|out                                                                                                      lut             0.000             0.633               3        (125,38)
n45324                                                                                                              net             0.152             0.785               3        (125,38)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__68399|in[0]                                                                                                    lut             0.054             0.839               3        (128,33)
LUT__68399|out                                                                                                      lut             0.000             0.839              20        (128,33)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                     net             0.237             1.076              20        (128,33)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__68407|in[0]                                                                                                    lut             0.054             1.130              20        (127,38)
LUT__68407|out                                                                                                      lut             0.000             1.130               9        (127,38)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[4]                 net             0.590             1.720               9        (127,38)
   Routing elements:
      Manhattan distance of X:29, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RADDR[3]       ram_8192x20     0.028             1.748               9        (156,22)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
twd_clk                                                                                                   inpad           0.000             0.000               0        (107,0) 
twd_clk                                                                                                   inpad           0.110             0.110             554        (107,0) 
twd_clk                                                                                                   net             1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:49, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RCLK ram_8192x20     0.000             1.914             554        (156,22)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RCLK           
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i8_2|D
Launch Clock  : twd_clk (RISE)                                                                                                      
Capture Clock : twd_clk (RISE)                                                                                                      
Slack         : 0.483 (required time - arrival time)                                                                                
Delay         : 0.531                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.722
--------------------------------------
End-of-path arrival time       : 3.636

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.119

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
twd_clk                                                                                                   inpad           0.000             0.000               0        (107,0) 
twd_clk                                                                                                   inpad           0.110             0.110             554        (107,0) 
twd_clk                                                                                                   net             1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:40, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RCLK ram_8192x20     0.000             1.914             554        (147,22)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RDATA[11]       ram_8192x20     1.188             1.188              2         (147,22)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_dm_fifo_rd_data[7]              net             0.531             1.719              2         (147,22)
   Routing elements:
      Manhattan distance of X:3, Y:18
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i8_2|D srl8            0.003             1.722              2         (150,4) 

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
twd_clk                                                                                                                   inpad        0.000             0.000               0        (107,0)
twd_clk                                                                                                                   inpad        0.110             0.110             554        (107,0)
twd_clk                                                                                                                   net          1.804             1.914             554        (107,0)
   Routing elements:
      Manhattan distance of X:43, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i8_2|CLK    srl8         0.000             1.914             554        (150,4)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RCLK           
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i2_2|D
Launch Clock  : twd_clk (RISE)                                                                                                      
Capture Clock : twd_clk (RISE)                                                                                                      
Slack         : 0.484 (required time - arrival time)                                                                                
Delay         : 0.530                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.721
--------------------------------------
End-of-path arrival time       : 3.635

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.119

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
twd_clk                                                                                                   inpad           0.000             0.000               0        (107,0) 
twd_clk                                                                                                   inpad           0.110             0.110             554        (107,0) 
twd_clk                                                                                                   net             1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:40, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RCLK ram_8192x20     0.000             1.914             554        (147,22)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RDATA[5]        ram_8192x20     1.188             1.188              2         (147,22)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_dm_fifo_rd_data[1]              net             0.530             1.718              2         (147,22)
   Routing elements:
      Manhattan distance of X:3, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i2_2|D srl8            0.003             1.721              2         (144,15)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
twd_clk                                                                                                                   inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                   inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                   net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:37, Y:15
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i2_2|CLK    srl8         0.000             1.914             554        (144,15)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RADDR[3]        
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.485 (required time - arrival time)                                                                                 
Delay         : 1.579                                                                                                                

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.720
--------------------------------------
End-of-path arrival time       : 3.634

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.119

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:17, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.914             554        (124,34)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|Q ff              0.113             0.113               3        (124,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]      net             0.199             0.312               3        (124,34)
   Routing elements:
      Manhattan distance of X:0, Y:8
LUT__68396|in[0]                                                                                                    lut             0.054             0.366               3        (124,42)
LUT__68396|out                                                                                                      lut             0.000             0.366               2        (124,42)
n45322                                                                                                              net             0.185             0.551               2        (124,42)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__68398|in[1]                                                                                                    lut             0.054             0.605               2        (125,38)
LUT__68398|out                                                                                                      lut             0.000             0.605               3        (125,38)
n45324                                                                                                              net             0.152             0.757               3        (125,38)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__68399|in[0]                                                                                                    lut             0.054             0.811               3        (128,33)
LUT__68399|out                                                                                                      lut             0.000             0.811              20        (128,33)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                     net             0.237             1.048              20        (128,33)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__68407|in[0]                                                                                                    lut             0.054             1.102              20        (127,38)
LUT__68407|out                                                                                                      lut             0.000             1.102               9        (127,38)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[4]                 net             0.590             1.692               9        (127,38)
   Routing elements:
      Manhattan distance of X:29, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RADDR[3]       ram_8192x20     0.028             1.720               9        (156,22)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
twd_clk                                                                                                   inpad           0.000             0.000               0        (107,0) 
twd_clk                                                                                                   inpad           0.110             0.110             554        (107,0) 
twd_clk                                                                                                   net             1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:49, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RCLK ram_8192x20     0.000             1.914             554        (156,22)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RADDR[2]        
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.486 (required time - arrival time)                                                                                 
Delay         : 1.578                                                                                                                

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.719
--------------------------------------
End-of-path arrival time       : 3.633

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.119

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.914             554        (131,39)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|Q ff              0.113             0.113               3        (131,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]      net             0.192             0.305               3        (131,39)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__68394|in[3]                                                                                                    lut             0.055             0.360               3        (126,39)
LUT__68394|out                                                                                                      lut             0.000             0.360               2        (126,39)
n45320                                                                                                              net             0.095             0.455               2        (126,39)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68395|in[2]                                                                                                    lut             0.054             0.509               2        (125,39)
LUT__68395|out                                                                                                      lut             0.000             0.509               2        (125,39)
n45321                                                                                                              net             0.085             0.594               2        (125,39)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68398|in[0]                                                                                                    lut             0.054             0.648               2        (125,38)
LUT__68398|out                                                                                                      lut             0.000             0.648               3        (125,38)
n45324                                                                                                              net             0.152             0.800               3        (125,38)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__68399|in[0]                                                                                                    lut             0.054             0.854               3        (128,33)
LUT__68399|out                                                                                                      lut             0.000             0.854              20        (128,33)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                     net             0.166             1.020              20        (128,33)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__68405|in[0]                                                                                                    lut             0.054             1.074              20        (127,32)
LUT__68405|out                                                                                                      lut             0.000             1.074               9        (127,32)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[3]                 net             0.617             1.691               9        (127,32)
   Routing elements:
      Manhattan distance of X:29, Y:10
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RADDR[2]       ram_8192x20     0.028             1.719               9        (156,22)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
twd_clk                                                                                                   inpad           0.000             0.000               0        (107,0) 
twd_clk                                                                                                   inpad           0.110             0.110             554        (107,0) 
twd_clk                                                                                                   net             1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:49, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RCLK ram_8192x20     0.000             1.914             554        (156,22)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RADDR[2]        
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.501 (required time - arrival time)                                                                                 
Delay         : 1.563                                                                                                                

Logic Level             : 5
Non-global nets on path : 6
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.704
--------------------------------------
End-of-path arrival time       : 3.618

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.119

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:19, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.914             554        (126,34)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|Q ff              0.113             0.113               3        (126,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]      net             0.177             0.290               3        (126,34)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__68394|in[1]                                                                                                    lut             0.055             0.345               3        (126,39)
LUT__68394|out                                                                                                      lut             0.000             0.345               2        (126,39)
n45320                                                                                                              net             0.095             0.440               2        (126,39)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68395|in[2]                                                                                                    lut             0.054             0.494               2        (125,39)
LUT__68395|out                                                                                                      lut             0.000             0.494               2        (125,39)
n45321                                                                                                              net             0.085             0.579               2        (125,39)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68398|in[0]                                                                                                    lut             0.054             0.633               2        (125,38)
LUT__68398|out                                                                                                      lut             0.000             0.633               3        (125,38)
n45324                                                                                                              net             0.152             0.785               3        (125,38)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__68399|in[0]                                                                                                    lut             0.054             0.839               3        (128,33)
LUT__68399|out                                                                                                      lut             0.000             0.839              20        (128,33)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                     net             0.166             1.005              20        (128,33)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__68405|in[0]                                                                                                    lut             0.054             1.059              20        (127,32)
LUT__68405|out                                                                                                      lut             0.000             1.059               9        (127,32)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[3]                 net             0.617             1.676               9        (127,32)
   Routing elements:
      Manhattan distance of X:29, Y:10
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RADDR[2]       ram_8192x20     0.028             1.704               9        (156,22)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
twd_clk                                                                                                   inpad           0.000             0.000               0        (107,0) 
twd_clk                                                                                                   inpad           0.110             0.110             554        (107,0) 
twd_clk                                                                                                   net             1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:49, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RCLK ram_8192x20     0.000             1.914             554        (156,22)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RCLK             
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i126_2|D
Launch Clock  : twd_clk (RISE)                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                        
Slack         : 0.505 (required time - arrival time)                                                                                  
Delay         : 0.509                                                                                                                 

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 1.700
--------------------------------------
End-of-path arrival time       : 3.614

Constraint                     : 2.315
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.119

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
twd_clk                                                                                                   inpad           0.000             0.000               0        (107,0) 
twd_clk                                                                                                   inpad           0.110             0.110             554        (107,0) 
twd_clk                                                                                                   net             1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:40, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RCLK ram_8192x20     0.000             1.914             554        (147,22)

Data Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$g1|RDATA[1]          ram_8192x20     1.188             1.188              2         (147,22)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_wr_fifo_rd_data[125]              net             0.509             1.697              2         (147,22)
   Routing elements:
      Manhattan distance of X:18, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i126_2|D srl8            0.003             1.700              2         (129,29)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
twd_clk                                                                                                                     inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                     inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                     net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:22, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i126_2|CLK    srl8         0.000             1.914             554        (129,29)

################################################################################
Path Detail Report (twd_clk vs clk_96m)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : -0.726 (required time - arrival time)                                                                                              
Delay         : 0.837                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.953
--------------------------------------
End-of-path arrival time       : 2.867

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.250
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.141

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:20, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.914             554        (127,37)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|Q                      ff         0.950             0.950              3         (127,37)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.953              3         (124,47)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                  net          2.140             2.250             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:124, Y:115
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             2.250             1625       (124,47)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : -0.550 (required time - arrival time)                                                                                              
Delay         : 0.661                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.777
--------------------------------------
End-of-path arrival time       : 2.691

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.250
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.141

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:18, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.914             554        (125,34)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|Q                      ff         0.774             0.774              3         (125,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.777              3         (122,34)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                  net          2.140             2.250             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:122, Y:128
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             2.250             1625       (122,34)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : -0.529 (required time - arrival time)                                                                                              
Delay         : 0.563                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.679
--------------------------------------
End-of-path arrival time       : 2.593

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.173
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.064

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:17, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.914             554        (124,34)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|Q                      ff         0.676             0.676              3         (124,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.679              3         (124,40)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                  net          2.063             2.173             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:124, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             2.173             1625       (124,40)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : -0.519 (required time - arrival time)                                                                                              
Delay         : 0.553                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.669
--------------------------------------
End-of-path arrival time       : 2.583

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.173
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.064

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
twd_clk                                                                                                              inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                              inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                              net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:17, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|CLK    ff           0.000             1.914             554        (124,35)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|Q                          ff         0.666             0.666              4         (124,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.669              4         (124,38)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                  net          2.063             2.173             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:124, Y:124
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             2.173             1625       (124,38)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : -0.494 (required time - arrival time)                                                                                              
Delay         : 0.528                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.644
--------------------------------------
End-of-path arrival time       : 2.558

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.173
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.064

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.914             554        (131,39)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|Q                      ff         0.641             0.641              3         (131,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.644              3         (126,44)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                  net          2.063             2.173             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:126, Y:118
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             2.173             1625       (126,44)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : -0.491 (required time - arrival time)                                                                                              
Delay         : 0.525                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.641
--------------------------------------
End-of-path arrival time       : 2.555

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.173
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.064

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:17, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.914             554        (124,32)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|Q                      ff         0.638             0.638              3         (124,32)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.641              3         (124,27)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                  net          2.063             2.173             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:124, Y:135
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             2.173             1625       (124,27)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : -0.490 (required time - arrival time)                                                                                              
Delay         : 0.524                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.914
+ Clock To Q + Data Path Delay : 0.640
--------------------------------------
End-of-path arrival time       : 2.554

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.173
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.064

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:19, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.914             554        (126,34)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|Q                      ff         0.637             0.637              3         (126,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.640              3         (126,42)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                  net          2.063             2.173             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:126, Y:120
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             2.173             1625       (126,42)

################################################################################
Path Detail Report (clk_pixel_2x vs clk_pixel_2x)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/r_lcd_rgb[20]~FF|CLK   
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 1.892 (required time - arrival time)
Delay         : 4.549                               

Logic Level             : 15
Non-global nets on path : 15
Global nets on path     :  0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.665
--------------------------------------
End-of-path arrival time       : 6.452

Constraint                     : 6.667
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.344

Launch Clock Path
              name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================
clk_pixel_2x                         inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                         inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                         net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:168, Y:86
u_lcd_driver/r_lcd_rgb[20]~FF|CLK    ff           0.000             1.787             315       (51,250) 

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
u_lcd_driver/r_lcd_rgb[20]~FF|Q       ff           0.113             0.113               5        (51,250)
u_lcd_driver/r_lcd_rgb[20]            net          0.424             0.537               5        (51,250)
   Routing elements:
      Manhattan distance of X:6, Y:1
LUT__74145|in[3]                      lut          0.055             0.592               5        (45,251)
LUT__74145|out                        lut          0.000             0.592               8        (45,251)
n48450                                net          0.243             0.835               8        (45,251)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__74148|in[0]                      lut          0.055             0.890               8        (42,246)
LUT__74148|out                        lut          0.000             0.890               4        (42,246)
n48453                                net          0.242             1.132               4        (42,246)
   Routing elements:
      Manhattan distance of X:3, Y:3
LUT__74156|in[0]                      lut          0.055             1.187               4        (45,243)
LUT__74156|out                        lut          0.000             1.187               9        (45,243)
n48461                                net          0.391             1.578               9        (45,243)
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__74158|in[0]                      lut          0.055             1.633               9        (42,244)
LUT__74158|out                        lut          0.000             1.633               2        (42,244)
n48463                                net          0.263             1.896               2        (42,244)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__74162|in[0]                      lut          0.054             1.950               2        (37,248)
LUT__74162|out                        lut          0.000             1.950               2        (37,248)
n48467                                net          0.095             2.045               2        (37,248)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__74165|in[2]                      lut          0.054             2.099               2        (37,243)
LUT__74165|out                        lut          0.000             2.099              10        (37,243)
n48470                                net          0.442             2.541              10        (37,243)
   Routing elements:
      Manhattan distance of X:2, Y:7
LUT__74191|in[2]                      lut          0.054             2.595              10        (35,236)
LUT__74191|out                        lut          0.000             2.595               6        (35,236)
n34950                                net          0.224             2.819               6        (35,236)
   Routing elements:
      Manhattan distance of X:4, Y:4
LUT__74192|in[1]                      lut          0.054             2.873               6        (31,240)
LUT__74192|out                        lut          0.000             2.873               3        (31,240)
n34940                                net          0.383             3.256               3        (31,240)
   Routing elements:
      Manhattan distance of X:1, Y:0
u_rgb2dvi/enc_2/sub_50/add_2/i3|I1    adder        0.055             3.311               3        (30,240)
u_rgb2dvi/enc_2/sub_50/add_2/i3|O     adder        0.000             3.311               4        (30,240)
n13682                                net          0.325             3.636               4        (30,240)
   Routing elements:
      Manhattan distance of X:3, Y:4
u_rgb2dvi/enc_2/sub_79/add_2/i3|I0    adder        0.020             3.656               4        (27,244)
u_rgb2dvi/enc_2/sub_79/add_2/i3|CO    adder        0.000             3.656               2        (27,244)
n13664                                net          0.000             3.656               2        (27,244)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/sub_79/add_2/i4|CI    adder        0.084             3.740               2        (27,245)
u_rgb2dvi/enc_2/sub_79/add_2/i4|O     adder        0.000             3.740               2        (27,245)
n13661                                net          0.225             3.965               2        (27,245)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__74218|in[2]                      lut          0.055             4.020               2        (27,240)
LUT__74218|out                        lut          0.000             4.020               2        (27,240)
n48514                                net          0.254             4.274               2        (27,240)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__74223|in[2]                      lut          0.054             4.328               2        (29,245)
LUT__74223|out                        lut          0.000             4.328               2        (29,245)
n34959                                net          0.200             4.528               2        (29,245)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_2/add_105/i4|I1         adder        0.050             4.578               2        (32,245)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             4.578               2        (32,245)
n13688                                net          0.000             4.578               2        (32,245)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             4.662               2        (32,246)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             4.662               2        (32,246)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             4.665               2        (32,246)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel_2x                     inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                     inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                     net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:187, Y:82
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.787             315       (32,246) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/r_lcd_rgb[20]~FF|CLK   
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 1.898 (required time - arrival time)
Delay         : 4.543                               

Logic Level             : 15
Non-global nets on path : 15
Global nets on path     :  0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.659
--------------------------------------
End-of-path arrival time       : 6.446

Constraint                     : 6.667
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.344

Launch Clock Path
              name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================
clk_pixel_2x                         inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                         inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                         net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:168, Y:86
u_lcd_driver/r_lcd_rgb[20]~FF|CLK    ff           0.000             1.787             315       (51,250) 

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
u_lcd_driver/r_lcd_rgb[20]~FF|Q       ff           0.113             0.113               5        (51,250)
u_lcd_driver/r_lcd_rgb[20]            net          0.424             0.537               5        (51,250)
   Routing elements:
      Manhattan distance of X:6, Y:1
LUT__74145|in[3]                      lut          0.055             0.592               5        (45,251)
LUT__74145|out                        lut          0.000             0.592               8        (45,251)
n48450                                net          0.243             0.835               8        (45,251)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__74148|in[0]                      lut          0.055             0.890               8        (42,246)
LUT__74148|out                        lut          0.000             0.890               4        (42,246)
n48453                                net          0.242             1.132               4        (42,246)
   Routing elements:
      Manhattan distance of X:3, Y:3
LUT__74156|in[0]                      lut          0.055             1.187               4        (45,243)
LUT__74156|out                        lut          0.000             1.187               9        (45,243)
n48461                                net          0.391             1.578               9        (45,243)
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__74158|in[0]                      lut          0.055             1.633               9        (42,244)
LUT__74158|out                        lut          0.000             1.633               2        (42,244)
n48463                                net          0.263             1.896               2        (42,244)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__74162|in[0]                      lut          0.054             1.950               2        (37,248)
LUT__74162|out                        lut          0.000             1.950               2        (37,248)
n48467                                net          0.095             2.045               2        (37,248)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__74165|in[2]                      lut          0.054             2.099               2        (37,243)
LUT__74165|out                        lut          0.000             2.099              10        (37,243)
n48470                                net          0.442             2.541              10        (37,243)
   Routing elements:
      Manhattan distance of X:2, Y:7
LUT__74191|in[2]                      lut          0.054             2.595              10        (35,236)
LUT__74191|out                        lut          0.000             2.595               6        (35,236)
n34950                                net          0.224             2.819               6        (35,236)
   Routing elements:
      Manhattan distance of X:4, Y:4
LUT__74192|in[1]                      lut          0.054             2.873               6        (31,240)
LUT__74192|out                        lut          0.000             2.873               3        (31,240)
n34940                                net          0.383             3.256               3        (31,240)
   Routing elements:
      Manhattan distance of X:1, Y:0
u_rgb2dvi/enc_2/sub_50/add_2/i3|I1    adder        0.048             3.304               3        (30,240)
u_rgb2dvi/enc_2/sub_50/add_2/i3|CO    adder        0.000             3.304               2        (30,240)
n13683                                net          0.000             3.304               2        (30,240)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/sub_50/add_2/i4|CI    adder        0.084             3.388               2        (30,241)
u_rgb2dvi/enc_2/sub_50/add_2/i4|O     adder        0.000             3.388               4        (30,241)
n13680                                net          0.291             3.679               4        (30,241)
   Routing elements:
      Manhattan distance of X:3, Y:4
u_rgb2dvi/enc_2/sub_79/add_2/i4|I0    adder        0.055             3.734               4        (27,245)
u_rgb2dvi/enc_2/sub_79/add_2/i4|O     adder        0.000             3.734               2        (27,245)
n13661                                net          0.225             3.959               2        (27,245)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__74218|in[2]                      lut          0.055             4.014               2        (27,240)
LUT__74218|out                        lut          0.000             4.014               2        (27,240)
n48514                                net          0.254             4.268               2        (27,240)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__74223|in[2]                      lut          0.054             4.322               2        (29,245)
LUT__74223|out                        lut          0.000             4.322               2        (29,245)
n34959                                net          0.200             4.522               2        (29,245)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_2/add_105/i4|I1         adder        0.050             4.572               2        (32,245)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             4.572               2        (32,245)
n13688                                net          0.000             4.572               2        (32,245)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             4.656               2        (32,246)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             4.656               2        (32,246)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             4.659               2        (32,246)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel_2x                     inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                     inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                     net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:187, Y:82
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.787             315       (32,246) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/r_lcd_rgb[16]~FF|CLK   
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 1.899 (required time - arrival time)
Delay         : 4.487                               

Logic Level             : 15
Non-global nets on path : 15
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 4.608
--------------------------------------
End-of-path arrival time       : 6.445

Constraint                     : 6.667
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.344

Launch Clock Path
              name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================
clk_pixel_2x                         inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                         inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                         net          1.727             1.837             315       (219,164)
   Routing elements:
      Manhattan distance of X:179, Y:94
u_lcd_driver/r_lcd_rgb[16]~FF|CLK    ff           0.000             1.837             315       (40,258) 

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
u_lcd_driver/r_lcd_rgb[16]~FF|Q       ff           0.118             0.118              11        (40,258)
u_lcd_driver/r_lcd_rgb[16]            net          0.362             0.480              11        (40,258)
   Routing elements:
      Manhattan distance of X:5, Y:7
LUT__74145|in[0]                      lut          0.055             0.535              11        (45,251)
LUT__74145|out                        lut          0.000             0.535               8        (45,251)
n48450                                net          0.243             0.778               8        (45,251)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__74148|in[0]                      lut          0.055             0.833               8        (42,246)
LUT__74148|out                        lut          0.000             0.833               4        (42,246)
n48453                                net          0.242             1.075               4        (42,246)
   Routing elements:
      Manhattan distance of X:3, Y:3
LUT__74156|in[0]                      lut          0.055             1.130               4        (45,243)
LUT__74156|out                        lut          0.000             1.130               9        (45,243)
n48461                                net          0.391             1.521               9        (45,243)
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__74158|in[0]                      lut          0.055             1.576               9        (42,244)
LUT__74158|out                        lut          0.000             1.576               2        (42,244)
n48463                                net          0.263             1.839               2        (42,244)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__74162|in[0]                      lut          0.054             1.893               2        (37,248)
LUT__74162|out                        lut          0.000             1.893               2        (37,248)
n48467                                net          0.095             1.988               2        (37,248)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__74165|in[2]                      lut          0.054             2.042               2        (37,243)
LUT__74165|out                        lut          0.000             2.042              10        (37,243)
n48470                                net          0.442             2.484              10        (37,243)
   Routing elements:
      Manhattan distance of X:2, Y:7
LUT__74191|in[2]                      lut          0.054             2.538              10        (35,236)
LUT__74191|out                        lut          0.000             2.538               6        (35,236)
n34950                                net          0.224             2.762               6        (35,236)
   Routing elements:
      Manhattan distance of X:4, Y:4
LUT__74192|in[1]                      lut          0.054             2.816               6        (31,240)
LUT__74192|out                        lut          0.000             2.816               3        (31,240)
n34940                                net          0.383             3.199               3        (31,240)
   Routing elements:
      Manhattan distance of X:1, Y:0
u_rgb2dvi/enc_2/sub_50/add_2/i3|I1    adder        0.055             3.254               3        (30,240)
u_rgb2dvi/enc_2/sub_50/add_2/i3|O     adder        0.000             3.254               4        (30,240)
n13682                                net          0.325             3.579               4        (30,240)
   Routing elements:
      Manhattan distance of X:3, Y:4
u_rgb2dvi/enc_2/sub_79/add_2/i3|I0    adder        0.020             3.599               4        (27,244)
u_rgb2dvi/enc_2/sub_79/add_2/i3|CO    adder        0.000             3.599               2        (27,244)
n13664                                net          0.000             3.599               2        (27,244)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/sub_79/add_2/i4|CI    adder        0.084             3.683               2        (27,245)
u_rgb2dvi/enc_2/sub_79/add_2/i4|O     adder        0.000             3.683               2        (27,245)
n13661                                net          0.225             3.908               2        (27,245)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__74218|in[2]                      lut          0.055             3.963               2        (27,240)
LUT__74218|out                        lut          0.000             3.963               2        (27,240)
n48514                                net          0.254             4.217               2        (27,240)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__74223|in[2]                      lut          0.054             4.271               2        (29,245)
LUT__74223|out                        lut          0.000             4.271               2        (29,245)
n34959                                net          0.200             4.471               2        (29,245)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_2/add_105/i4|I1         adder        0.050             4.521               2        (32,245)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             4.521               2        (32,245)
n13688                                net          0.000             4.521               2        (32,245)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             4.605               2        (32,246)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             4.605               2        (32,246)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             4.608               2        (32,246)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel_2x                     inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                     inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                     net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:187, Y:82
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.787             315       (32,246) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/r_lcd_rgb[16]~FF|CLK   
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 1.905 (required time - arrival time)
Delay         : 4.481                               

Logic Level             : 15
Non-global nets on path : 15
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 4.602
--------------------------------------
End-of-path arrival time       : 6.439

Constraint                     : 6.667
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.344

Launch Clock Path
              name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================
clk_pixel_2x                         inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                         inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                         net          1.727             1.837             315       (219,164)
   Routing elements:
      Manhattan distance of X:179, Y:94
u_lcd_driver/r_lcd_rgb[16]~FF|CLK    ff           0.000             1.837             315       (40,258) 

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
u_lcd_driver/r_lcd_rgb[16]~FF|Q       ff           0.118             0.118              11        (40,258)
u_lcd_driver/r_lcd_rgb[16]            net          0.362             0.480              11        (40,258)
   Routing elements:
      Manhattan distance of X:5, Y:7
LUT__74145|in[0]                      lut          0.055             0.535              11        (45,251)
LUT__74145|out                        lut          0.000             0.535               8        (45,251)
n48450                                net          0.243             0.778               8        (45,251)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__74148|in[0]                      lut          0.055             0.833               8        (42,246)
LUT__74148|out                        lut          0.000             0.833               4        (42,246)
n48453                                net          0.242             1.075               4        (42,246)
   Routing elements:
      Manhattan distance of X:3, Y:3
LUT__74156|in[0]                      lut          0.055             1.130               4        (45,243)
LUT__74156|out                        lut          0.000             1.130               9        (45,243)
n48461                                net          0.391             1.521               9        (45,243)
   Routing elements:
      Manhattan distance of X:3, Y:1
LUT__74158|in[0]                      lut          0.055             1.576               9        (42,244)
LUT__74158|out                        lut          0.000             1.576               2        (42,244)
n48463                                net          0.263             1.839               2        (42,244)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__74162|in[0]                      lut          0.054             1.893               2        (37,248)
LUT__74162|out                        lut          0.000             1.893               2        (37,248)
n48467                                net          0.095             1.988               2        (37,248)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__74165|in[2]                      lut          0.054             2.042               2        (37,243)
LUT__74165|out                        lut          0.000             2.042              10        (37,243)
n48470                                net          0.442             2.484              10        (37,243)
   Routing elements:
      Manhattan distance of X:2, Y:7
LUT__74191|in[2]                      lut          0.054             2.538              10        (35,236)
LUT__74191|out                        lut          0.000             2.538               6        (35,236)
n34950                                net          0.224             2.762               6        (35,236)
   Routing elements:
      Manhattan distance of X:4, Y:4
LUT__74192|in[1]                      lut          0.054             2.816               6        (31,240)
LUT__74192|out                        lut          0.000             2.816               3        (31,240)
n34940                                net          0.383             3.199               3        (31,240)
   Routing elements:
      Manhattan distance of X:1, Y:0
u_rgb2dvi/enc_2/sub_50/add_2/i3|I1    adder        0.048             3.247               3        (30,240)
u_rgb2dvi/enc_2/sub_50/add_2/i3|CO    adder        0.000             3.247               2        (30,240)
n13683                                net          0.000             3.247               2        (30,240)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/sub_50/add_2/i4|CI    adder        0.084             3.331               2        (30,241)
u_rgb2dvi/enc_2/sub_50/add_2/i4|O     adder        0.000             3.331               4        (30,241)
n13680                                net          0.291             3.622               4        (30,241)
   Routing elements:
      Manhattan distance of X:3, Y:4
u_rgb2dvi/enc_2/sub_79/add_2/i4|I0    adder        0.055             3.677               4        (27,245)
u_rgb2dvi/enc_2/sub_79/add_2/i4|O     adder        0.000             3.677               2        (27,245)
n13661                                net          0.225             3.902               2        (27,245)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__74218|in[2]                      lut          0.055             3.957               2        (27,240)
LUT__74218|out                        lut          0.000             3.957               2        (27,240)
n48514                                net          0.254             4.211               2        (27,240)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__74223|in[2]                      lut          0.054             4.265               2        (29,245)
LUT__74223|out                        lut          0.000             4.265               2        (29,245)
n34959                                net          0.200             4.465               2        (29,245)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_2/add_105/i4|I1         adder        0.050             4.515               2        (32,245)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             4.515               2        (32,245)
n13688                                net          0.000             4.515               2        (32,245)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             4.599               2        (32,246)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             4.599               2        (32,246)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             4.602               2        (32,246)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel_2x                     inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                     inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                     net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:187, Y:82
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.787             315       (32,246) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/r_lcd_rgb[1]~FF|CLK    
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 1.935 (required time - arrival time)
Delay         : 4.506                               

Logic Level             : 13
Non-global nets on path : 13
Global nets on path     :  0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.622
--------------------------------------
End-of-path arrival time       : 6.409

Constraint                     : 6.667
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.344

Launch Clock Path
              name                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================
clk_pixel_2x                        inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                        inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                        net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:144, Y:157
u_lcd_driver/r_lcd_rgb[1]~FF|CLK    ff           0.000             1.787             315       (75,321) 

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
u_lcd_driver/r_lcd_rgb[1]~FF|Q        ff           0.113             0.113              8        (75,321) 
u_lcd_driver/r_lcd_rgb[1]             net          0.673             0.786              8        (75,321) 
   Routing elements:
      Manhattan distance of X:38, Y:49
LUT__74315|in[1]                      lut          0.054             0.840              8        (113,272)
LUT__74315|out                        lut          0.000             0.840              7        (113,272)
n48584                                net          0.445             1.285              7        (113,272)
   Routing elements:
      Manhattan distance of X:2, Y:18
LUT__74326|in[0]                      lut          0.054             1.339              7        (115,254)
LUT__74326|out                        lut          0.000             1.339              8        (115,254)
n48595                                net          0.345             1.684              8        (115,254)
   Routing elements:
      Manhattan distance of X:1, Y:7
LUT__74327|in[0]                      lut          0.055             1.739              8        (114,261)
LUT__74327|out                        lut          0.000             1.739              2        (114,261)
n48596                                net          0.186             1.925              2        (114,261)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__74328|in[2]                      lut          0.055             1.980              2        (114,260)
LUT__74328|out                        lut          0.000             1.980              4        (114,260)
n48597                                net          0.305             2.285              4        (114,260)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__74345|in[2]                      lut          0.054             2.339              4        (112,258)
LUT__74345|out                        lut          0.000             2.339              4        (112,258)
n48613                                net          0.196             2.535              4        (112,258)
   Routing elements:
      Manhattan distance of X:5, Y:5
LUT__74348|in[1]                      lut          0.054             2.589              4        (107,253)
LUT__74348|out                        lut          0.000             2.589              3        (107,253)
n48615                                net          0.186             2.775              3        (107,253)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__74349|in[3]                      lut          0.055             2.830              3        (108,253)
LUT__74349|out                        lut          0.000             2.830              7        (108,253)
n48616                                net          0.304             3.134              7        (108,253)
   Routing elements:
      Manhattan distance of X:4, Y:6
LUT__74352|in[1]                      lut          0.054             3.188              7        (104,259)
LUT__74352|out                        lut          0.000             3.188              3        (104,259)
n35376                                net          0.286             3.474              3        (104,259)
   Routing elements:
      Manhattan distance of X:1, Y:0
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.050             3.524              3        (103,259)
u_rgb2dvi/enc_0/sub_50/add_2/i3|CO    adder        0.000             3.524              2        (103,259)
n14141                                net          0.000             3.524              2        (103,259)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i4|CI    adder        0.084             3.608              2        (103,260)
u_rgb2dvi/enc_0/sub_50/add_2/i4|O     adder        0.000             3.608              3        (103,260)
n14138                                net          0.518             4.126              3        (103,260)
   Routing elements:
      Manhattan distance of X:2, Y:6
CutToMuxOpt_6/Lut_1|in[1]             lut          0.055             4.181              3        (105,266)
CutToMuxOpt_6/Lut_1|out               lut          0.000             4.181              2        (105,266)
n35384                                net          0.304             4.485              2        (105,266)
   Routing elements:
      Manhattan distance of X:4, Y:10
u_rgb2dvi/enc_0/add_105/i4|I1         adder        0.050             4.535              2        (109,256)
u_rgb2dvi/enc_0/add_105/i4|CO         adder        0.000             4.535              2        (109,256)
n14146                                net          0.000             4.535              2        (109,256)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/add_105/i5|CI         adder        0.084             4.619              2        (109,257)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             4.619              2        (109,257)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             4.622              2        (109,257)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel_2x                     inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                     inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                     net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:110, Y:93
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.787             315       (109,257)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/r_lcd_rgb[1]~FF|CLK    
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 1.941 (required time - arrival time)
Delay         : 4.500                               

Logic Level             : 13
Non-global nets on path : 13
Global nets on path     :  0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.616
--------------------------------------
End-of-path arrival time       : 6.403

Constraint                     : 6.667
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.344

Launch Clock Path
              name                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================
clk_pixel_2x                        inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                        inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                        net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:144, Y:157
u_lcd_driver/r_lcd_rgb[1]~FF|CLK    ff           0.000             1.787             315       (75,321) 

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
u_lcd_driver/r_lcd_rgb[1]~FF|Q        ff           0.113             0.113              8        (75,321) 
u_lcd_driver/r_lcd_rgb[1]             net          0.673             0.786              8        (75,321) 
   Routing elements:
      Manhattan distance of X:38, Y:49
LUT__74315|in[1]                      lut          0.054             0.840              8        (113,272)
LUT__74315|out                        lut          0.000             0.840              7        (113,272)
n48584                                net          0.445             1.285              7        (113,272)
   Routing elements:
      Manhattan distance of X:2, Y:18
LUT__74326|in[0]                      lut          0.054             1.339              7        (115,254)
LUT__74326|out                        lut          0.000             1.339              8        (115,254)
n48595                                net          0.345             1.684              8        (115,254)
   Routing elements:
      Manhattan distance of X:1, Y:7
LUT__74327|in[0]                      lut          0.055             1.739              8        (114,261)
LUT__74327|out                        lut          0.000             1.739              2        (114,261)
n48596                                net          0.186             1.925              2        (114,261)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__74328|in[2]                      lut          0.055             1.980              2        (114,260)
LUT__74328|out                        lut          0.000             1.980              4        (114,260)
n48597                                net          0.329             2.309              4        (114,260)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__74341|in[0]                      lut          0.055             2.364              4        (111,258)
LUT__74341|out                        lut          0.000             2.364              5        (111,258)
n48609                                net          0.165             2.529              5        (111,258)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__74348|in[0]                      lut          0.054             2.583              5        (107,253)
LUT__74348|out                        lut          0.000             2.583              3        (107,253)
n48615                                net          0.186             2.769              3        (107,253)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__74349|in[3]                      lut          0.055             2.824              3        (108,253)
LUT__74349|out                        lut          0.000             2.824              7        (108,253)
n48616                                net          0.304             3.128              7        (108,253)
   Routing elements:
      Manhattan distance of X:4, Y:6
LUT__74352|in[1]                      lut          0.054             3.182              7        (104,259)
LUT__74352|out                        lut          0.000             3.182              3        (104,259)
n35376                                net          0.286             3.468              3        (104,259)
   Routing elements:
      Manhattan distance of X:1, Y:0
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.050             3.518              3        (103,259)
u_rgb2dvi/enc_0/sub_50/add_2/i3|CO    adder        0.000             3.518              2        (103,259)
n14141                                net          0.000             3.518              2        (103,259)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i4|CI    adder        0.084             3.602              2        (103,260)
u_rgb2dvi/enc_0/sub_50/add_2/i4|O     adder        0.000             3.602              3        (103,260)
n14138                                net          0.518             4.120              3        (103,260)
   Routing elements:
      Manhattan distance of X:2, Y:6
CutToMuxOpt_6/Lut_1|in[1]             lut          0.055             4.175              3        (105,266)
CutToMuxOpt_6/Lut_1|out               lut          0.000             4.175              2        (105,266)
n35384                                net          0.304             4.479              2        (105,266)
   Routing elements:
      Manhattan distance of X:4, Y:10
u_rgb2dvi/enc_0/add_105/i4|I1         adder        0.050             4.529              2        (109,256)
u_rgb2dvi/enc_0/add_105/i4|CO         adder        0.000             4.529              2        (109,256)
n14146                                net          0.000             4.529              2        (109,256)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/add_105/i5|CI         adder        0.084             4.613              2        (109,257)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             4.613              2        (109,257)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             4.616              2        (109,257)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel_2x                     inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                     inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                     net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:110, Y:93
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.787             315       (109,257)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/r_lcd_rgb[1]~FF|CLK    
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 1.953 (required time - arrival time)
Delay         : 4.488                               

Logic Level             : 14
Non-global nets on path : 14
Global nets on path     :  0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.604
--------------------------------------
End-of-path arrival time       : 6.391

Constraint                     : 6.667
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.344

Launch Clock Path
              name                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================
clk_pixel_2x                        inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                        inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                        net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:144, Y:157
u_lcd_driver/r_lcd_rgb[1]~FF|CLK    ff           0.000             1.787             315       (75,321) 

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
u_lcd_driver/r_lcd_rgb[1]~FF|Q        ff           0.113             0.113              8        (75,321) 
u_lcd_driver/r_lcd_rgb[1]             net          0.673             0.786              8        (75,321) 
   Routing elements:
      Manhattan distance of X:38, Y:49
LUT__74315|in[1]                      lut          0.054             0.840              8        (113,272)
LUT__74315|out                        lut          0.000             0.840              7        (113,272)
n48584                                net          0.445             1.285              7        (113,272)
   Routing elements:
      Manhattan distance of X:2, Y:18
LUT__74326|in[0]                      lut          0.054             1.339              7        (115,254)
LUT__74326|out                        lut          0.000             1.339              8        (115,254)
n48595                                net          0.345             1.684              8        (115,254)
   Routing elements:
      Manhattan distance of X:1, Y:7
LUT__74327|in[0]                      lut          0.055             1.739              8        (114,261)
LUT__74327|out                        lut          0.000             1.739              2        (114,261)
n48596                                net          0.186             1.925              2        (114,261)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__74328|in[2]                      lut          0.055             1.980              2        (114,260)
LUT__74328|out                        lut          0.000             1.980              4        (114,260)
n48597                                net          0.305             2.285              4        (114,260)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__74345|in[2]                      lut          0.054             2.339              4        (112,258)
LUT__74345|out                        lut          0.000             2.339              4        (112,258)
n48613                                net          0.196             2.535              4        (112,258)
   Routing elements:
      Manhattan distance of X:5, Y:5
LUT__74348|in[1]                      lut          0.054             2.589              4        (107,253)
LUT__74348|out                        lut          0.000             2.589              3        (107,253)
n48615                                net          0.186             2.775              3        (107,253)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__74349|in[3]                      lut          0.055             2.830              3        (108,253)
LUT__74349|out                        lut          0.000             2.830              7        (108,253)
n48616                                net          0.304             3.134              7        (108,253)
   Routing elements:
      Manhattan distance of X:4, Y:6
LUT__74352|in[1]                      lut          0.054             3.188              7        (104,259)
LUT__74352|out                        lut          0.000             3.188              3        (104,259)
n35376                                net          0.286             3.474              3        (104,259)
   Routing elements:
      Manhattan distance of X:1, Y:0
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.050             3.524              3        (103,259)
u_rgb2dvi/enc_0/sub_50/add_2/i3|CO    adder        0.000             3.524              2        (103,259)
n14141                                net          0.000             3.524              2        (103,259)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i4|CI    adder        0.084             3.608              2        (103,260)
u_rgb2dvi/enc_0/sub_50/add_2/i4|O     adder        0.000             3.608              3        (103,260)
n14138                                net          0.342             3.950              3        (103,260)
   Routing elements:
      Manhattan distance of X:4, Y:6
u_rgb2dvi/enc_0/sub_79/add_2/i4|I0    adder        0.054             4.004              3        (107,266)
u_rgb2dvi/enc_0/sub_79/add_2/i4|O     adder        0.000             4.004              2        (107,266)
n14036                                net          0.104             4.108              2        (107,266)
   Routing elements:
      Manhattan distance of X:2, Y:0
CutToMuxOpt_6/Lut_1|in[0]             lut          0.055             4.163              2        (105,266)
CutToMuxOpt_6/Lut_1|out               lut          0.000             4.163              2        (105,266)
n35384                                net          0.304             4.467              2        (105,266)
   Routing elements:
      Manhattan distance of X:4, Y:10
u_rgb2dvi/enc_0/add_105/i4|I1         adder        0.050             4.517              2        (109,256)
u_rgb2dvi/enc_0/add_105/i4|CO         adder        0.000             4.517              2        (109,256)
n14146                                net          0.000             4.517              2        (109,256)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/add_105/i5|CI         adder        0.084             4.601              2        (109,257)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             4.601              2        (109,257)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             4.604              2        (109,257)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel_2x                     inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                     inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                     net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:110, Y:93
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.787             315       (109,257)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/r_lcd_rgb[1]~FF|CLK    
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 1.959 (required time - arrival time)
Delay         : 4.482                               

Logic Level             : 14
Non-global nets on path : 14
Global nets on path     :  0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.598
--------------------------------------
End-of-path arrival time       : 6.385

Constraint                     : 6.667
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.344

Launch Clock Path
              name                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================
clk_pixel_2x                        inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                        inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                        net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:144, Y:157
u_lcd_driver/r_lcd_rgb[1]~FF|CLK    ff           0.000             1.787             315       (75,321) 

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
u_lcd_driver/r_lcd_rgb[1]~FF|Q        ff           0.113             0.113              8        (75,321) 
u_lcd_driver/r_lcd_rgb[1]             net          0.673             0.786              8        (75,321) 
   Routing elements:
      Manhattan distance of X:38, Y:49
LUT__74315|in[1]                      lut          0.054             0.840              8        (113,272)
LUT__74315|out                        lut          0.000             0.840              7        (113,272)
n48584                                net          0.445             1.285              7        (113,272)
   Routing elements:
      Manhattan distance of X:2, Y:18
LUT__74326|in[0]                      lut          0.054             1.339              7        (115,254)
LUT__74326|out                        lut          0.000             1.339              8        (115,254)
n48595                                net          0.345             1.684              8        (115,254)
   Routing elements:
      Manhattan distance of X:1, Y:7
LUT__74327|in[0]                      lut          0.055             1.739              8        (114,261)
LUT__74327|out                        lut          0.000             1.739              2        (114,261)
n48596                                net          0.186             1.925              2        (114,261)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__74328|in[2]                      lut          0.055             1.980              2        (114,260)
LUT__74328|out                        lut          0.000             1.980              4        (114,260)
n48597                                net          0.329             2.309              4        (114,260)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__74341|in[0]                      lut          0.055             2.364              4        (111,258)
LUT__74341|out                        lut          0.000             2.364              5        (111,258)
n48609                                net          0.165             2.529              5        (111,258)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__74348|in[0]                      lut          0.054             2.583              5        (107,253)
LUT__74348|out                        lut          0.000             2.583              3        (107,253)
n48615                                net          0.186             2.769              3        (107,253)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__74349|in[3]                      lut          0.055             2.824              3        (108,253)
LUT__74349|out                        lut          0.000             2.824              7        (108,253)
n48616                                net          0.304             3.128              7        (108,253)
   Routing elements:
      Manhattan distance of X:4, Y:6
LUT__74352|in[1]                      lut          0.054             3.182              7        (104,259)
LUT__74352|out                        lut          0.000             3.182              3        (104,259)
n35376                                net          0.286             3.468              3        (104,259)
   Routing elements:
      Manhattan distance of X:1, Y:0
u_rgb2dvi/enc_0/sub_50/add_2/i3|I1    adder        0.050             3.518              3        (103,259)
u_rgb2dvi/enc_0/sub_50/add_2/i3|CO    adder        0.000             3.518              2        (103,259)
n14141                                net          0.000             3.518              2        (103,259)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/sub_50/add_2/i4|CI    adder        0.084             3.602              2        (103,260)
u_rgb2dvi/enc_0/sub_50/add_2/i4|O     adder        0.000             3.602              3        (103,260)
n14138                                net          0.342             3.944              3        (103,260)
   Routing elements:
      Manhattan distance of X:4, Y:6
u_rgb2dvi/enc_0/sub_79/add_2/i4|I0    adder        0.054             3.998              3        (107,266)
u_rgb2dvi/enc_0/sub_79/add_2/i4|O     adder        0.000             3.998              2        (107,266)
n14036                                net          0.104             4.102              2        (107,266)
   Routing elements:
      Manhattan distance of X:2, Y:0
CutToMuxOpt_6/Lut_1|in[0]             lut          0.055             4.157              2        (105,266)
CutToMuxOpt_6/Lut_1|out               lut          0.000             4.157              2        (105,266)
n35384                                net          0.304             4.461              2        (105,266)
   Routing elements:
      Manhattan distance of X:4, Y:10
u_rgb2dvi/enc_0/add_105/i4|I1         adder        0.050             4.511              2        (109,256)
u_rgb2dvi/enc_0/add_105/i4|CO         adder        0.000             4.511              2        (109,256)
n14146                                net          0.000             4.511              2        (109,256)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/add_105/i5|CI         adder        0.084             4.595              2        (109,257)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             4.595              2        (109,257)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             4.598              2        (109,257)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel_2x                     inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                     inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                     net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:110, Y:93
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.787             315       (109,257)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/r_lcd_rgb[1]~FF|CLK    
Path End      : u_rgb2dvi/enc_0/acc[4]~FF|D         
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 1.959 (required time - arrival time)
Delay         : 4.482                               

Logic Level             : 14
Non-global nets on path : 14
Global nets on path     :  0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.598
--------------------------------------
End-of-path arrival time       : 6.385

Constraint                     : 6.667
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.344

Launch Clock Path
              name                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================
clk_pixel_2x                        inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                        inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                        net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:144, Y:157
u_lcd_driver/r_lcd_rgb[1]~FF|CLK    ff           0.000             1.787             315       (75,321) 

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
u_lcd_driver/r_lcd_rgb[1]~FF|Q        ff           0.113             0.113              8        (75,321) 
u_lcd_driver/r_lcd_rgb[1]             net          0.673             0.786              8        (75,321) 
   Routing elements:
      Manhattan distance of X:38, Y:49
LUT__74315|in[1]                      lut          0.054             0.840              8        (113,272)
LUT__74315|out                        lut          0.000             0.840              7        (113,272)
n48584                                net          0.445             1.285              7        (113,272)
   Routing elements:
      Manhattan distance of X:2, Y:18
LUT__74326|in[0]                      lut          0.054             1.339              7        (115,254)
LUT__74326|out                        lut          0.000             1.339              8        (115,254)
n48595                                net          0.345             1.684              8        (115,254)
   Routing elements:
      Manhattan distance of X:1, Y:7
LUT__74327|in[0]                      lut          0.055             1.739              8        (114,261)
LUT__74327|out                        lut          0.000             1.739              2        (114,261)
n48596                                net          0.186             1.925              2        (114,261)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__74328|in[2]                      lut          0.055             1.980              2        (114,260)
LUT__74328|out                        lut          0.000             1.980              4        (114,260)
n48597                                net          0.305             2.285              4        (114,260)
   Routing elements:
      Manhattan distance of X:2, Y:2
LUT__74345|in[2]                      lut          0.054             2.339              4        (112,258)
LUT__74345|out                        lut          0.000             2.339              4        (112,258)
n48613                                net          0.196             2.535              4        (112,258)
   Routing elements:
      Manhattan distance of X:5, Y:5
LUT__74348|in[1]                      lut          0.054             2.589              4        (107,253)
LUT__74348|out                        lut          0.000             2.589              3        (107,253)
n48615                                net          0.186             2.775              3        (107,253)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__74349|in[3]                      lut          0.055             2.830              3        (108,253)
LUT__74349|out                        lut          0.000             2.830              7        (108,253)
n48616                                net          0.329             3.159              7        (108,253)
   Routing elements:
      Manhattan distance of X:3, Y:7
LUT__74350|in[2]                      lut          0.055             3.214              7        (105,260)
LUT__74350|out                        lut          0.000             3.214              3        (105,260)
n35278                                net          0.188             3.402              3        (105,260)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_rgb2dvi/enc_0/sub_52/add_2/i4|I0    adder        0.054             3.456              3        (100,260)
u_rgb2dvi/enc_0/sub_52/add_2/i4|O     adder        0.000             3.456              3        (100,260)
n14047                                net          0.255             3.711              3        (100,260)
   Routing elements:
      Manhattan distance of X:5, Y:3
u_rgb2dvi/enc_0/add_75/i4|I0          adder        0.055             3.766              3        (105,263)
u_rgb2dvi/enc_0/add_75/i4|O           adder        0.000             3.766              2        (105,263)
n14152                                net          0.105             3.871              2        (105,263)
   Routing elements:
      Manhattan distance of X:0, Y:2
CutToMuxOpt_6/Lut_0|in[0]             lut          0.055             3.926              2        (105,265)
CutToMuxOpt_6/Lut_0|out               lut          0.000             3.926              2        (105,265)
CutToMuxOpt_6/n7                      net          0.176             4.102              2        (105,265)
   Routing elements:
      Manhattan distance of X:0, Y:1
CutToMuxOpt_6/Lut_1|in[3]             lut          0.055             4.157              2        (105,266)
CutToMuxOpt_6/Lut_1|out               lut          0.000             4.157              2        (105,266)
n35384                                net          0.304             4.461              2        (105,266)
   Routing elements:
      Manhattan distance of X:4, Y:10
u_rgb2dvi/enc_0/add_105/i4|I1         adder        0.050             4.511              2        (109,256)
u_rgb2dvi/enc_0/add_105/i4|CO         adder        0.000             4.511              2        (109,256)
n14146                                net          0.000             4.511              2        (109,256)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_0/add_105/i5|CI         adder        0.084             4.595              2        (109,257)
u_rgb2dvi/enc_0/add_105/i5|O          adder        0.000             4.595              2        (109,257)
u_rgb2dvi/enc_0/acc[4]~FF|D           ff           0.003             4.598              2        (109,257)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel_2x                     inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                     inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                     net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:110, Y:93
u_rgb2dvi/enc_0/acc[4]~FF|CLK    ff           0.000             1.787             315       (109,257)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/r_lcd_rgb[20]~FF|CLK   
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 1.964 (required time - arrival time)
Delay         : 4.477                               

Logic Level             : 15
Non-global nets on path : 15
Global nets on path     :  0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.593
--------------------------------------
End-of-path arrival time       : 6.380

Constraint                     : 6.667
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 8.344

Launch Clock Path
              name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================
clk_pixel_2x                         inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                         inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                         net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:168, Y:86
u_lcd_driver/r_lcd_rgb[20]~FF|CLK    ff           0.000             1.787             315       (51,250) 

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
u_lcd_driver/r_lcd_rgb[20]~FF|Q       ff           0.113             0.113               5        (51,250)
u_lcd_driver/r_lcd_rgb[20]            net          0.424             0.537               5        (51,250)
   Routing elements:
      Manhattan distance of X:6, Y:1
LUT__74145|in[3]                      lut          0.055             0.592               5        (45,251)
LUT__74145|out                        lut          0.000             0.592               8        (45,251)
n48450                                net          0.243             0.835               8        (45,251)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__74148|in[0]                      lut          0.055             0.890               8        (42,246)
LUT__74148|out                        lut          0.000             0.890               4        (42,246)
n48453                                net          0.295             1.185               4        (42,246)
   Routing elements:
      Manhattan distance of X:3, Y:4
LUT__74151|in[0]                      lut          0.055             1.240               4        (45,242)
LUT__74151|out                        lut          0.000             1.240               9        (45,242)
n48456                                net          0.266             1.506               9        (45,242)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__74158|in[1]                      lut          0.055             1.561               9        (42,244)
LUT__74158|out                        lut          0.000             1.561               2        (42,244)
n48463                                net          0.263             1.824               2        (42,244)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__74162|in[0]                      lut          0.054             1.878               2        (37,248)
LUT__74162|out                        lut          0.000             1.878               2        (37,248)
n48467                                net          0.095             1.973               2        (37,248)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__74165|in[2]                      lut          0.054             2.027               2        (37,243)
LUT__74165|out                        lut          0.000             2.027              10        (37,243)
n48470                                net          0.442             2.469              10        (37,243)
   Routing elements:
      Manhattan distance of X:2, Y:7
LUT__74191|in[2]                      lut          0.054             2.523              10        (35,236)
LUT__74191|out                        lut          0.000             2.523               6        (35,236)
n34950                                net          0.224             2.747               6        (35,236)
   Routing elements:
      Manhattan distance of X:4, Y:4
LUT__74192|in[1]                      lut          0.054             2.801               6        (31,240)
LUT__74192|out                        lut          0.000             2.801               3        (31,240)
n34940                                net          0.383             3.184               3        (31,240)
   Routing elements:
      Manhattan distance of X:1, Y:0
u_rgb2dvi/enc_2/sub_50/add_2/i3|I1    adder        0.055             3.239               3        (30,240)
u_rgb2dvi/enc_2/sub_50/add_2/i3|O     adder        0.000             3.239               4        (30,240)
n13682                                net          0.325             3.564               4        (30,240)
   Routing elements:
      Manhattan distance of X:3, Y:4
u_rgb2dvi/enc_2/sub_79/add_2/i3|I0    adder        0.020             3.584               4        (27,244)
u_rgb2dvi/enc_2/sub_79/add_2/i3|CO    adder        0.000             3.584               2        (27,244)
n13664                                net          0.000             3.584               2        (27,244)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/sub_79/add_2/i4|CI    adder        0.084             3.668               2        (27,245)
u_rgb2dvi/enc_2/sub_79/add_2/i4|O     adder        0.000             3.668               2        (27,245)
n13661                                net          0.225             3.893               2        (27,245)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__74218|in[2]                      lut          0.055             3.948               2        (27,240)
LUT__74218|out                        lut          0.000             3.948               2        (27,240)
n48514                                net          0.254             4.202               2        (27,240)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__74223|in[2]                      lut          0.054             4.256               2        (29,245)
LUT__74223|out                        lut          0.000             4.256               2        (29,245)
n34959                                net          0.200             4.456               2        (29,245)
   Routing elements:
      Manhattan distance of X:3, Y:0
u_rgb2dvi/enc_2/add_105/i4|I1         adder        0.050             4.506               2        (32,245)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             4.506               2        (32,245)
n13688                                net          0.000             4.506               2        (32,245)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             4.590               2        (32,246)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             4.590               2        (32,246)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             4.593               2        (32,246)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel_2x                     inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                     inpad        0.110             0.110             315       (219,164)
clk_pixel_2x                     net          1.677             1.787             315       (219,164)
   Routing elements:
      Manhattan distance of X:187, Y:82
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.787             315       (32,246) 

################################################################################
Path Detail Report (clk_96m vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_96m~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : clk_96m (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : -0.622 (required time - arrival time)                                                                                                                      
Delay         : 0.442                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.646
--------------------------------------
End-of-path arrival time       : 2.483

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.970
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.861

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_96m            inpad        0.000             0.000                0       (0,162) 
clk_96m            inpad        0.110             0.110             1625       (0,162) 
clk_96m            net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:125, Y:121
rstn_96m~FF|CLK    ff           0.000             1.837             1625       (125,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_96m~FF|Q                                                                                                                                                   ff          0.113             0.113             136        (125,41)
rstn_96m                                                                                                                                                        net         0.442             0.555             136        (125,41)
   Routing elements:
      Manhattan distance of X:0, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.091             0.646             136        (125,48)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                                        inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                                        net          1.860             1.970             741        (112,0) 
   Routing elements:
      Manhattan distance of X:13, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.970             741        (125,48)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_96m~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : clk_96m (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : -0.622 (required time - arrival time)                                                                                                                      
Delay         : 0.442                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.646
--------------------------------------
End-of-path arrival time       : 2.483

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.970
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.861

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_96m            inpad        0.000             0.000                0       (0,162) 
clk_96m            inpad        0.110             0.110             1625       (0,162) 
clk_96m            net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:125, Y:121
rstn_96m~FF|CLK    ff           0.000             1.837             1625       (125,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_96m~FF|Q                                                                                                                                                   ff          0.113             0.113             136        (125,41)
rstn_96m                                                                                                                                                        net         0.442             0.555             136        (125,41)
   Routing elements:
      Manhattan distance of X:0, Y:11
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.091             0.646             136        (125,52)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                                        inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                                        net          1.860             1.970             741        (112,0) 
   Routing elements:
      Manhattan distance of X:13, Y:52
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.970             741        (125,52)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_96m~FF|CLK                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|SR
Launch Clock  : clk_96m (RISE)                                                                                        
Capture Clock : core_clk (RISE)                                                                                       
Slack         : -0.622 (required time - arrival time)                                                                 
Delay         : 0.442                                                                                                 

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.646
--------------------------------------
End-of-path arrival time       : 2.483

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.970
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.861

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_96m            inpad        0.000             0.000                0       (0,162) 
clk_96m            inpad        0.110             0.110             1625       (0,162) 
clk_96m            net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:125, Y:121
rstn_96m~FF|CLK    ff           0.000             1.837             1625       (125,41)

Data Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
rstn_96m~FF|Q                                                                                              ff          0.113             0.113             136        (125,41)
rstn_96m                                                                                                   net         0.442             0.555             136        (125,41)
   Routing elements:
      Manhattan distance of X:0, Y:12
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|SR     ff          0.091             0.646             136        (125,53)

Capture Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                   inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                   net          1.860             1.970             741        (112,0) 
   Routing elements:
      Manhattan distance of X:13, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.970             741        (125,53)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_96m~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : clk_96m (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : -0.622 (required time - arrival time)                                                                                                                      
Delay         : 0.442                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.646
--------------------------------------
End-of-path arrival time       : 2.483

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.970
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.861

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_96m            inpad        0.000             0.000                0       (0,162) 
clk_96m            inpad        0.110             0.110             1625       (0,162) 
clk_96m            net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:125, Y:121
rstn_96m~FF|CLK    ff           0.000             1.837             1625       (125,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_96m~FF|Q                                                                                                                                                   ff          0.113             0.113             136        (125,41)
rstn_96m                                                                                                                                                        net         0.442             0.555             136        (125,41)
   Routing elements:
      Manhattan distance of X:0, Y:10
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.091             0.646             136        (125,51)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                                        inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                                        net          1.860             1.970             741        (112,0) 
   Routing elements:
      Manhattan distance of X:13, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.970             741        (125,51)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : -0.466 (required time - arrival time)                                                                                              
Delay         : 0.242                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 0.363
--------------------------------------
End-of-path arrival time       : 2.250

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.893
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.784

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_96m                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                    inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                    net          1.777             1.887             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:179, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.887             1625       (179,66)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[1]~FF|Q                    ff         0.360             0.360              3         (179,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.363              3         (176,61)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                 net          1.783             1.893             741        (112,0) 
   Routing elements:
      Manhattan distance of X:64, Y:61
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.893             741        (176,61)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : -0.456 (required time - arrival time)                                                                                               
Delay         : 0.287                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.403
--------------------------------------
End-of-path arrival time       : 2.240

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.893
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.784

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk_96m                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                   inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                   net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:190, Y:148
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.837             1625       (190,14)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[5]~FF|Q                      ff         0.400             0.400              3         (190,14)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.403              3         (200,19)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                  inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                  net          1.783             1.893             741        (112,0) 
   Routing elements:
      Manhattan distance of X:88, Y:19
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.893             741        (200,19)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : -0.446 (required time - arrival time)                                                                                               
Delay         : 0.277                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.393
--------------------------------------
End-of-path arrival time       : 2.230

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.893
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.784

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk_96m                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                   inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                   net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:190, Y:151
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.837             1625       (190,11)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[4]~FF|Q                      ff         0.390             0.390              3         (190,11)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.393              3         (185,16)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                  inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                  net          1.783             1.893             741        (112,0) 
   Routing elements:
      Manhattan distance of X:73, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.893             741        (185,16)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : -0.438 (required time - arrival time)                                                                                              
Delay         : 0.219                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.335
--------------------------------------
End-of-path arrival time       : 2.172

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.843
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.734

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_96m                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                    inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                    net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:137, Y:77
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.837             1625       (137,85)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[4]~FF|Q                    ff         0.332             0.332              3         (137,85)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.335              3         (137,76)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                 net          1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:25, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.843             741        (137,76)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : -0.420 (required time - arrival time)                                                                                               
Delay         : 0.399                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 0.520
--------------------------------------
End-of-path arrival time       : 2.407

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.096
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.987

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk_96m                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                   inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                   net          1.777             1.887             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:192, Y:148
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.887             1625       (192,14)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[1]~FF|Q                      ff         0.517             0.517              3         (192,14)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.520              3         (193,25)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                  inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                  net          1.986             2.096             741        (112,0) 
   Routing elements:
      Manhattan distance of X:81, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             2.096             741        (193,25)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : -0.419 (required time - arrival time)                                                                                              
Delay         : 0.200                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.316
--------------------------------------
End-of-path arrival time       : 2.153

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.843
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.734

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_96m                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                    inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                    net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:136, Y:85
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.837             1625       (136,77)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[1]~FF|Q                    ff         0.313             0.313              3         (136,77)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.316              3         (131,77)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.110             0.110             741        (112,0) 
core_clk                                                                                                                                 net          1.733             1.843             741        (112,0) 
   Routing elements:
      Manhattan distance of X:19, Y:77
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.843             741        (131,77)

################################################################################
Path Detail Report (clk_96m vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_96m~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : clk_96m (RISE)                                                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                                                             
Slack         : -0.548 (required time - arrival time)                                                                                                                      
Delay         : 0.442                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.646
--------------------------------------
End-of-path arrival time       : 2.483

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.044
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.935

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_96m            inpad        0.000             0.000                0       (0,162) 
clk_96m            inpad        0.110             0.110             1625       (0,162) 
clk_96m            net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:125, Y:121
rstn_96m~FF|CLK    ff           0.000             1.837             1625       (125,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_96m~FF|Q                                                                                                                                                   ff          0.113             0.113             136        (125,41)
rstn_96m                                                                                                                                                        net         0.442             0.555             136        (125,41)
   Routing elements:
      Manhattan distance of X:0, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.091             0.646             136        (125,45)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tac_clk                                                                                                                                                         inpad        0.000             0.000               0        (108,0) 
tac_clk                                                                                                                                                         inpad        0.110             0.110             283        (108,0) 
tac_clk                                                                                                                                                         net          1.934             2.044             283        (108,0) 
   Routing elements:
      Manhattan distance of X:17, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             2.044             283        (125,45)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_96m~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : clk_96m (RISE)                                                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                                                             
Slack         : -0.548 (required time - arrival time)                                                                                                                      
Delay         : 0.442                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.646
--------------------------------------
End-of-path arrival time       : 2.483

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.044
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.935

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_96m            inpad        0.000             0.000                0       (0,162) 
clk_96m            inpad        0.110             0.110             1625       (0,162) 
clk_96m            net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:125, Y:121
rstn_96m~FF|CLK    ff           0.000             1.837             1625       (125,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_96m~FF|Q                                                                                                                                                   ff          0.113             0.113             136        (125,41)
rstn_96m                                                                                                                                                        net         0.442             0.555             136        (125,41)
   Routing elements:
      Manhattan distance of X:0, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.091             0.646             136        (125,43)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tac_clk                                                                                                                                                         inpad        0.000             0.000               0        (108,0) 
tac_clk                                                                                                                                                         inpad        0.110             0.110             283        (108,0) 
tac_clk                                                                                                                                                         net          1.934             2.044             283        (108,0) 
   Routing elements:
      Manhattan distance of X:17, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             2.044             283        (125,43)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_96m~FF|CLK                                                                                      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|SR
Launch Clock  : clk_96m (RISE)                                                                                       
Capture Clock : tac_clk (RISE)                                                                                       
Slack         : -0.548 (required time - arrival time)                                                                
Delay         : 0.442                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.646
--------------------------------------
End-of-path arrival time       : 2.483

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.044
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.935

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_96m            inpad        0.000             0.000                0       (0,162) 
clk_96m            inpad        0.110             0.110             1625       (0,162) 
clk_96m            net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:125, Y:121
rstn_96m~FF|CLK    ff           0.000             1.837             1625       (125,41)

Data Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
rstn_96m~FF|Q                                                                                             ff          0.113             0.113             136        (125,41)
rstn_96m                                                                                                  net         0.442             0.555             136        (125,41)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|SR     ff          0.091             0.646             136        (125,42)

Capture Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
tac_clk                                                                                                   inpad        0.000             0.000               0        (108,0) 
tac_clk                                                                                                   inpad        0.110             0.110             283        (108,0) 
tac_clk                                                                                                   net          1.934             2.044             283        (108,0) 
   Routing elements:
      Manhattan distance of X:17, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK    ff           0.000             2.044             283        (125,42)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_96m~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : clk_96m (RISE)                                                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                                                             
Slack         : -0.548 (required time - arrival time)                                                                                                                      
Delay         : 0.442                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.646
--------------------------------------
End-of-path arrival time       : 2.483

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.044
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.935

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_96m            inpad        0.000             0.000                0       (0,162) 
clk_96m            inpad        0.110             0.110             1625       (0,162) 
clk_96m            net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:125, Y:121
rstn_96m~FF|CLK    ff           0.000             1.837             1625       (125,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_96m~FF|Q                                                                                                                                                   ff          0.113             0.113             136        (125,41)
rstn_96m                                                                                                                                                        net         0.442             0.555             136        (125,41)
   Routing elements:
      Manhattan distance of X:0, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.091             0.646             136        (125,44)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tac_clk                                                                                                                                                         inpad        0.000             0.000               0        (108,0) 
tac_clk                                                                                                                                                         inpad        0.110             0.110             283        (108,0) 
tac_clk                                                                                                                                                         net          1.934             2.044             283        (108,0) 
   Routing elements:
      Manhattan distance of X:17, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             2.044             283        (125,44)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2|D
Launch Clock  : clk_96m (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : -0.457 (required time - arrival time)                                                                                                          
Delay         : 0.350                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 0.471
--------------------------------------
End-of-path arrival time       : 2.358

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.010
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.901

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_96m                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                        inpad        0.110             0.110             1625       (0,162)
clk_96m                                                                                                                                        net          1.777             1.887             1625       (0,162)
   Routing elements:
      Manhattan distance of X:53, Y:140
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.887             1625       (53,22)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF|Q           ff          0.118             0.118              2         (53,22)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]                net         0.350             0.468              2         (53,22)
   Routing elements:
      Manhattan distance of X:2, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2|D     srl8        0.003             0.471              2         (51,23)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                              inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                                              net          1.900             2.010             283        (108,0)
   Routing elements:
      Manhattan distance of X:57, Y:23
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i14_2|CLK    srl8         0.000             2.010             283        (51,23)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2|D
Launch Clock  : clk_96m (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : -0.436 (required time - arrival time)                                                                                                          
Delay         : 0.329                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 0.450
--------------------------------------
End-of-path arrival time       : 2.337

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.010
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.901

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_96m                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                        inpad        0.110             0.110             1625       (0,162)
clk_96m                                                                                                                                        net          1.777             1.887             1625       (0,162)
   Routing elements:
      Manhattan distance of X:53, Y:135
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.887             1625       (53,27)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF|Q           ff          0.118             0.118              2         (53,27)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]                net         0.329             0.447              2         (53,27)
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2|D     srl8        0.003             0.450              2         (51,27)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                              inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                                              net          1.900             2.010             283        (108,0)
   Routing elements:
      Manhattan distance of X:57, Y:27
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2|CLK    srl8         0.000             2.010             283        (51,27)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i10_2|D
Launch Clock  : clk_96m (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : -0.397 (required time - arrival time)                                                                                                          
Delay         : 0.379                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.495
--------------------------------------
End-of-path arrival time       : 2.332

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.044
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.935

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_96m                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                        inpad        0.110             0.110             1625       (0,162)
clk_96m                                                                                                                                        net          1.727             1.837             1625       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:142
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.837             1625       (60,20)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF|Q           ff          0.113             0.113              2         (60,20)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]                net         0.379             0.492              2         (60,20)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i10_2|D     srl8        0.003             0.495              2         (60,21)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                              inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                                              net          1.934             2.044             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:21
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i10_2|CLK    srl8         0.000             2.044             283        (60,21)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i9_2|D
Launch Clock  : clk_96m (RISE)                                                                                                                                
Capture Clock : tac_clk (RISE)                                                                                                                                
Slack         : -0.391 (required time - arrival time)                                                                                                         
Delay         : 0.373                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.489
--------------------------------------
End-of-path arrival time       : 2.326

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.044
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.935

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_96m                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                        inpad        0.110             0.110             1625       (0,162)
clk_96m                                                                                                                                        net          1.727             1.837             1625       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:143
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.837             1625       (60,19)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|Q          ff          0.113             0.113              2         (60,19)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]               net         0.373             0.486              2         (60,19)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i9_2|D     srl8        0.003             0.489              2         (60,24)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
tac_clk                                                                                                                                             inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                             inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                                             net          1.934             2.044             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:24
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i9_2|CLK    srl8         0.000             2.044             283        (60,24)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2|D
Launch Clock  : clk_96m (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : -0.348 (required time - arrival time)                                                                                                          
Delay         : 0.330                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.446
--------------------------------------
End-of-path arrival time       : 2.283

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.044
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.935

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_96m                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                        inpad        0.110             0.110             1625       (0,162)
clk_96m                                                                                                                                        net          1.727             1.837             1625       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:137
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.837             1625       (60,25)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|Q           ff          0.113             0.113              2         (60,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]                net         0.330             0.443              2         (60,25)
   Routing elements:
      Manhattan distance of X:0, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2|D     srl8        0.003             0.446              2         (60,29)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                              inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                                              net          1.934             2.044             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2|CLK    srl8         0.000             2.044             283        (60,29)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2|D
Launch Clock  : clk_96m (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : -0.347 (required time - arrival time)                                                                                                          
Delay         : 0.329                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.445
--------------------------------------
End-of-path arrival time       : 2.282

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.044
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.935

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_96m                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                        inpad        0.110             0.110             1625       (0,162)
clk_96m                                                                                                                                        net          1.727             1.837             1625       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:140
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.837             1625       (60,22)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|Q           ff          0.113             0.113              2         (60,22)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]                net         0.329             0.442              2         (60,22)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2|D     srl8        0.003             0.445              2         (60,23)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                              inpad        0.110             0.110             283        (108,0)
tac_clk                                                                                                                                              net          1.934             2.044             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:23
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2|CLK    srl8         0.000             2.044             283        (60,23)

################################################################################
Path Detail Report (clk_96m vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_96m~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : clk_96m (RISE)                                                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                                                             
Slack         : -0.574 (required time - arrival time)                                                                                                                      
Delay         : 0.465                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.669
--------------------------------------
End-of-path arrival time       : 2.506

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.041
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.932

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_96m            inpad        0.000             0.000                0       (0,162) 
clk_96m            inpad        0.110             0.110             1625       (0,162) 
clk_96m            net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:125, Y:121
rstn_96m~FF|CLK    ff           0.000             1.837             1625       (125,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_96m~FF|Q                                                                                                                                                   ff          0.113             0.113             136        (125,41)
rstn_96m                                                                                                                                                        net         0.465             0.578             136        (125,41)
   Routing elements:
      Manhattan distance of X:5, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.091             0.669             136        (130,38)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                                         inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                                                         net          1.931             2.041             554        (107,0) 
   Routing elements:
      Manhattan distance of X:23, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             2.041             554        (130,38)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_96m~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : clk_96m (RISE)                                                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                                                             
Slack         : -0.574 (required time - arrival time)                                                                                                                      
Delay         : 0.465                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.669
--------------------------------------
End-of-path arrival time       : 2.506

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.041
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.932

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_96m            inpad        0.000             0.000                0       (0,162) 
clk_96m            inpad        0.110             0.110             1625       (0,162) 
clk_96m            net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:125, Y:121
rstn_96m~FF|CLK    ff           0.000             1.837             1625       (125,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_96m~FF|Q                                                                                                                                                   ff          0.113             0.113             136        (125,41)
rstn_96m                                                                                                                                                        net         0.465             0.578             136        (125,41)
   Routing elements:
      Manhattan distance of X:5, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.091             0.669             136        (130,40)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                                         inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                                                         net          1.931             2.041             554        (107,0) 
   Routing elements:
      Manhattan distance of X:23, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             2.041             554        (130,40)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_96m~FF|CLK                                                                                      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/twd_clk_rstn~FF|SR
Launch Clock  : clk_96m (RISE)                                                                                       
Capture Clock : twd_clk (RISE)                                                                                       
Slack         : -0.574 (required time - arrival time)                                                                
Delay         : 0.465                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.669
--------------------------------------
End-of-path arrival time       : 2.506

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.041
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.932

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_96m            inpad        0.000             0.000                0       (0,162) 
clk_96m            inpad        0.110             0.110             1625       (0,162) 
clk_96m            net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:125, Y:121
rstn_96m~FF|CLK    ff           0.000             1.837             1625       (125,41)

Data Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
rstn_96m~FF|Q                                                                                             ff          0.113             0.113             136        (125,41)
rstn_96m                                                                                                  net         0.465             0.578             136        (125,41)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/twd_clk_rstn~FF|SR     ff          0.091             0.669             136        (130,41)

Capture Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
twd_clk                                                                                                   inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                   inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                   net          1.931             2.041             554        (107,0) 
   Routing elements:
      Manhattan distance of X:23, Y:41
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/twd_clk_rstn~FF|CLK    ff           0.000             2.041             554        (130,41)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_96m~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : clk_96m (RISE)                                                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                                                             
Slack         : -0.574 (required time - arrival time)                                                                                                                      
Delay         : 0.465                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.669
--------------------------------------
End-of-path arrival time       : 2.506

Constraint                     : 0.001
+ Capture Clock Path Delay     : 2.041
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.932

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_96m            inpad        0.000             0.000                0       (0,162) 
clk_96m            inpad        0.110             0.110             1625       (0,162) 
clk_96m            net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:125, Y:121
rstn_96m~FF|CLK    ff           0.000             1.837             1625       (125,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_96m~FF|Q                                                                                                                                                   ff          0.113             0.113             136        (125,41)
rstn_96m                                                                                                                                                        net         0.465             0.578             136        (125,41)
   Routing elements:
      Manhattan distance of X:5, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.091             0.669             136        (130,39)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                                         inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                                                         net          1.931             2.041             554        (107,0) 
   Routing elements:
      Manhattan distance of X:23, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             2.041             554        (130,39)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : -0.425 (required time - arrival time)                                                                                              
Delay         : 0.277                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.393
--------------------------------------
End-of-path arrival time       : 2.230

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.805

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_96m                                                                                                                inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:124, Y:117
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.837             1625       (124,45)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtr[6]~FF|Q                        ff         0.390             0.390              5         (124,45)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.393              5         (129,38)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:22, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.914             554        (129,38)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : -0.403 (required time - arrival time)                                                                                              
Delay         : 0.255                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.371
--------------------------------------
End-of-path arrival time       : 2.208

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.805

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_96m                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                    inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                    net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:124, Y:119
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.837             1625       (124,43)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[5]~FF|Q                    ff         0.368             0.368              3         (124,43)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.371              3         (128,38)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:21, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.914             554        (128,38)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : -0.371 (required time - arrival time)                                                                                              
Delay         : 0.223                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.339
--------------------------------------
End-of-path arrival time       : 2.176

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.805

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_96m                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                    inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                    net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:126, Y:116
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.837             1625       (126,46)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF|Q                    ff         0.336             0.336              3         (126,46)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.339              3         (126,36)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:19, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.914             554        (126,36)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : -0.321 (required time - arrival time)                                                                                              
Delay         : 0.173                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.289
--------------------------------------
End-of-path arrival time       : 2.126

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.805

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_96m                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                    inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                    net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:122, Y:126
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.837             1625       (122,36)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FF|Q                    ff         0.286             0.286              3         (122,36)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.289              3         (121,36)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:14, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.914             554        (121,36)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : -0.319 (required time - arrival time)                                                                                              
Delay         : 0.171                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.287
--------------------------------------
End-of-path arrival time       : 2.124

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.805

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_96m                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                    inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                    net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:119, Y:121
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.837             1625       (119,41)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FF|Q                    ff         0.284             0.284              3         (119,41)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.287              3         (119,36)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:12, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.914             554        (119,36)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : -0.311 (required time - arrival time)                                                                                              
Delay         : 0.163                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.279
--------------------------------------
End-of-path arrival time       : 2.116

Constraint                     : 0.001
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 1.805

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_96m                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                    inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                    net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:124, Y:131
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.837             1625       (124,31)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FF|Q                    ff         0.276             0.276              3         (124,31)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.279              3         (121,31)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                  inpad        0.110             0.110             554        (107,0) 
twd_clk                                                                                                                                  net          1.804             1.914             554        (107,0) 
   Routing elements:
      Manhattan distance of X:14, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.914             554        (121,31)

################################################################################
Path Detail Report (clk_96m vs clk_96m)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|CE                  
Launch Clock  : clk_96m (RISE)                                                                                                                        
Capture Clock : clk_96m (RISE)                                                                                                                        
Slack         : 3.568 (required time - arrival time)                                                                                                  
Delay         : 6.535                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.739
--------------------------------------
End-of-path arrival time       : 8.576

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_96m                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                   inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                   net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:139, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             1625       (139,88)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (139,88) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.350             0.463               4       (139,88) 
   Routing elements:
      Manhattan distance of X:3, Y:8
LUT__68305|in[1]                                                                                                                        lut          0.054             0.517               4       (136,80) 
LUT__68305|out                                                                                                                          lut          0.000             0.517               3       (136,80) 
n44361                                                                                                                                  net          0.083             0.600               3       (136,80) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__68306|in[0]                                                                                                                        lut          0.054             0.654               3       (136,83) 
LUT__68306|out                                                                                                                          lut          0.000             0.654               3       (136,83) 
n44363                                                                                                                                  net          0.306             0.960               3       (136,83) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68307|in[0]                                                                                                                        lut          0.055             1.015               3       (135,83) 
LUT__68307|out                                                                                                                          lut          0.000             1.015               3       (135,83) 
n44365                                                                                                                                  net          0.175             1.190               3       (135,83) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__68308|in[0]                                                                                                                        lut          0.054             1.244               3       (136,85) 
LUT__68308|out                                                                                                                          lut          0.000             1.244               3       (136,85) 
n44367                                                                                                                                  net          0.155             1.399               3       (136,85) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__68309|in[0]                                                                                                                        lut          0.054             1.453               3       (134,84) 
LUT__68309|out                                                                                                                          lut          0.000             1.453               3       (134,84) 
n23596                                                                                                                                  net          0.097             1.550               3       (134,84) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__68310|in[0]                                                                                                                        lut          0.054             1.604               3       (134,79) 
LUT__68310|out                                                                                                                          lut          0.000             1.604               2       (134,79) 
n23588                                                                                                                                  net          0.288             1.892               2       (134,79) 
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.050             1.942               2       (133,79) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             1.942               2       (133,79) 
n1274                                                                                                                                   net          0.000             1.942               2       (133,79) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.021             1.963               2       (133,80) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             1.963               2       (133,80) 
n1282                                                                                                                                   net          0.000             1.963               2       (133,80) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.021             1.984               2       (133,81) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             1.984               2       (133,81) 
n22074                                                                                                                                  net          0.000             1.984               2       (133,81) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.021             2.005               2       (133,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.005               2       (133,82) 
n22072                                                                                                                                  net          0.000             2.005               2       (133,82) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.021             2.026               2       (133,83) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.026               2       (133,83) 
n22070                                                                                                                                  net          0.000             2.026               2       (133,83) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.084             2.110               2       (133,84) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|O                            adder        0.000             2.110               2       (133,84) 
n22067                                                                                                                                  net          0.102             2.212               2       (133,84) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__67417|in[0]                                                                                                                        lut          0.054             2.266               2       (133,86) 
LUT__67417|out                                                                                                                          lut          0.000             2.266               2       (133,86) 
n44831                                                                                                                                  net          0.609             2.875               2       (133,86) 
   Routing elements:
      Manhattan distance of X:7, Y:36
LUT__67418|in[1]                                                                                                                        lut          0.054             2.929               2       (140,50) 
LUT__67418|out                                                                                                                          lut          0.000             2.929               8       (140,50) 
n44832                                                                                                                                  net          0.531             3.460               8       (140,50) 
   Routing elements:
      Manhattan distance of X:41, Y:11
LUT__67512|in[0]                                                                                                                        lut          0.054             3.514               8       (181,39) 
LUT__67512|out                                                                                                                          lut          0.000             3.514               5       (181,39) 
n44904                                                                                                                                  net          0.482             3.996               5       (181,39) 
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__67880|in[3]                                                                                                                        lut          0.055             4.051               5       (177,41) 
LUT__67880|out                                                                                                                          lut          0.000             4.051             190       (177,41) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          1.327             5.378             190       (177,41) 
   Routing elements:
      Manhattan distance of X:18, Y:128
LUT__68010|in[1]                                                                                                                        lut          0.055             5.433             190       (159,169)
LUT__68010|out                                                                                                                          lut          0.000             5.433              41       (159,169)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.215             6.648              41       (159,169)
   Routing elements:
      Manhattan distance of X:6, Y:12
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|CE                    srl8         0.091             6.739              41       (153,181)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_96m                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_96m                                                                                                                  inpad        0.110             0.110             1625      (0,162)  
clk_96m                                                                                                                  net          1.727             1.837             1625      (0,162)  
   Routing elements:
      Manhattan distance of X:153, Y:19
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|CLK    srl8         0.000             1.837             1625      (153,181)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst|CE                  
Launch Clock  : clk_96m (RISE)                                                                                                                        
Capture Clock : clk_96m (RISE)                                                                                                                        
Slack         : 3.568 (required time - arrival time)                                                                                                  
Delay         : 6.535                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.739
--------------------------------------
End-of-path arrival time       : 8.576

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_96m                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                   inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                   net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:139, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             1625       (139,88)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (139,88) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.350             0.463               4       (139,88) 
   Routing elements:
      Manhattan distance of X:3, Y:8
LUT__68305|in[1]                                                                                                                        lut          0.054             0.517               4       (136,80) 
LUT__68305|out                                                                                                                          lut          0.000             0.517               3       (136,80) 
n44361                                                                                                                                  net          0.083             0.600               3       (136,80) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__68306|in[0]                                                                                                                        lut          0.054             0.654               3       (136,83) 
LUT__68306|out                                                                                                                          lut          0.000             0.654               3       (136,83) 
n44363                                                                                                                                  net          0.306             0.960               3       (136,83) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68307|in[0]                                                                                                                        lut          0.055             1.015               3       (135,83) 
LUT__68307|out                                                                                                                          lut          0.000             1.015               3       (135,83) 
n44365                                                                                                                                  net          0.175             1.190               3       (135,83) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__68308|in[0]                                                                                                                        lut          0.054             1.244               3       (136,85) 
LUT__68308|out                                                                                                                          lut          0.000             1.244               3       (136,85) 
n44367                                                                                                                                  net          0.155             1.399               3       (136,85) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__68309|in[0]                                                                                                                        lut          0.054             1.453               3       (134,84) 
LUT__68309|out                                                                                                                          lut          0.000             1.453               3       (134,84) 
n23596                                                                                                                                  net          0.097             1.550               3       (134,84) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__68310|in[0]                                                                                                                        lut          0.054             1.604               3       (134,79) 
LUT__68310|out                                                                                                                          lut          0.000             1.604               2       (134,79) 
n23588                                                                                                                                  net          0.288             1.892               2       (134,79) 
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.050             1.942               2       (133,79) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             1.942               2       (133,79) 
n1274                                                                                                                                   net          0.000             1.942               2       (133,79) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.021             1.963               2       (133,80) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             1.963               2       (133,80) 
n1282                                                                                                                                   net          0.000             1.963               2       (133,80) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.021             1.984               2       (133,81) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             1.984               2       (133,81) 
n22074                                                                                                                                  net          0.000             1.984               2       (133,81) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.021             2.005               2       (133,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.005               2       (133,82) 
n22072                                                                                                                                  net          0.000             2.005               2       (133,82) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.021             2.026               2       (133,83) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.026               2       (133,83) 
n22070                                                                                                                                  net          0.000             2.026               2       (133,83) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.084             2.110               2       (133,84) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|O                            adder        0.000             2.110               2       (133,84) 
n22067                                                                                                                                  net          0.102             2.212               2       (133,84) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__67417|in[0]                                                                                                                        lut          0.054             2.266               2       (133,86) 
LUT__67417|out                                                                                                                          lut          0.000             2.266               2       (133,86) 
n44831                                                                                                                                  net          0.609             2.875               2       (133,86) 
   Routing elements:
      Manhattan distance of X:7, Y:36
LUT__67418|in[1]                                                                                                                        lut          0.054             2.929               2       (140,50) 
LUT__67418|out                                                                                                                          lut          0.000             2.929               8       (140,50) 
n44832                                                                                                                                  net          0.531             3.460               8       (140,50) 
   Routing elements:
      Manhattan distance of X:41, Y:11
LUT__67512|in[0]                                                                                                                        lut          0.054             3.514               8       (181,39) 
LUT__67512|out                                                                                                                          lut          0.000             3.514               5       (181,39) 
n44904                                                                                                                                  net          0.482             3.996               5       (181,39) 
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__67880|in[3]                                                                                                                        lut          0.055             4.051               5       (177,41) 
LUT__67880|out                                                                                                                          lut          0.000             4.051             190       (177,41) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          1.327             5.378             190       (177,41) 
   Routing elements:
      Manhattan distance of X:18, Y:128
LUT__68010|in[1]                                                                                                                        lut          0.055             5.433             190       (159,169)
LUT__68010|out                                                                                                                          lut          0.000             5.433              41       (159,169)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.215             6.648              41       (159,169)
   Routing elements:
      Manhattan distance of X:6, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst|CE                    srl8         0.091             6.739              41       (153,167)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_96m                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_96m                                                                                                                  inpad        0.110             0.110             1625      (0,162)  
clk_96m                                                                                                                  net          1.727             1.837             1625      (0,162)  
   Routing elements:
      Manhattan distance of X:153, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst|CLK    srl8         0.000             1.837             1625      (153,167)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|CE                  
Launch Clock  : clk_96m (RISE)                                                                                                                        
Capture Clock : clk_96m (RISE)                                                                                                                        
Slack         : 3.568 (required time - arrival time)                                                                                                  
Delay         : 6.535                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.739
--------------------------------------
End-of-path arrival time       : 8.576

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_96m                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                   inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                   net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:139, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             1625       (139,88)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (139,88) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.350             0.463               4       (139,88) 
   Routing elements:
      Manhattan distance of X:3, Y:8
LUT__68305|in[1]                                                                                                                        lut          0.054             0.517               4       (136,80) 
LUT__68305|out                                                                                                                          lut          0.000             0.517               3       (136,80) 
n44361                                                                                                                                  net          0.083             0.600               3       (136,80) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__68306|in[0]                                                                                                                        lut          0.054             0.654               3       (136,83) 
LUT__68306|out                                                                                                                          lut          0.000             0.654               3       (136,83) 
n44363                                                                                                                                  net          0.306             0.960               3       (136,83) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68307|in[0]                                                                                                                        lut          0.055             1.015               3       (135,83) 
LUT__68307|out                                                                                                                          lut          0.000             1.015               3       (135,83) 
n44365                                                                                                                                  net          0.175             1.190               3       (135,83) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__68308|in[0]                                                                                                                        lut          0.054             1.244               3       (136,85) 
LUT__68308|out                                                                                                                          lut          0.000             1.244               3       (136,85) 
n44367                                                                                                                                  net          0.155             1.399               3       (136,85) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__68309|in[0]                                                                                                                        lut          0.054             1.453               3       (134,84) 
LUT__68309|out                                                                                                                          lut          0.000             1.453               3       (134,84) 
n23596                                                                                                                                  net          0.097             1.550               3       (134,84) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__68310|in[0]                                                                                                                        lut          0.054             1.604               3       (134,79) 
LUT__68310|out                                                                                                                          lut          0.000             1.604               2       (134,79) 
n23588                                                                                                                                  net          0.288             1.892               2       (134,79) 
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.050             1.942               2       (133,79) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             1.942               2       (133,79) 
n1274                                                                                                                                   net          0.000             1.942               2       (133,79) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.021             1.963               2       (133,80) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             1.963               2       (133,80) 
n1282                                                                                                                                   net          0.000             1.963               2       (133,80) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.021             1.984               2       (133,81) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             1.984               2       (133,81) 
n22074                                                                                                                                  net          0.000             1.984               2       (133,81) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.021             2.005               2       (133,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.005               2       (133,82) 
n22072                                                                                                                                  net          0.000             2.005               2       (133,82) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.021             2.026               2       (133,83) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.026               2       (133,83) 
n22070                                                                                                                                  net          0.000             2.026               2       (133,83) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.084             2.110               2       (133,84) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|O                            adder        0.000             2.110               2       (133,84) 
n22067                                                                                                                                  net          0.102             2.212               2       (133,84) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__67417|in[0]                                                                                                                        lut          0.054             2.266               2       (133,86) 
LUT__67417|out                                                                                                                          lut          0.000             2.266               2       (133,86) 
n44831                                                                                                                                  net          0.609             2.875               2       (133,86) 
   Routing elements:
      Manhattan distance of X:7, Y:36
LUT__67418|in[1]                                                                                                                        lut          0.054             2.929               2       (140,50) 
LUT__67418|out                                                                                                                          lut          0.000             2.929               8       (140,50) 
n44832                                                                                                                                  net          0.531             3.460               8       (140,50) 
   Routing elements:
      Manhattan distance of X:41, Y:11
LUT__67512|in[0]                                                                                                                        lut          0.054             3.514               8       (181,39) 
LUT__67512|out                                                                                                                          lut          0.000             3.514               5       (181,39) 
n44904                                                                                                                                  net          0.482             3.996               5       (181,39) 
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__67880|in[3]                                                                                                                        lut          0.055             4.051               5       (177,41) 
LUT__67880|out                                                                                                                          lut          0.000             4.051             190       (177,41) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          1.327             5.378             190       (177,41) 
   Routing elements:
      Manhattan distance of X:18, Y:128
LUT__68010|in[1]                                                                                                                        lut          0.055             5.433             190       (159,169)
LUT__68010|out                                                                                                                          lut          0.000             5.433              41       (159,169)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.215             6.648              41       (159,169)
   Routing elements:
      Manhattan distance of X:9, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|CE                    srl8         0.091             6.739              41       (150,167)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_96m                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_96m                                                                                                                  inpad        0.110             0.110             1625      (0,162)  
clk_96m                                                                                                                  net          1.727             1.837             1625      (0,162)  
   Routing elements:
      Manhattan distance of X:150, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.837             1625      (150,167)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|CE                  
Launch Clock  : clk_96m (RISE)                                                                                                                        
Capture Clock : clk_96m (RISE)                                                                                                                        
Slack         : 3.568 (required time - arrival time)                                                                                                  
Delay         : 6.535                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.739
--------------------------------------
End-of-path arrival time       : 8.576

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_96m                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                   inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                   net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:139, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             1625       (139,88)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (139,88) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.350             0.463               4       (139,88) 
   Routing elements:
      Manhattan distance of X:3, Y:8
LUT__68305|in[1]                                                                                                                        lut          0.054             0.517               4       (136,80) 
LUT__68305|out                                                                                                                          lut          0.000             0.517               3       (136,80) 
n44361                                                                                                                                  net          0.083             0.600               3       (136,80) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__68306|in[0]                                                                                                                        lut          0.054             0.654               3       (136,83) 
LUT__68306|out                                                                                                                          lut          0.000             0.654               3       (136,83) 
n44363                                                                                                                                  net          0.306             0.960               3       (136,83) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68307|in[0]                                                                                                                        lut          0.055             1.015               3       (135,83) 
LUT__68307|out                                                                                                                          lut          0.000             1.015               3       (135,83) 
n44365                                                                                                                                  net          0.175             1.190               3       (135,83) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__68308|in[0]                                                                                                                        lut          0.054             1.244               3       (136,85) 
LUT__68308|out                                                                                                                          lut          0.000             1.244               3       (136,85) 
n44367                                                                                                                                  net          0.155             1.399               3       (136,85) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__68309|in[0]                                                                                                                        lut          0.054             1.453               3       (134,84) 
LUT__68309|out                                                                                                                          lut          0.000             1.453               3       (134,84) 
n23596                                                                                                                                  net          0.097             1.550               3       (134,84) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__68310|in[0]                                                                                                                        lut          0.054             1.604               3       (134,79) 
LUT__68310|out                                                                                                                          lut          0.000             1.604               2       (134,79) 
n23588                                                                                                                                  net          0.288             1.892               2       (134,79) 
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.050             1.942               2       (133,79) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             1.942               2       (133,79) 
n1274                                                                                                                                   net          0.000             1.942               2       (133,79) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.021             1.963               2       (133,80) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             1.963               2       (133,80) 
n1282                                                                                                                                   net          0.000             1.963               2       (133,80) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.021             1.984               2       (133,81) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             1.984               2       (133,81) 
n22074                                                                                                                                  net          0.000             1.984               2       (133,81) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.021             2.005               2       (133,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.005               2       (133,82) 
n22072                                                                                                                                  net          0.000             2.005               2       (133,82) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.021             2.026               2       (133,83) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.026               2       (133,83) 
n22070                                                                                                                                  net          0.000             2.026               2       (133,83) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.084             2.110               2       (133,84) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|O                            adder        0.000             2.110               2       (133,84) 
n22067                                                                                                                                  net          0.102             2.212               2       (133,84) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__67417|in[0]                                                                                                                        lut          0.054             2.266               2       (133,86) 
LUT__67417|out                                                                                                                          lut          0.000             2.266               2       (133,86) 
n44831                                                                                                                                  net          0.609             2.875               2       (133,86) 
   Routing elements:
      Manhattan distance of X:7, Y:36
LUT__67418|in[1]                                                                                                                        lut          0.054             2.929               2       (140,50) 
LUT__67418|out                                                                                                                          lut          0.000             2.929               8       (140,50) 
n44832                                                                                                                                  net          0.531             3.460               8       (140,50) 
   Routing elements:
      Manhattan distance of X:41, Y:11
LUT__67512|in[0]                                                                                                                        lut          0.054             3.514               8       (181,39) 
LUT__67512|out                                                                                                                          lut          0.000             3.514               5       (181,39) 
n44904                                                                                                                                  net          0.482             3.996               5       (181,39) 
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__67880|in[3]                                                                                                                        lut          0.055             4.051               5       (177,41) 
LUT__67880|out                                                                                                                          lut          0.000             4.051             190       (177,41) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          1.327             5.378             190       (177,41) 
   Routing elements:
      Manhattan distance of X:18, Y:128
LUT__68010|in[1]                                                                                                                        lut          0.055             5.433             190       (159,169)
LUT__68010|out                                                                                                                          lut          0.000             5.433              41       (159,169)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.215             6.648              41       (159,169)
   Routing elements:
      Manhattan distance of X:6, Y:11
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|CE                    srl8         0.091             6.739              41       (153,180)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_96m                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_96m                                                                                                                  inpad        0.110             0.110             1625      (0,162)  
clk_96m                                                                                                                  net          1.727             1.837             1625      (0,162)  
   Routing elements:
      Manhattan distance of X:153, Y:18
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|CLK    srl8         0.000             1.837             1625      (153,180)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|CE                  
Launch Clock  : clk_96m (RISE)                                                                                                                        
Capture Clock : clk_96m (RISE)                                                                                                                        
Slack         : 3.568 (required time - arrival time)                                                                                                  
Delay         : 6.535                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.739
--------------------------------------
End-of-path arrival time       : 8.576

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_96m                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                   inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                   net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:139, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             1625       (139,88)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (139,88) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.350             0.463               4       (139,88) 
   Routing elements:
      Manhattan distance of X:3, Y:8
LUT__68305|in[1]                                                                                                                        lut          0.054             0.517               4       (136,80) 
LUT__68305|out                                                                                                                          lut          0.000             0.517               3       (136,80) 
n44361                                                                                                                                  net          0.083             0.600               3       (136,80) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__68306|in[0]                                                                                                                        lut          0.054             0.654               3       (136,83) 
LUT__68306|out                                                                                                                          lut          0.000             0.654               3       (136,83) 
n44363                                                                                                                                  net          0.306             0.960               3       (136,83) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68307|in[0]                                                                                                                        lut          0.055             1.015               3       (135,83) 
LUT__68307|out                                                                                                                          lut          0.000             1.015               3       (135,83) 
n44365                                                                                                                                  net          0.175             1.190               3       (135,83) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__68308|in[0]                                                                                                                        lut          0.054             1.244               3       (136,85) 
LUT__68308|out                                                                                                                          lut          0.000             1.244               3       (136,85) 
n44367                                                                                                                                  net          0.155             1.399               3       (136,85) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__68309|in[0]                                                                                                                        lut          0.054             1.453               3       (134,84) 
LUT__68309|out                                                                                                                          lut          0.000             1.453               3       (134,84) 
n23596                                                                                                                                  net          0.097             1.550               3       (134,84) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__68310|in[0]                                                                                                                        lut          0.054             1.604               3       (134,79) 
LUT__68310|out                                                                                                                          lut          0.000             1.604               2       (134,79) 
n23588                                                                                                                                  net          0.288             1.892               2       (134,79) 
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.050             1.942               2       (133,79) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             1.942               2       (133,79) 
n1274                                                                                                                                   net          0.000             1.942               2       (133,79) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.021             1.963               2       (133,80) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             1.963               2       (133,80) 
n1282                                                                                                                                   net          0.000             1.963               2       (133,80) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.021             1.984               2       (133,81) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             1.984               2       (133,81) 
n22074                                                                                                                                  net          0.000             1.984               2       (133,81) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.021             2.005               2       (133,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.005               2       (133,82) 
n22072                                                                                                                                  net          0.000             2.005               2       (133,82) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.021             2.026               2       (133,83) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.026               2       (133,83) 
n22070                                                                                                                                  net          0.000             2.026               2       (133,83) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.084             2.110               2       (133,84) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|O                            adder        0.000             2.110               2       (133,84) 
n22067                                                                                                                                  net          0.102             2.212               2       (133,84) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__67417|in[0]                                                                                                                        lut          0.054             2.266               2       (133,86) 
LUT__67417|out                                                                                                                          lut          0.000             2.266               2       (133,86) 
n44831                                                                                                                                  net          0.609             2.875               2       (133,86) 
   Routing elements:
      Manhattan distance of X:7, Y:36
LUT__67418|in[1]                                                                                                                        lut          0.054             2.929               2       (140,50) 
LUT__67418|out                                                                                                                          lut          0.000             2.929               8       (140,50) 
n44832                                                                                                                                  net          0.531             3.460               8       (140,50) 
   Routing elements:
      Manhattan distance of X:41, Y:11
LUT__67512|in[0]                                                                                                                        lut          0.054             3.514               8       (181,39) 
LUT__67512|out                                                                                                                          lut          0.000             3.514               5       (181,39) 
n44904                                                                                                                                  net          0.482             3.996               5       (181,39) 
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__67880|in[3]                                                                                                                        lut          0.055             4.051               5       (177,41) 
LUT__67880|out                                                                                                                          lut          0.000             4.051             190       (177,41) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          1.327             5.378             190       (177,41) 
   Routing elements:
      Manhattan distance of X:18, Y:128
LUT__68010|in[1]                                                                                                                        lut          0.055             5.433             190       (159,169)
LUT__68010|out                                                                                                                          lut          0.000             5.433              41       (159,169)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.215             6.648              41       (159,169)
   Routing elements:
      Manhattan distance of X:6, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|CE                    srl8         0.091             6.739              41       (153,163)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_96m                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_96m                                                                                                                  inpad        0.110             0.110             1625      (0,162)  
clk_96m                                                                                                                  net          1.727             1.837             1625      (0,162)  
   Routing elements:
      Manhattan distance of X:153, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|CLK    srl8         0.000             1.837             1625      (153,163)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst|CE                  
Launch Clock  : clk_96m (RISE)                                                                                                                        
Capture Clock : clk_96m (RISE)                                                                                                                        
Slack         : 3.568 (required time - arrival time)                                                                                                  
Delay         : 6.535                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.739
--------------------------------------
End-of-path arrival time       : 8.576

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_96m                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                   inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                   net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:139, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             1625       (139,88)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (139,88) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.350             0.463               4       (139,88) 
   Routing elements:
      Manhattan distance of X:3, Y:8
LUT__68305|in[1]                                                                                                                        lut          0.054             0.517               4       (136,80) 
LUT__68305|out                                                                                                                          lut          0.000             0.517               3       (136,80) 
n44361                                                                                                                                  net          0.083             0.600               3       (136,80) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__68306|in[0]                                                                                                                        lut          0.054             0.654               3       (136,83) 
LUT__68306|out                                                                                                                          lut          0.000             0.654               3       (136,83) 
n44363                                                                                                                                  net          0.306             0.960               3       (136,83) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68307|in[0]                                                                                                                        lut          0.055             1.015               3       (135,83) 
LUT__68307|out                                                                                                                          lut          0.000             1.015               3       (135,83) 
n44365                                                                                                                                  net          0.175             1.190               3       (135,83) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__68308|in[0]                                                                                                                        lut          0.054             1.244               3       (136,85) 
LUT__68308|out                                                                                                                          lut          0.000             1.244               3       (136,85) 
n44367                                                                                                                                  net          0.155             1.399               3       (136,85) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__68309|in[0]                                                                                                                        lut          0.054             1.453               3       (134,84) 
LUT__68309|out                                                                                                                          lut          0.000             1.453               3       (134,84) 
n23596                                                                                                                                  net          0.097             1.550               3       (134,84) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__68310|in[0]                                                                                                                        lut          0.054             1.604               3       (134,79) 
LUT__68310|out                                                                                                                          lut          0.000             1.604               2       (134,79) 
n23588                                                                                                                                  net          0.288             1.892               2       (134,79) 
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.050             1.942               2       (133,79) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             1.942               2       (133,79) 
n1274                                                                                                                                   net          0.000             1.942               2       (133,79) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.021             1.963               2       (133,80) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             1.963               2       (133,80) 
n1282                                                                                                                                   net          0.000             1.963               2       (133,80) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.021             1.984               2       (133,81) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             1.984               2       (133,81) 
n22074                                                                                                                                  net          0.000             1.984               2       (133,81) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.021             2.005               2       (133,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.005               2       (133,82) 
n22072                                                                                                                                  net          0.000             2.005               2       (133,82) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.021             2.026               2       (133,83) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.026               2       (133,83) 
n22070                                                                                                                                  net          0.000             2.026               2       (133,83) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.084             2.110               2       (133,84) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|O                            adder        0.000             2.110               2       (133,84) 
n22067                                                                                                                                  net          0.102             2.212               2       (133,84) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__67417|in[0]                                                                                                                        lut          0.054             2.266               2       (133,86) 
LUT__67417|out                                                                                                                          lut          0.000             2.266               2       (133,86) 
n44831                                                                                                                                  net          0.609             2.875               2       (133,86) 
   Routing elements:
      Manhattan distance of X:7, Y:36
LUT__67418|in[1]                                                                                                                        lut          0.054             2.929               2       (140,50) 
LUT__67418|out                                                                                                                          lut          0.000             2.929               8       (140,50) 
n44832                                                                                                                                  net          0.531             3.460               8       (140,50) 
   Routing elements:
      Manhattan distance of X:41, Y:11
LUT__67512|in[0]                                                                                                                        lut          0.054             3.514               8       (181,39) 
LUT__67512|out                                                                                                                          lut          0.000             3.514               5       (181,39) 
n44904                                                                                                                                  net          0.482             3.996               5       (181,39) 
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__67880|in[3]                                                                                                                        lut          0.055             4.051               5       (177,41) 
LUT__67880|out                                                                                                                          lut          0.000             4.051             190       (177,41) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          1.327             5.378             190       (177,41) 
   Routing elements:
      Manhattan distance of X:18, Y:128
LUT__68010|in[1]                                                                                                                        lut          0.055             5.433             190       (159,169)
LUT__68010|out                                                                                                                          lut          0.000             5.433              41       (159,169)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.215             6.648              41       (159,169)
   Routing elements:
      Manhattan distance of X:6, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst|CE                    srl8         0.091             6.739              41       (153,176)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_96m                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_96m                                                                                                                  inpad        0.110             0.110             1625      (0,162)  
clk_96m                                                                                                                  net          1.727             1.837             1625      (0,162)  
   Routing elements:
      Manhattan distance of X:153, Y:14
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst|CLK    srl8         0.000             1.837             1625      (153,176)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|CE                  
Launch Clock  : clk_96m (RISE)                                                                                                                        
Capture Clock : clk_96m (RISE)                                                                                                                        
Slack         : 3.568 (required time - arrival time)                                                                                                  
Delay         : 6.535                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.739
--------------------------------------
End-of-path arrival time       : 8.576

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_96m                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                   inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                   net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:139, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             1625       (139,88)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (139,88) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.350             0.463               4       (139,88) 
   Routing elements:
      Manhattan distance of X:3, Y:8
LUT__68305|in[1]                                                                                                                        lut          0.054             0.517               4       (136,80) 
LUT__68305|out                                                                                                                          lut          0.000             0.517               3       (136,80) 
n44361                                                                                                                                  net          0.083             0.600               3       (136,80) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__68306|in[0]                                                                                                                        lut          0.054             0.654               3       (136,83) 
LUT__68306|out                                                                                                                          lut          0.000             0.654               3       (136,83) 
n44363                                                                                                                                  net          0.306             0.960               3       (136,83) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68307|in[0]                                                                                                                        lut          0.055             1.015               3       (135,83) 
LUT__68307|out                                                                                                                          lut          0.000             1.015               3       (135,83) 
n44365                                                                                                                                  net          0.175             1.190               3       (135,83) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__68308|in[0]                                                                                                                        lut          0.054             1.244               3       (136,85) 
LUT__68308|out                                                                                                                          lut          0.000             1.244               3       (136,85) 
n44367                                                                                                                                  net          0.155             1.399               3       (136,85) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__68309|in[0]                                                                                                                        lut          0.054             1.453               3       (134,84) 
LUT__68309|out                                                                                                                          lut          0.000             1.453               3       (134,84) 
n23596                                                                                                                                  net          0.097             1.550               3       (134,84) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__68310|in[0]                                                                                                                        lut          0.054             1.604               3       (134,79) 
LUT__68310|out                                                                                                                          lut          0.000             1.604               2       (134,79) 
n23588                                                                                                                                  net          0.288             1.892               2       (134,79) 
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.050             1.942               2       (133,79) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             1.942               2       (133,79) 
n1274                                                                                                                                   net          0.000             1.942               2       (133,79) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.021             1.963               2       (133,80) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             1.963               2       (133,80) 
n1282                                                                                                                                   net          0.000             1.963               2       (133,80) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.021             1.984               2       (133,81) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             1.984               2       (133,81) 
n22074                                                                                                                                  net          0.000             1.984               2       (133,81) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.021             2.005               2       (133,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.005               2       (133,82) 
n22072                                                                                                                                  net          0.000             2.005               2       (133,82) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.021             2.026               2       (133,83) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.026               2       (133,83) 
n22070                                                                                                                                  net          0.000             2.026               2       (133,83) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.084             2.110               2       (133,84) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|O                            adder        0.000             2.110               2       (133,84) 
n22067                                                                                                                                  net          0.102             2.212               2       (133,84) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__67417|in[0]                                                                                                                        lut          0.054             2.266               2       (133,86) 
LUT__67417|out                                                                                                                          lut          0.000             2.266               2       (133,86) 
n44831                                                                                                                                  net          0.609             2.875               2       (133,86) 
   Routing elements:
      Manhattan distance of X:7, Y:36
LUT__67418|in[1]                                                                                                                        lut          0.054             2.929               2       (140,50) 
LUT__67418|out                                                                                                                          lut          0.000             2.929               8       (140,50) 
n44832                                                                                                                                  net          0.531             3.460               8       (140,50) 
   Routing elements:
      Manhattan distance of X:41, Y:11
LUT__67512|in[0]                                                                                                                        lut          0.054             3.514               8       (181,39) 
LUT__67512|out                                                                                                                          lut          0.000             3.514               5       (181,39) 
n44904                                                                                                                                  net          0.482             3.996               5       (181,39) 
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__67880|in[3]                                                                                                                        lut          0.055             4.051               5       (177,41) 
LUT__67880|out                                                                                                                          lut          0.000             4.051             190       (177,41) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          1.327             5.378             190       (177,41) 
   Routing elements:
      Manhattan distance of X:18, Y:128
LUT__68010|in[1]                                                                                                                        lut          0.055             5.433             190       (159,169)
LUT__68010|out                                                                                                                          lut          0.000             5.433              41       (159,169)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.215             6.648              41       (159,169)
   Routing elements:
      Manhattan distance of X:6, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|CE                    srl8         0.091             6.739              41       (153,172)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_96m                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_96m                                                                                                                  inpad        0.110             0.110             1625      (0,162)  
clk_96m                                                                                                                  net          1.727             1.837             1625      (0,162)  
   Routing elements:
      Manhattan distance of X:153, Y:10
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.837             1625      (153,172)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst|CE                  
Launch Clock  : clk_96m (RISE)                                                                                                                        
Capture Clock : clk_96m (RISE)                                                                                                                        
Slack         : 3.568 (required time - arrival time)                                                                                                  
Delay         : 6.535                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.739
--------------------------------------
End-of-path arrival time       : 8.576

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_96m                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                   inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                   net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:139, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             1625       (139,88)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (139,88) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.350             0.463               4       (139,88) 
   Routing elements:
      Manhattan distance of X:3, Y:8
LUT__68305|in[1]                                                                                                                        lut          0.054             0.517               4       (136,80) 
LUT__68305|out                                                                                                                          lut          0.000             0.517               3       (136,80) 
n44361                                                                                                                                  net          0.083             0.600               3       (136,80) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__68306|in[0]                                                                                                                        lut          0.054             0.654               3       (136,83) 
LUT__68306|out                                                                                                                          lut          0.000             0.654               3       (136,83) 
n44363                                                                                                                                  net          0.306             0.960               3       (136,83) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68307|in[0]                                                                                                                        lut          0.055             1.015               3       (135,83) 
LUT__68307|out                                                                                                                          lut          0.000             1.015               3       (135,83) 
n44365                                                                                                                                  net          0.175             1.190               3       (135,83) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__68308|in[0]                                                                                                                        lut          0.054             1.244               3       (136,85) 
LUT__68308|out                                                                                                                          lut          0.000             1.244               3       (136,85) 
n44367                                                                                                                                  net          0.155             1.399               3       (136,85) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__68309|in[0]                                                                                                                        lut          0.054             1.453               3       (134,84) 
LUT__68309|out                                                                                                                          lut          0.000             1.453               3       (134,84) 
n23596                                                                                                                                  net          0.097             1.550               3       (134,84) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__68310|in[0]                                                                                                                        lut          0.054             1.604               3       (134,79) 
LUT__68310|out                                                                                                                          lut          0.000             1.604               2       (134,79) 
n23588                                                                                                                                  net          0.288             1.892               2       (134,79) 
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.050             1.942               2       (133,79) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             1.942               2       (133,79) 
n1274                                                                                                                                   net          0.000             1.942               2       (133,79) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.021             1.963               2       (133,80) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             1.963               2       (133,80) 
n1282                                                                                                                                   net          0.000             1.963               2       (133,80) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.021             1.984               2       (133,81) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             1.984               2       (133,81) 
n22074                                                                                                                                  net          0.000             1.984               2       (133,81) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.021             2.005               2       (133,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.005               2       (133,82) 
n22072                                                                                                                                  net          0.000             2.005               2       (133,82) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.021             2.026               2       (133,83) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.026               2       (133,83) 
n22070                                                                                                                                  net          0.000             2.026               2       (133,83) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.084             2.110               2       (133,84) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|O                            adder        0.000             2.110               2       (133,84) 
n22067                                                                                                                                  net          0.102             2.212               2       (133,84) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__67417|in[0]                                                                                                                        lut          0.054             2.266               2       (133,86) 
LUT__67417|out                                                                                                                          lut          0.000             2.266               2       (133,86) 
n44831                                                                                                                                  net          0.609             2.875               2       (133,86) 
   Routing elements:
      Manhattan distance of X:7, Y:36
LUT__67418|in[1]                                                                                                                        lut          0.054             2.929               2       (140,50) 
LUT__67418|out                                                                                                                          lut          0.000             2.929               8       (140,50) 
n44832                                                                                                                                  net          0.531             3.460               8       (140,50) 
   Routing elements:
      Manhattan distance of X:41, Y:11
LUT__67512|in[0]                                                                                                                        lut          0.054             3.514               8       (181,39) 
LUT__67512|out                                                                                                                          lut          0.000             3.514               5       (181,39) 
n44904                                                                                                                                  net          0.482             3.996               5       (181,39) 
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__67880|in[3]                                                                                                                        lut          0.055             4.051               5       (177,41) 
LUT__67880|out                                                                                                                          lut          0.000             4.051             190       (177,41) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          1.327             5.378             190       (177,41) 
   Routing elements:
      Manhattan distance of X:18, Y:128
LUT__68010|in[1]                                                                                                                        lut          0.055             5.433             190       (159,169)
LUT__68010|out                                                                                                                          lut          0.000             5.433              41       (159,169)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.215             6.648              41       (159,169)
   Routing elements:
      Manhattan distance of X:6, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst|CE                    srl8         0.091             6.739              41       (153,164)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_96m                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_96m                                                                                                                  inpad        0.110             0.110             1625      (0,162)  
clk_96m                                                                                                                  net          1.727             1.837             1625      (0,162)  
   Routing elements:
      Manhattan distance of X:153, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst|CLK    srl8         0.000             1.837             1625      (153,164)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CE                  
Launch Clock  : clk_96m (RISE)                                                                                                                        
Capture Clock : clk_96m (RISE)                                                                                                                        
Slack         : 3.568 (required time - arrival time)                                                                                                  
Delay         : 6.535                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.739
--------------------------------------
End-of-path arrival time       : 8.576

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_96m                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                   inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                   net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:139, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             1625       (139,88)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (139,88) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.350             0.463               4       (139,88) 
   Routing elements:
      Manhattan distance of X:3, Y:8
LUT__68305|in[1]                                                                                                                        lut          0.054             0.517               4       (136,80) 
LUT__68305|out                                                                                                                          lut          0.000             0.517               3       (136,80) 
n44361                                                                                                                                  net          0.083             0.600               3       (136,80) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__68306|in[0]                                                                                                                        lut          0.054             0.654               3       (136,83) 
LUT__68306|out                                                                                                                          lut          0.000             0.654               3       (136,83) 
n44363                                                                                                                                  net          0.306             0.960               3       (136,83) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68307|in[0]                                                                                                                        lut          0.055             1.015               3       (135,83) 
LUT__68307|out                                                                                                                          lut          0.000             1.015               3       (135,83) 
n44365                                                                                                                                  net          0.175             1.190               3       (135,83) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__68308|in[0]                                                                                                                        lut          0.054             1.244               3       (136,85) 
LUT__68308|out                                                                                                                          lut          0.000             1.244               3       (136,85) 
n44367                                                                                                                                  net          0.155             1.399               3       (136,85) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__68309|in[0]                                                                                                                        lut          0.054             1.453               3       (134,84) 
LUT__68309|out                                                                                                                          lut          0.000             1.453               3       (134,84) 
n23596                                                                                                                                  net          0.097             1.550               3       (134,84) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__68310|in[0]                                                                                                                        lut          0.054             1.604               3       (134,79) 
LUT__68310|out                                                                                                                          lut          0.000             1.604               2       (134,79) 
n23588                                                                                                                                  net          0.288             1.892               2       (134,79) 
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.050             1.942               2       (133,79) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             1.942               2       (133,79) 
n1274                                                                                                                                   net          0.000             1.942               2       (133,79) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.021             1.963               2       (133,80) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             1.963               2       (133,80) 
n1282                                                                                                                                   net          0.000             1.963               2       (133,80) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.021             1.984               2       (133,81) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             1.984               2       (133,81) 
n22074                                                                                                                                  net          0.000             1.984               2       (133,81) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.021             2.005               2       (133,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.005               2       (133,82) 
n22072                                                                                                                                  net          0.000             2.005               2       (133,82) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.021             2.026               2       (133,83) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.026               2       (133,83) 
n22070                                                                                                                                  net          0.000             2.026               2       (133,83) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.084             2.110               2       (133,84) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|O                            adder        0.000             2.110               2       (133,84) 
n22067                                                                                                                                  net          0.102             2.212               2       (133,84) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__67417|in[0]                                                                                                                        lut          0.054             2.266               2       (133,86) 
LUT__67417|out                                                                                                                          lut          0.000             2.266               2       (133,86) 
n44831                                                                                                                                  net          0.609             2.875               2       (133,86) 
   Routing elements:
      Manhattan distance of X:7, Y:36
LUT__67418|in[1]                                                                                                                        lut          0.054             2.929               2       (140,50) 
LUT__67418|out                                                                                                                          lut          0.000             2.929               8       (140,50) 
n44832                                                                                                                                  net          0.531             3.460               8       (140,50) 
   Routing elements:
      Manhattan distance of X:41, Y:11
LUT__67512|in[0]                                                                                                                        lut          0.054             3.514               8       (181,39) 
LUT__67512|out                                                                                                                          lut          0.000             3.514               5       (181,39) 
n44904                                                                                                                                  net          0.482             3.996               5       (181,39) 
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__67880|in[3]                                                                                                                        lut          0.055             4.051               5       (177,41) 
LUT__67880|out                                                                                                                          lut          0.000             4.051             190       (177,41) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          1.327             5.378             190       (177,41) 
   Routing elements:
      Manhattan distance of X:18, Y:128
LUT__68010|in[1]                                                                                                                        lut          0.055             5.433             190       (159,169)
LUT__68010|out                                                                                                                          lut          0.000             5.433              41       (159,169)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.215             6.648              41       (159,169)
   Routing elements:
      Manhattan distance of X:6, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CE                    srl8         0.091             6.739              41       (153,171)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_96m                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_96m                                                                                                                  inpad        0.110             0.110             1625      (0,162)  
clk_96m                                                                                                                  net          1.727             1.837             1625      (0,162)  
   Routing elements:
      Manhattan distance of X:153, Y:9
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.837             1625      (153,171)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst|CE                  
Launch Clock  : clk_96m (RISE)                                                                                                                        
Capture Clock : clk_96m (RISE)                                                                                                                        
Slack         : 3.568 (required time - arrival time)                                                                                                  
Delay         : 6.535                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 6.739
--------------------------------------
End-of-path arrival time       : 8.576

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_96m                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                   inpad        0.110             0.110             1625       (0,162) 
clk_96m                                                                                                                                   net          1.727             1.837             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:139, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.837             1625       (139,88)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.113             0.113               4       (139,88) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.350             0.463               4       (139,88) 
   Routing elements:
      Manhattan distance of X:3, Y:8
LUT__68305|in[1]                                                                                                                        lut          0.054             0.517               4       (136,80) 
LUT__68305|out                                                                                                                          lut          0.000             0.517               3       (136,80) 
n44361                                                                                                                                  net          0.083             0.600               3       (136,80) 
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__68306|in[0]                                                                                                                        lut          0.054             0.654               3       (136,83) 
LUT__68306|out                                                                                                                          lut          0.000             0.654               3       (136,83) 
n44363                                                                                                                                  net          0.306             0.960               3       (136,83) 
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68307|in[0]                                                                                                                        lut          0.055             1.015               3       (135,83) 
LUT__68307|out                                                                                                                          lut          0.000             1.015               3       (135,83) 
n44365                                                                                                                                  net          0.175             1.190               3       (135,83) 
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__68308|in[0]                                                                                                                        lut          0.054             1.244               3       (136,85) 
LUT__68308|out                                                                                                                          lut          0.000             1.244               3       (136,85) 
n44367                                                                                                                                  net          0.155             1.399               3       (136,85) 
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__68309|in[0]                                                                                                                        lut          0.054             1.453               3       (134,84) 
LUT__68309|out                                                                                                                          lut          0.000             1.453               3       (134,84) 
n23596                                                                                                                                  net          0.097             1.550               3       (134,84) 
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__68310|in[0]                                                                                                                        lut          0.054             1.604               3       (134,79) 
LUT__68310|out                                                                                                                          lut          0.000             1.604               2       (134,79) 
n23588                                                                                                                                  net          0.288             1.892               2       (134,79) 
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.050             1.942               2       (133,79) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             1.942               2       (133,79) 
n1274                                                                                                                                   net          0.000             1.942               2       (133,79) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.021             1.963               2       (133,80) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             1.963               2       (133,80) 
n1282                                                                                                                                   net          0.000             1.963               2       (133,80) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.021             1.984               2       (133,81) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             1.984               2       (133,81) 
n22074                                                                                                                                  net          0.000             1.984               2       (133,81) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.021             2.005               2       (133,82) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.005               2       (133,82) 
n22072                                                                                                                                  net          0.000             2.005               2       (133,82) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.021             2.026               2       (133,83) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.026               2       (133,83) 
n22070                                                                                                                                  net          0.000             2.026               2       (133,83) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.084             2.110               2       (133,84) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|O                            adder        0.000             2.110               2       (133,84) 
n22067                                                                                                                                  net          0.102             2.212               2       (133,84) 
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__67417|in[0]                                                                                                                        lut          0.054             2.266               2       (133,86) 
LUT__67417|out                                                                                                                          lut          0.000             2.266               2       (133,86) 
n44831                                                                                                                                  net          0.609             2.875               2       (133,86) 
   Routing elements:
      Manhattan distance of X:7, Y:36
LUT__67418|in[1]                                                                                                                        lut          0.054             2.929               2       (140,50) 
LUT__67418|out                                                                                                                          lut          0.000             2.929               8       (140,50) 
n44832                                                                                                                                  net          0.531             3.460               8       (140,50) 
   Routing elements:
      Manhattan distance of X:41, Y:11
LUT__67512|in[0]                                                                                                                        lut          0.054             3.514               8       (181,39) 
LUT__67512|out                                                                                                                          lut          0.000             3.514               5       (181,39) 
n44904                                                                                                                                  net          0.482             3.996               5       (181,39) 
   Routing elements:
      Manhattan distance of X:4, Y:2
LUT__67880|in[3]                                                                                                                        lut          0.055             4.051               5       (177,41) 
LUT__67880|out                                                                                                                          lut          0.000             4.051             190       (177,41) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          1.327             5.378             190       (177,41) 
   Routing elements:
      Manhattan distance of X:18, Y:128
LUT__68010|in[1]                                                                                                                        lut          0.055             5.433             190       (159,169)
LUT__68010|out                                                                                                                          lut          0.000             5.433              41       (159,169)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.215             6.648              41       (159,169)
   Routing elements:
      Manhattan distance of X:6, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst|CE                    srl8         0.091             6.739              41       (153,175)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_96m                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_96m                                                                                                                  inpad        0.110             0.110             1625      (0,162)  
clk_96m                                                                                                                  net          1.727             1.837             1625      (0,162)  
   Routing elements:
      Manhattan distance of X:153, Y:13
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst|CLK    srl8         0.000             1.837             1625      (153,175)

---------- Path Details for Max Critical Paths (end) ---------------

---------- 4. Path Details for Min Critical Paths (begin) ----------

################################################################################
Path Detail Report (tac_clk vs clk_96m)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|CLK  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i9_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                               
Capture Clock : clk_96m (RISE)                                                                                                                               
Slack         : 0.011 (arrival time - required time)                                                                                                         
Delay         : 0.594                                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.219
+ Clock To Q + Data Path Delay : 0.590
--------------------------------------
End-of-path arrival time       : 1.809

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.728
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.798

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                                        net          1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:53, Y:12
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.219             283        (55,12)

Data Path
                                                                    name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF|Q         ff           0.072            0.072              2         (55,12)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]              net          0.594            0.666              2         (55,12)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i9_2|D     srl8        -0.076            0.590              2         (60,12)

Capture Clock Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
clk_96m                                                                                                                                            inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                            inpad        0.070             0.070             1625       (0,162)
clk_96m                                                                                                                                            net          1.658             1.728             1625       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:150
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i9_2|CLK    srl8         0.000             1.728             1625       (60,12)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_96m (RISE)                                                                                                                                
Slack         : 0.014 (arrival time - required time)                                                                                                          
Delay         : 0.597                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.219
+ Clock To Q + Data Path Delay : 0.593
--------------------------------------
End-of-path arrival time       : 1.812

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.728
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.798

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                                        net          1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:46, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|CLK    ff           0.000             1.219             283        (62,29)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF|Q          ff           0.072            0.072              2         (62,29)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]               net          0.597            0.669              2         (62,29)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2|D     srl8        -0.076            0.593              2         (57,29)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_96m                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                             inpad        0.070             0.070             1625       (0,162)
clk_96m                                                                                                                                             net          1.658             1.728             1625       (0,162)
   Routing elements:
      Manhattan distance of X:57, Y:133
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i14_2|CLK    srl8         0.000             1.728             1625       (57,29)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_96m (RISE)                                                                                                                                
Slack         : 0.017 (arrival time - required time)                                                                                                          
Delay         : 0.600                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.219
+ Clock To Q + Data Path Delay : 0.596
--------------------------------------
End-of-path arrival time       : 1.815

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.728
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.798

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                                        net          1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:77, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.219             283        (31,20)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF|Q          ff           0.072            0.072              2         (31,20)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]               net          0.600            0.672              2         (31,20)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2|D     srl8        -0.076            0.596              2         (36,20)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_96m                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                             inpad        0.070             0.070             1625       (0,162)
clk_96m                                                                                                                                             net          1.658             1.728             1625       (0,162)
   Routing elements:
      Manhattan distance of X:36, Y:142
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i11_2|CLK    srl8         0.000             1.728             1625       (36,20)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_96m (RISE)                                                                                                                                
Slack         : 0.017 (arrival time - required time)                                                                                                          
Delay         : 0.600                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.219
+ Clock To Q + Data Path Delay : 0.596
--------------------------------------
End-of-path arrival time       : 1.815

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.728
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.798

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                                        net          1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:77, Y:24
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.219             283        (31,24)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF|Q          ff           0.072            0.072              2         (31,24)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]               net          0.600            0.672              2         (31,24)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2|D     srl8        -0.076            0.596              2         (36,24)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_96m                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                             inpad        0.070             0.070             1625       (0,162)
clk_96m                                                                                                                                             net          1.658             1.728             1625       (0,162)
   Routing elements:
      Manhattan distance of X:36, Y:138
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i13_2|CLK    srl8         0.000             1.728             1625       (36,24)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i10_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_96m (RISE)                                                                                                                                
Slack         : 0.023 (arrival time - required time)                                                                                                          
Delay         : 0.606                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.219
+ Clock To Q + Data Path Delay : 0.602
--------------------------------------
End-of-path arrival time       : 1.821

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.728
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.798

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                                        net          1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:46, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.219             283        (62,16)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF|Q          ff           0.072            0.072              2         (62,16)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]               net          0.606            0.678              2         (62,16)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i10_2|D     srl8        -0.076            0.602              2         (57,16)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_96m                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                             inpad        0.070             0.070             1625       (0,162)
clk_96m                                                                                                                                             net          1.658             1.728             1625       (0,162)
   Routing elements:
      Manhattan distance of X:57, Y:146
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i10_2|CLK    srl8         0.000             1.728             1625       (57,16)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|CLK  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i8_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                               
Capture Clock : clk_96m (RISE)                                                                                                                               
Slack         : 0.026 (arrival time - required time)                                                                                                         
Delay         : 0.699                                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.219
+ Clock To Q + Data Path Delay : 0.688
--------------------------------------
End-of-path arrival time       : 1.907

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.811
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.881

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                                        net          1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:66, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.219             283        (42,25)

Data Path
                                                                    name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF|Q         ff           0.072            0.072              2         (42,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]              net          0.699            0.771              2         (42,25)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i8_2|D     srl8        -0.083            0.688              2         (42,20)

Capture Clock Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
clk_96m                                                                                                                                            inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                            inpad        0.070             0.070             1625       (0,162)
clk_96m                                                                                                                                            net          1.741             1.811             1625       (0,162)
   Routing elements:
      Manhattan distance of X:42, Y:142
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i8_2|CLK    srl8         0.000             1.811             1625       (42,20)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2|D
Launch Clock  : tac_clk (RISE)                                                                                                                                
Capture Clock : clk_96m (RISE)                                                                                                                                
Slack         : 0.028 (arrival time - required time)                                                                                                          
Delay         : 0.701                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.219
+ Clock To Q + Data Path Delay : 0.690
--------------------------------------
End-of-path arrival time       : 1.909

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.811
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.881

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
tac_clk                                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                        inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                                        net          1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:42, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.219             283        (66,25)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF|Q          ff           0.072            0.072              2         (66,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]               net          0.701            0.773              2         (66,25)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2|D     srl8        -0.083            0.690              2         (66,20)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
clk_96m                                                                                                                                             inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                             inpad        0.070             0.070             1625       (0,162)
clk_96m                                                                                                                                             net          1.741             1.811             1625       (0,162)
   Routing elements:
      Manhattan distance of X:66, Y:142
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i12_2|CLK    srl8         0.000             1.811             1625       (66,20)

################################################################################
Path Detail Report (tdqss_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[7]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[1]~FF|D    
Launch Clock  : tdqss_clk (RISE)                                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                                         
Slack         : 0.092 (arrival time - required time)                                                                                     
Delay         : 0.090                                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.226
+ Clock To Q + Data Path Delay : 0.162
--------------------------------------
End-of-path arrival time       : 1.388

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.226
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.296

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                    net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:90, Y:46
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[7]~FF|CLK    ff           0.000             1.226             124        (199,46)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[7]~FF|Q     ff          0.072             0.072              19        (199,46)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[7]          net         0.056             0.128              19        (199,46)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__69059|in[2]                                                                                                            lut         0.034             0.162              19        (197,46)
LUT__69059|out                                                                                                              lut         0.000             0.162               2        (197,46)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[1]~FF|D       ff          0.000             0.162               2        (197,46)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tdqss_clk                                                                                                                  inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                  inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                  net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:88, Y:46
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_dqs_cnt[1]~FF|CLK    ff           0.000             1.226             124        (197,46)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]~FF|CLK  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                   
Capture Clock : tdqss_clk (RISE)                                                                                                   
Slack         : 0.097 (arrival time - required time)                                                                               
Delay         : 0.095                                                                                                              

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.226
+ Clock To Q + Data Path Delay : 0.167
--------------------------------------
End-of-path arrival time       : 1.393

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.226
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.296

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                            net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:96, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]~FF|CLK    ff           0.000             1.226             124        (205,60)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]~FF|Q         ff          0.072             0.072              7         (205,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]              net         0.061             0.133              7         (205,60)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__68770|in[1]                                                                                                        lut         0.034             0.167              7         (205,58)
LUT__68770|out                                                                                                          lut         0.000             0.167              2         (205,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|D     ff          0.000             0.167              2         (205,58)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:96, Y:58
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.226             124        (205,58)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : o_dqs_n_oe[0]~FF|CLK                
Path End      : o_dqs_oe[0]                         
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.100 (arrival time - required time)
Delay         : 0.232                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.226
+ Clock To Q + Data Path Delay : 0.304
--------------------------------------
End-of-path arrival time       : 1.530

Constraint                     :  0.000
+ Capture Clock Path Delay     :  1.220
+ Clock Uncertainty            :  0.070
- Output Delay                 : -0.140
---------------------------------------
End-of-path required time      :  1.430

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tdqss_clk               inpad        0.000             0.000               0        (109,0)
tdqss_clk               inpad        0.070             0.070             124        (109,0)
tdqss_clk               net          1.156             1.226             124        (109,0)
   Routing elements:
      Manhattan distance of X:90, Y:2
o_dqs_n_oe[0]~FF|CLK    ff           0.000             1.226             124        (199,2)

Data Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
o_dqs_n_oe[0]~FF|Q    ff           0.072             0.072              5         (199,2)
o_dqs_n_oe[0]         net          0.204             0.276              5         (199,2)
   Routing elements:
      Manhattan distance of X:10, Y:2
o_dqs_oe[0]           outpad       0.028             0.304              5         (189,0)
o_dqs_oe[0]           outpad       0.000             0.304              0         (189,0)

Capture Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
tdqss_clk                 inpad        0.000             0.000               0        (109,0)
tdqss_clk                 inpad        0.070             0.070             124        (109,0)
tdqss_clk                 net          1.122             1.192             124        (109,0)
   Routing elements:
      Manhattan distance of X:65, Y:0
tdqss_clk~CLKOUT~174~1    outpad       0.028             1.220             124        (174,0)
tdqss_clk~CLKOUT~174~1    outpad       0.000             1.220               0        (174,0)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[5]~FF|D 
Launch Clock  : tdqss_clk (RISE)                                                                                                                     
Capture Clock : tdqss_clk (RISE)                                                                                                                     
Slack         : 0.102 (arrival time - required time)                                                                                                 
Delay         : 0.107                                                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.276
+ Clock To Q + Data Path Delay : 0.172
--------------------------------------
End-of-path arrival time       : 1.448

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.276
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.346

Launch Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                                net          1.206             1.276             124        (109,0) 
   Routing elements:
      Manhattan distance of X:97, Y:52
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.276             124        (206,52)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|Q       ff          0.179            0.179              2         (206,52)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[5]~FF|D      ff         -0.007            0.172              2         (206,53)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
tdqss_clk                                                                                                                                 inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                 inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                                 net          1.206             1.276             124        (109,0) 
   Routing elements:
      Manhattan distance of X:97, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.276             124        (206,53)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                                 
Slack         : 0.103 (arrival time - required time)                                                                             
Delay         : 0.101                                                                                                            

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.226
+ Clock To Q + Data Path Delay : 0.173
--------------------------------------
End-of-path arrival time       : 1.399

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.226
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.296

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                            net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:96, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]~FF|CLK    ff           0.000             1.226             124        (205,60)

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]~FF|Q     ff          0.072             0.072              7         (205,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]          net         0.067             0.139              7         (205,60)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__68769|in[1]                                                                                                    lut         0.034             0.173              7         (205,62)
LUT__68769|out                                                                                                      lut         0.000             0.173              3         (205,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|D     ff          0.000             0.173              3         (205,62)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                            net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:96, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK    ff           0.000             1.226             124        (205,62)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FF|CLK  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                   
Capture Clock : tdqss_clk (RISE)                                                                                                   
Slack         : 0.103 (arrival time - required time)                                                                               
Delay         : 0.101                                                                                                              

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.226
+ Clock To Q + Data Path Delay : 0.173
--------------------------------------
End-of-path arrival time       : 1.399

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.226
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.296

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                            net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:90, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FF|CLK    ff           0.000             1.226             124        (199,53)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FF|Q         ff          0.072             0.072              9         (199,53)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]              net         0.067             0.139              9         (199,53)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__68749|in[0]                                                                                                        lut         0.034             0.173              9         (199,55)
LUT__68749|out                                                                                                          lut         0.000             0.173              2         (199,55)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|D     ff          0.000             0.173              2         (199,55)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:90, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.226             124        (199,55)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                                 
Slack         : 0.103 (arrival time - required time)                                                                             
Delay         : 0.101                                                                                                            

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.226
+ Clock To Q + Data Path Delay : 0.173
--------------------------------------
End-of-path arrival time       : 1.399

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.226
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.296

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                            net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:90, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FF|CLK    ff           0.000             1.226             124        (199,53)

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]~FF|Q     ff          0.072             0.072              9         (199,53)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[0]          net         0.067             0.139              9         (199,53)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__68750|in[0]                                                                                                    lut         0.034             0.173              9         (199,50)
LUT__68750|out                                                                                                      lut         0.000             0.173              3         (199,50)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FF|D     ff          0.000             0.173              3         (199,50)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                            net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:90, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FF|CLK    ff           0.000             1.226             124        (199,50)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/r_ac_re~FF|CLK
Path End      : addr[15]~FF|D                                                                                    
Launch Clock  : tdqss_clk (RISE)                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                 
Slack         : 0.103 (arrival time - required time)                                                             
Delay         : 0.101                                                                                            

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.226
+ Clock To Q + Data Path Delay : 0.173
--------------------------------------
End-of-path arrival time       : 1.399

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.226
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.296

Launch Clock Path
                                              name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================
tdqss_clk                                                                                            inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                            inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                            net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:90, Y:28
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/r_ac_re~FF|CLK    ff           0.000             1.226             124        (199,28)

Data Path
                                             name                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/r_ac_re~FF|Q     ff          0.072             0.072              28        (199,28)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/r_ac_re          net         0.067             0.139              28        (199,28)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__68787|in[2]                                                                                    lut         0.034             0.173              28        (199,30)
LUT__68787|out                                                                                      lut         0.000             0.173               2        (199,30)
addr[15]~FF|D                                                                                       ff          0.000             0.173               2        (199,30)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
tdqss_clk          inpad        0.000             0.000               0        (109,0) 
tdqss_clk          inpad        0.070             0.070             124        (109,0) 
tdqss_clk          net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:90, Y:30
addr[15]~FF|CLK    ff           0.000             1.226             124        (199,30)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FF|CLK  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                   
Capture Clock : tdqss_clk (RISE)                                                                                                   
Slack         : 0.103 (arrival time - required time)                                                                               
Delay         : 0.101                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.226
+ Clock To Q + Data Path Delay : 0.173
--------------------------------------
End-of-path arrival time       : 1.399

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.226
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.296

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                            net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:90, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FF|CLK    ff           0.000             1.226             124        (199,50)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[1]~FF|Q          ff         0.173             0.173              9         (199,50)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|D      ff         0.000             0.173              9         (199,54)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:90, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.226             124        (199,54)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[5]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                 
Capture Clock : tdqss_clk (RISE)                                                                                                 
Slack         : 0.104 (arrival time - required time)                                                                             
Delay         : 0.102                                                                                                            

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.226
+ Clock To Q + Data Path Delay : 0.174
--------------------------------------
End-of-path arrival time       : 1.400

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.226
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.296

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                            net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:96, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]~FF|CLK    ff           0.000             1.226             124        (205,60)

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]~FF|Q     ff          0.072             0.072              7         (205,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[4]          net         0.068             0.140              7         (205,60)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__68720|in[1]                                                                                                    lut         0.034             0.174              7         (205,57)
LUT__68720|out                                                                                                      lut         0.000             0.174              4         (205,57)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[5]~FF|D     ff          0.000             0.174              4         (205,57)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                            net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:96, Y:57
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[5]~FF|CLK    ff           0.000             1.226             124        (205,57)

################################################################################
Path Detail Report (tdqss_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.127 (arrival time - required time)                                                                                               
Delay         : 0.149                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.226
+ Clock To Q + Data Path Delay : 0.214
--------------------------------------
End-of-path arrival time       : 1.440

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.243
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.313

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:90, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.226             124        (199,54)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|Q                      ff          0.221            0.221              3         (199,54)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         -0.007            0.214              3         (202,59)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                 net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:90, Y:59
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.243             741        (202,59)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.180 (arrival time - required time)                                                                                               
Delay         : 0.202                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.226
+ Clock To Q + Data Path Delay : 0.267
--------------------------------------
End-of-path arrival time       : 1.493

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.243
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.313

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:90, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.226             124        (199,55)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|Q                      ff          0.274            0.274              3         (199,55)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         -0.007            0.267              3         (202,53)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                 net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:90, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.243             741        (202,53)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.182 (arrival time - required time)                                                                                               
Delay         : 0.204                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.226
+ Clock To Q + Data Path Delay : 0.269
--------------------------------------
End-of-path arrival time       : 1.495

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.243
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.313

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:90, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.226             124        (199,62)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|Q                      ff          0.276            0.276              3         (199,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         -0.007            0.269              3         (202,66)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                 net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:90, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.243             741        (202,66)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.203 (arrival time - required time)                                                                                               
Delay         : 0.225                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.226
+ Clock To Q + Data Path Delay : 0.290
--------------------------------------
End-of-path arrival time       : 1.516

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.243
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.313

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                            net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:96, Y:62
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK    ff           0.000             1.226             124        (205,62)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|Q                          ff          0.297            0.297              4         (205,62)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         -0.007            0.290              4         (202,63)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                 net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:90, Y:63
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.243             741        (202,63)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.228 (arrival time - required time)                                                                                               
Delay         : 0.250                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.226
+ Clock To Q + Data Path Delay : 0.315
--------------------------------------
End-of-path arrival time       : 1.541

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.243
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.313

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:90, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.226             124        (199,51)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|Q                      ff          0.322            0.322              3         (199,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         -0.007            0.315              3         (202,55)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                 net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:90, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.243             741        (202,55)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.235 (arrival time - required time)                                                                                               
Delay         : 0.200                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.226
+ Clock To Q + Data Path Delay : 0.272
--------------------------------------
End-of-path arrival time       : 1.498

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.193
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.263

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:96, Y:61
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.226             124        (205,61)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|Q                      ff         0.272             0.272              3         (205,61)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.000             0.272              3         (209,60)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                 net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:97, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.193             741        (209,60)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.245 (arrival time - required time)                                                                                               
Delay         : 0.210                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.226
+ Clock To Q + Data Path Delay : 0.282
--------------------------------------
End-of-path arrival time       : 1.508

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.193
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.263

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:96, Y:58
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.226             124        (205,58)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|Q                      ff         0.282             0.282              3         (205,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.000             0.282              3         (209,56)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                 net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:97, Y:56
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.193             741        (209,56)

################################################################################
Path Detail Report (core_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.063 (arrival time - required time)                                                                                               
Delay         : 0.151                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.216
--------------------------------------
End-of-path arrival time       : 1.409

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.276
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.346

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                   inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                   net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:99, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.193             741        (211,54)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|Q                    ff          0.223            0.223              3         (211,54)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         -0.007            0.216              3         (206,52)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                                net          1.206             1.276             124        (109,0) 
   Routing elements:
      Manhattan distance of X:97, Y:52
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.276             124        (206,52)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.063 (arrival time - required time)                                                                                               
Delay         : 0.094                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.166
--------------------------------------
End-of-path arrival time       : 1.359

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.226
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.296

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                   inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                   net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:97, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.193             741        (209,47)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|Q                    ff         0.166             0.166              3         (209,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.000             0.166              3         (205,47)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                                net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:96, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.226             124        (205,47)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.199 (arrival time - required time)                                                                                               
Delay         : 0.180                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.243
+ Clock To Q + Data Path Delay : 0.252
--------------------------------------
End-of-path arrival time       : 1.495

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.226
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.296

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                   inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                   net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:88, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.243             741        (200,40)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|Q                    ff         0.252             0.252              3         (200,40)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.000             0.252              3         (197,50)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                                net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:88, Y:50
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.226             124        (197,50)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                              
Capture Clock : tdqss_clk (RISE)                                                                                                             
Slack         : 0.219 (arrival time - required time)                                                                                         
Delay         : 0.250                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.322
--------------------------------------
End-of-path arrival time       : 1.515

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.226
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.296

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                  inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                  net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:81, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK    ff           0.000             1.193             741        (193,34)

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|Q               ff         0.322             0.322              2         (193,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D      ff         0.000             0.322              2         (197,42)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                          inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                          net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:88, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|CLK    ff           0.000             1.226             124        (197,42)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.220 (arrival time - required time)                                                                                               
Delay         : 0.201                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.243
+ Clock To Q + Data Path Delay : 0.273
--------------------------------------
End-of-path arrival time       : 1.516

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.226
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.296

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                   inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                   net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:90, Y:52
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.243             741        (202,52)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|Q                    ff         0.273             0.273              3         (202,52)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         0.000             0.273              3         (205,54)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                                net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:96, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.226             124        (205,54)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.237 (arrival time - required time)                                                                                               
Delay         : 0.218                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.243
+ Clock To Q + Data Path Delay : 0.290
--------------------------------------
End-of-path arrival time       : 1.533

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.226
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.296

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                   inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                   net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:90, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.243             741        (202,47)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|Q                    ff         0.290             0.290              3         (202,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.000             0.290              3         (205,49)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                                net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:96, Y:49
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.226             124        (205,49)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.329 (arrival time - required time)                                                                                               
Delay         : 0.360                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.432
--------------------------------------
End-of-path arrival time       : 1.625

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.226
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.296

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                               inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                               net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:99, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.193             741        (211,55)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|Q                        ff         0.432             0.432              4         (211,55)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.000             0.432              4         (197,61)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                                net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:88, Y:61
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.226             124        (197,61)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.425 (arrival time - required time)                                                                                               
Delay         : 0.456                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.528
--------------------------------------
End-of-path arrival time       : 1.721

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.226
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.296

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                   inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                   net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:97, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.193             741        (209,55)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|Q                    ff         0.528             0.528              3         (209,55)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         0.000             0.528              3         (197,68)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                                net          1.156             1.226             124        (109,0) 
   Routing elements:
      Manhattan distance of X:88, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.226             124        (197,68)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 0.708 (arrival time - required time)                                                                                                                       
Delay         : 0.669                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.320
+ Clock To Q + Data Path Delay : 0.734
--------------------------------------
End-of-path arrival time       : 2.054

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.276
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.346

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                   inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                   net          1.250             1.320             741        (112,0) 
   Routing elements:
      Manhattan distance of X:13, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.320             741        (125,53)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff           0.072            0.072             729        (125,53)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net          0.669            0.741             729        (125,53)
   Routing elements:
      Manhattan distance of X:92, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          -0.007            0.734             729        (217,21)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                                       inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                                                       net          1.206             1.276             124        (109,0) 
   Routing elements:
      Manhattan distance of X:108, Y:21
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.276             124        (217,21)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 0.708 (arrival time - required time)                                                                                                                       
Delay         : 0.669                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.320
+ Clock To Q + Data Path Delay : 0.734
--------------------------------------
End-of-path arrival time       : 2.054

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.276
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.346

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                   inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                   net          1.250             1.320             741        (112,0) 
   Routing elements:
      Manhattan distance of X:13, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.320             741        (125,53)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff           0.072            0.072             729        (125,53)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net          0.669            0.741             729        (125,53)
   Routing elements:
      Manhattan distance of X:92, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          -0.007            0.734             729        (217,20)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (109,0) 
tdqss_clk                                                                                                                                                       inpad        0.070             0.070             124        (109,0) 
tdqss_clk                                                                                                                                                       net          1.206             1.276             124        (109,0) 
   Routing elements:
      Manhattan distance of X:108, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.276             124        (217,20)

################################################################################
Path Detail Report (core_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[2]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                          
Capture Clock : core_clk (RISE)                                                                                                          
Slack         : 0.024 (arrival time - required time)                                                                                     
Delay         : 0.208                                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.320
+ Clock To Q + Data Path Delay : 0.242
--------------------------------------
End-of-path arrival time       : 1.562

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.468
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.538

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                     inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                     net          1.250             1.320             741        (112,0) 
   Routing elements:
      Manhattan distance of X:13, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[0]~FF|CLK    ff           0.000             1.320             741        (125,66)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[0]~FF|Q     ff           0.072            0.072              7         (125,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[0]          net          0.173            0.245              7         (125,66)
   Routing elements:
      Manhattan distance of X:1, Y:3
LUT__69658|in[1]                                                                                                            lut          0.035            0.280              7         (126,63)
LUT__69658|out                                                                                                              lut          0.000            0.280              2         (126,63)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[2]~FF|D     ff          -0.038            0.242              2         (126,63)

Capture Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                     inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                     net          1.398             1.468             741        (112,0) 
   Routing elements:
      Manhattan distance of X:14, Y:63
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[2]~FF|CLK    ff           0.000             1.468             741        (126,63)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][0]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                               
Capture Clock : core_clk (RISE)                                                                                                               
Slack         : 0.034 (arrival time - required time)                                                                                          
Delay         : 0.089                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.154
--------------------------------------
End-of-path arrival time       : 1.347

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.243
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.313

Launch Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
core_clk                                                                                                                         inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                         inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                         net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:34, Y:61
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][0]~FF|CLK    ff           0.000             1.193             741        (146,61)

Data Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[0][0]~FF|Q         ff          0.161            0.161              2         (146,61)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][0]~FF|D      ff         -0.007            0.154              2         (144,61)

Capture Clock Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
core_clk                                                                                                                            inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                            inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                            net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:32, Y:61
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[0][0]~FF|CLK    ff           0.000             1.243             741        (144,61)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                       
Capture Clock : core_clk (RISE)                                                                                                       
Slack         : 0.064 (arrival time - required time)                                                                                  
Delay         : 0.107                                                                                                                 

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.529
+ Clock To Q + Data Path Delay : 0.134
--------------------------------------
End-of-path arrival time       : 1.663

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.529
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.599

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                  inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                  net          1.459             1.529             741        (112,0) 
   Routing elements:
      Manhattan distance of X:19, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|CLK    ff           0.000             1.529             741        (131,47)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|Q     ff           0.072            0.072              9         (131,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]          net          0.073            0.145              9         (131,47)
LUT__69445|in[2]                                                                                                         lut          0.034            0.179              9         (131,47)
LUT__69445|out                                                                                                           lut          0.000            0.179              2         (131,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D     ff          -0.045            0.134              2         (131,47)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                  inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                  net          1.459             1.529             741        (112,0) 
   Routing elements:
      Manhattan distance of X:19, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|CLK    ff           0.000             1.529             741        (131,47)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][6]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                               
Capture Clock : core_clk (RISE)                                                                                                               
Slack         : 0.066 (arrival time - required time)                                                                                          
Delay         : 0.121                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.186
--------------------------------------
End-of-path arrival time       : 1.379

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.243
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.313

Launch Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
core_clk                                                                                                                         inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                         inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                         net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:31, Y:73
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][6]~FF|CLK    ff           0.000             1.193             741        (143,73)

Data Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[3][6]~FF|Q         ff          0.193            0.193              2         (143,73)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][6]~FF|D      ff         -0.007            0.186              2         (148,73)

Capture Clock Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
core_clk                                                                                                                            inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                            inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                            net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:36, Y:73
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[3][6]~FF|CLK    ff           0.000             1.243             741        (148,73)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[0]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                             
Slack         : 0.069 (arrival time - required time)                                                                                        
Delay         : 0.112                                                                                                                       

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.529
+ Clock To Q + Data Path Delay : 0.139
--------------------------------------
End-of-path arrival time       : 1.668

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.529
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.599

Launch Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                        inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                        net          1.459             1.529             741        (112,0) 
   Routing elements:
      Manhattan distance of X:19, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[0]~FF|CLK    ff           0.000             1.529             741        (131,60)

Data Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[0]~FF|Q     ff           0.072            0.072              4         (131,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[0]          net          0.078            0.150              4         (131,60)
LUT__69348|in[2]                                                                                                               lut          0.034            0.184              4         (131,60)
LUT__69348|out                                                                                                                 lut          0.000            0.184              2         (131,60)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[0]~FF|D     ff          -0.045            0.139              2         (131,60)

Capture Clock Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
core_clk                                                                                                                        inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                        inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                        net          1.459             1.529             741        (112,0) 
   Routing elements:
      Manhattan distance of X:19, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter_counter[0]~FF|CLK    ff           0.000             1.529             741        (131,60)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                  
Capture Clock : core_clk (RISE)                                                                                                  
Slack         : 0.074 (arrival time - required time)                                                                             
Delay         : 0.110                                                                                                            

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.468
+ Clock To Q + Data Path Delay : 0.144
--------------------------------------
End-of-path arrival time       : 1.612

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.468
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.538

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                             inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                             net          1.398             1.468             741        (112,0) 
   Routing elements:
      Manhattan distance of X:14, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|CLK    ff           0.000             1.468             741        (126,54)

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|Q     ff           0.072            0.072              3         (126,54)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter          net          0.075            0.147              3         (126,54)
LUT__69355|in[1]                                                                                                    lut          0.035            0.182              3         (126,54)
LUT__69355|out                                                                                                      lut          0.000            0.182              2         (126,54)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|D     ff          -0.038            0.144              2         (126,54)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                             inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                             net          1.398             1.468             741        (112,0) 
   Routing elements:
      Manhattan distance of X:14, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/arbiter~FF|CLK    ff           0.000             1.468             741        (126,54)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[8]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[9]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                          
Capture Clock : core_clk (RISE)                                                                                                          
Slack         : 0.074 (arrival time - required time)                                                                                     
Delay         : 0.110                                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.468
+ Clock To Q + Data Path Delay : 0.144
--------------------------------------
End-of-path arrival time       : 1.612

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.468
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.538

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                     inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                     net          1.398             1.468             741        (112,0) 
   Routing elements:
      Manhattan distance of X:14, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[8]~FF|CLK    ff           0.000             1.468             741        (126,74)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[8]~FF|Q     ff           0.072            0.072              5         (126,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[8]          net          0.075            0.147              5         (126,74)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__69669|in[2]                                                                                                            lut          0.035            0.182              5         (126,75)
LUT__69669|out                                                                                                              lut          0.000            0.182              2         (126,75)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[9]~FF|D     ff          -0.038            0.144              2         (126,75)

Capture Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                     inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                     net          1.398             1.468             741        (112,0) 
   Routing elements:
      Manhattan distance of X:14, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[9]~FF|CLK    ff           0.000             1.468             741        (126,75)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[8]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[8]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                          
Capture Clock : core_clk (RISE)                                                                                                          
Slack         : 0.074 (arrival time - required time)                                                                                     
Delay         : 0.110                                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.468
+ Clock To Q + Data Path Delay : 0.144
--------------------------------------
End-of-path arrival time       : 1.612

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.468
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.538

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                     inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                     net          1.398             1.468             741        (112,0) 
   Routing elements:
      Manhattan distance of X:14, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[8]~FF|CLK    ff           0.000             1.468             741        (126,74)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[8]~FF|Q     ff           0.072            0.072              5         (126,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[8]          net          0.075            0.147              5         (126,74)
LUT__69668|in[2]                                                                                                            lut          0.035            0.182              5         (126,74)
LUT__69668|out                                                                                                              lut          0.000            0.182              2         (126,74)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[8]~FF|D     ff          -0.038            0.144              2         (126,74)

Capture Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                     inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                     net          1.398             1.468             741        (112,0) 
   Routing elements:
      Manhattan distance of X:14, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[8]~FF|CLK    ff           0.000             1.468             741        (126,74)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[3]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                          
Capture Clock : core_clk (RISE)                                                                                                          
Slack         : 0.074 (arrival time - required time)                                                                                     
Delay         : 0.110                                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.468
+ Clock To Q + Data Path Delay : 0.144
--------------------------------------
End-of-path arrival time       : 1.612

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.468
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.538

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                     inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                     net          1.398             1.468             741        (112,0) 
   Routing elements:
      Manhattan distance of X:14, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[3]~FF|CLK    ff           0.000             1.468             741        (126,66)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[3]~FF|Q     ff           0.072            0.072              5         (126,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[3]          net          0.075            0.147              5         (126,66)
LUT__69660|in[1]                                                                                                            lut          0.035            0.182              5         (126,66)
LUT__69660|out                                                                                                              lut          0.000            0.182              2         (126,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[3]~FF|D     ff          -0.038            0.144              2         (126,66)

Capture Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                     inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                     net          1.398             1.468             741        (112,0) 
   Routing elements:
      Manhattan distance of X:14, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/refB_counter[3]~FF|CLK    ff           0.000             1.468             741        (126,66)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_op~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_op~FF|D  
Launch Clock  : core_clk (RISE)                                                                                               
Capture Clock : core_clk (RISE)                                                                                               
Slack         : 0.074 (arrival time - required time)                                                                          
Delay         : 0.110                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.468
+ Clock To Q + Data Path Delay : 0.144
--------------------------------------
End-of-path arrival time       : 1.612

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.468
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.538

Launch Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
core_clk                                                                                                          inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                          inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                          net          1.398             1.468             741        (112,0) 
   Routing elements:
      Manhattan distance of X:14, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_op~FF|CLK    ff           0.000             1.468             741        (126,51)

Data Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_op~FF|Q      ff          0.182            0.182              4         (126,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_op~FF|D      ff         -0.038            0.144              4         (126,51)

Capture Clock Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
core_clk                                                                                                          inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                          inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                          net          1.398             1.468             741        (112,0) 
   Routing elements:
      Manhattan distance of X:14, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_op~FF|CLK    ff           0.000             1.468             741        (126,51)

################################################################################
Path Detail Report (core_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D 
Launch Clock  : core_clk (RISE)                                                                                                          
Capture Clock : tac_clk (RISE)                                                                                                           
Slack         : 0.260 (arrival time - required time)                                                                                     
Delay         : 0.284                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.356
--------------------------------------
End-of-path arrival time       : 1.549

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.219
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.289

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0)
core_clk                                                                                                                     inpad        0.070             0.070             741        (112,0)
core_clk                                                                                                                     net          1.123             1.193             741        (112,0)
   Routing elements:
      Manhattan distance of X:21, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK    ff           0.000             1.193             741        (133,3)

Data Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|Q       ff         0.356             0.356              2         (133,3)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D      ff         0.000             0.356              2         (79,3) 

Capture Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
tac_clk                                                                                                                       inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                       inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                       net          1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:29, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|CLK    ff           0.000             1.219             283        (79,3) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.334 (arrival time - required time)                                                                                                   
Delay         : 0.358                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.430
--------------------------------------
End-of-path arrival time       : 1.623

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.219
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.289

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                     inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                     net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:0, Y:46
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.193             741        (112,46)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|Q                      ff         0.430             0.430              3         (112,46)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.000             0.430              3         (79,40) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                                      net          1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:29, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.219             283        (79,40)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.351 (arrival time - required time)                                                                                                   
Delay         : 0.382                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.243
+ Clock To Q + Data Path Delay : 0.447
--------------------------------------
End-of-path arrival time       : 1.690

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.269
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.339

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                     inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                     net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:2, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.243             741        (110,43)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|Q                      ff          0.454            0.454              3         (110,43)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         -0.007            0.447              3         (64,37) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                                      net          1.199             1.269             283        (108,0)
   Routing elements:
      Manhattan distance of X:44, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.269             283        (64,37)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.377 (arrival time - required time)                                                                                                   
Delay         : 0.458                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.523
--------------------------------------
End-of-path arrival time       : 1.716

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.269
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.339

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                     inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                     net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:1, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.193             741        (113,44)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|Q                      ff          0.530            0.530              3         (113,44)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         -0.007            0.523              3         (64,39) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                                      net          1.199             1.269             283        (108,0)
   Routing elements:
      Manhattan distance of X:44, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.269             283        (64,39)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.388 (arrival time - required time)                                                                                                   
Delay         : 0.412                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.484
--------------------------------------
End-of-path arrival time       : 1.677

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.219
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.289

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                     inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                     net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:1, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.193             741        (113,51)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|Q                      ff         0.484             0.484              3         (113,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.000             0.484              3         (79,35) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                                      net          1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:29, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.219             283        (79,35)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.402 (arrival time - required time)                                                                                                   
Delay         : 0.376                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.243
+ Clock To Q + Data Path Delay : 0.448
--------------------------------------
End-of-path arrival time       : 1.691

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.219
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.289

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                     inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                     net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:2, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.243             741        (110,51)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|Q                      ff         0.448             0.448              3         (110,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.000             0.448              3         (79,27) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                                      net          1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:29, Y:27
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.219             283        (79,27)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.415 (arrival time - required time)                                                                                                   
Delay         : 0.389                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.243
+ Clock To Q + Data Path Delay : 0.461
--------------------------------------
End-of-path arrival time       : 1.704

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.219
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.289

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                     inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                     net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:2, Y:48
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.243             741        (110,48)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|Q                      ff         0.461             0.461              3         (110,48)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.000             0.461              3         (62,39) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                                      net          1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:46, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.219             283        (62,39)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.430 (arrival time - required time)                                                                                                   
Delay         : 0.404                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.243
+ Clock To Q + Data Path Delay : 0.476
--------------------------------------
End-of-path arrival time       : 1.719

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.219
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.289

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                 inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                 net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:2, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK    ff           0.000             1.243             741        (110,54)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|Q                          ff         0.476             0.476              5         (110,54)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         0.000             0.476              5         (79,38) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                                      net          1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:29, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.219             283        (79,38)

################################################################################
Path Detail Report (core_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                         
Slack         : 1.799 (arrival time - required time)                                                                                   
Delay         : 0.107                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.372

Constraint                     : -1.736
+ Capture Clock Path Delay     :  1.239
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      : -0.427

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                   inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                   net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:21, Y:13
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK    ff           0.000             1.193             741        (133,13)

Data Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|Q      ff         0.179             0.179              2         (133,13)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D      ff         0.000             0.179              2         (130,13)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                    inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                    net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:23, Y:13
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|CLK    ff           0.000             1.239             554        (130,13)

################################################################################
Path Detail Report (core_clk vs clk_96m)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                      
Slack         : 0.078 (arrival time - required time)                                                                                                
Delay         : 0.129                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.194
--------------------------------------
End-of-path arrival time       : 1.387

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
core_clk                                                                                                                    inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                    inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                    net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:81, Y:10
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.193             741        (193,10)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[3]~FF|Q                    ff          0.201            0.201              3         (193,10)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         -0.007            0.194              3         (192,10)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_96m                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                   inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                                   net          1.169             1.239             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:192, Y:152
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.239             1625       (192,10)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                      
Slack         : 0.078 (arrival time - required time)                                                                                                
Delay         : 0.129                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.194
--------------------------------------
End-of-path arrival time       : 1.387

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
core_clk                                                                                                                    inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                    inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                    net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:81, Y:12
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.193             741        (193,12)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[1]~FF|Q                    ff          0.201            0.201              3         (193,12)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         -0.007            0.194              3         (192,12)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_96m                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                   inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                                   net          1.169             1.239             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:192, Y:150
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.239             1625       (192,12)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                      
Slack         : 0.078 (arrival time - required time)                                                                                                
Delay         : 0.129                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.194
--------------------------------------
End-of-path arrival time       : 1.387

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
core_clk                                                                                                                    inpad        0.000             0.000               0        (112,0)
core_clk                                                                                                                    inpad        0.070             0.070             741        (112,0)
core_clk                                                                                                                    net          1.123             1.193             741        (112,0)
   Routing elements:
      Manhattan distance of X:81, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.193             741        (193,3)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[0]~FF|Q                    ff          0.201            0.201              3         (193,3)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         -0.007            0.194              3         (192,3)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_96m                                                                                                                                   inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                   inpad        0.070             0.070             1625       (0,162)
clk_96m                                                                                                                                   net          1.169             1.239             1625       (0,162)
   Routing elements:
      Manhattan distance of X:192, Y:159
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.239             1625       (192,3)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                      
Slack         : 0.107 (arrival time - required time)                                                                                                
Delay         : 0.101                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.173
--------------------------------------
End-of-path arrival time       : 1.366

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0        (112,0)
core_clk                                                                                                                inpad        0.070             0.070             741        (112,0)
core_clk                                                                                                                net          1.123             1.193             741        (112,0)
   Routing elements:
      Manhattan distance of X:81, Y:9
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.193             741        (193,9)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[6]~FF|Q                        ff         0.173             0.173              4         (193,9)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.000             0.173              4         (190,9)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_96m                                                                                                                                   inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                   inpad        0.070             0.070             1625       (0,162)
clk_96m                                                                                                                                   net          1.119             1.189             1625       (0,162)
   Routing elements:
      Manhattan distance of X:190, Y:153
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.189             1625       (190,9)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : 0.108 (arrival time - required time)                                                                                               
Delay         : 0.109                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.243
+ Clock To Q + Data Path Delay : 0.174
--------------------------------------
End-of-path arrival time       : 1.417

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                             inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                             net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:70, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[6]~FF|CLK    ff           0.000             1.243             741        (182,68)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtr[6]~FF|Q                          ff          0.181            0.181              4         (182,68)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         -0.007            0.174              4         (179,68)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                                  net          1.169             1.239             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:179, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.239             1625       (179,68)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                      
Slack         : 0.108 (arrival time - required time)                                                                                                
Delay         : 0.102                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.174
--------------------------------------
End-of-path arrival time       : 1.367

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
core_clk                                                                                                                    inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                    inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                    net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:81, Y:17
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.193             741        (193,17)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[5]~FF|Q                    ff         0.174             0.174              3         (193,17)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         0.000             0.174              3         (190,17)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_96m                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                   inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                                   net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:190, Y:145
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.189             1625       (190,17)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : 0.118 (arrival time - required time)                                                                                               
Delay         : 0.112                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.377

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                 inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                 net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:31, Y:87
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.193             741        (143,87)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[1]~FF|Q                      ff         0.184             0.184              3         (143,87)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.000             0.184              3         (142,87)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                                  net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:142, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.189             1625       (142,87)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : 0.118 (arrival time - required time)                                                                                               
Delay         : 0.112                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.377

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                 inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                 net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:31, Y:85
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.193             741        (143,85)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[2]~FF|Q                      ff         0.184             0.184              3         (143,85)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.000             0.184              3         (142,85)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                                  net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:142, Y:77
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.189             1625       (142,85)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                      
Slack         : 0.143 (arrival time - required time)                                                                                                
Delay         : 0.144                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.243
+ Clock To Q + Data Path Delay : 0.209
--------------------------------------
End-of-path arrival time       : 1.452

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
core_clk                                                                                                                    inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                    inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                    net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:88, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.243             741        (200,16)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[4]~FF|Q                    ff          0.216            0.216              3         (200,16)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         -0.007            0.209              3         (192,16)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_96m                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                   inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                                   net          1.169             1.239             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:192, Y:146
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.239             1625       (192,16)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_96m (RISE)                                                                                                                                          
Slack         : 0.157 (arrival time - required time)                                                                                                                    
Delay         : 0.297                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.193
+ Clock To Q + Data Path Delay : 0.350
--------------------------------------
End-of-path arrival time       : 1.543

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.316
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.386

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0        (112,0)
core_clk                                                                                          inpad        0.070             0.070             741        (112,0)
core_clk                                                                                          net          1.123             1.193             741        (112,0)
   Routing elements:
      Manhattan distance of X:14, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.193             741        (98,36)

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff           0.072            0.072             132        (98,36)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net          0.297            0.369             132        (98,36)
   Routing elements:
      Manhattan distance of X:0, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|SR     ff          -0.019            0.350             132        (98,58)

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_96m                                                                                                                                                      inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                                      inpad        0.070             0.070             1625       (0,162)
clk_96m                                                                                                                                                      net          1.246             1.316             1625       (0,162)
   Routing elements:
      Manhattan distance of X:98, Y:104
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|CLK    ff           0.000             1.316             1625       (98,58)

################################################################################
Path Detail Report (tac_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.328 (arrival time - required time)                                                                                                   
Delay         : 0.300                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.219
+ Clock To Q + Data Path Delay : 0.372
--------------------------------------
End-of-path arrival time       : 1.591

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.193
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.263

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                    inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                    net          1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:46, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.219             283        (62,32)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|Q                        ff         0.372             0.372              4         (62,32) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.000             0.372              4         (112,52)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                     inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                     net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:0, Y:52
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.193             741        (112,52)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.355 (arrival time - required time)                                                                                                   
Delay         : 0.327                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.219
+ Clock To Q + Data Path Delay : 0.399
--------------------------------------
End-of-path arrival time       : 1.618

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.193
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.263

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                        net          1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:46, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.219             283        (62,33)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|Q                    ff         0.399             0.399              3         (62,33) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         0.000             0.399              3         (112,55)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                     inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                     net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:0, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.193             741        (112,55)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.379 (arrival time - required time)                                                                                                   
Delay         : 0.351                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.219
+ Clock To Q + Data Path Delay : 0.423
--------------------------------------
End-of-path arrival time       : 1.642

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.193
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.263

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                        net          1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:46, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.219             283        (62,34)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q                    ff         0.423             0.423              3         (62,34) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.000             0.423              3         (112,47)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                     inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                     net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:0, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.193             741        (112,47)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.464 (arrival time - required time)                                                                                                   
Delay         : 0.386                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.269
+ Clock To Q + Data Path Delay : 0.458
--------------------------------------
End-of-path arrival time       : 1.727

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.193
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.263

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                        net          1.199             1.269             283        (108,0)
   Routing elements:
      Manhattan distance of X:44, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.269             283        (64,31)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|Q                    ff         0.458             0.458              3         (64,31)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.000             0.458              3         (98,33)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0        (112,0)
core_clk                                                                                                                                     inpad        0.070             0.070             741        (112,0)
core_clk                                                                                                                                     net          1.123             1.193             741        (112,0)
   Routing elements:
      Manhattan distance of X:14, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.193             741        (98,33)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.493 (arrival time - required time)                                                                                                   
Delay         : 0.415                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.269
+ Clock To Q + Data Path Delay : 0.487
--------------------------------------
End-of-path arrival time       : 1.756

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.193
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.263

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                        net          1.199             1.269             283        (108,0)
   Routing elements:
      Manhattan distance of X:44, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.269             283        (64,35)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|Q                    ff         0.487             0.487              3         (64,35) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         0.000             0.487              3         (112,42)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                     inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                     net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:0, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.193             741        (112,42)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.542 (arrival time - required time)                                                                                                   
Delay         : 0.571                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.219
+ Clock To Q + Data Path Delay : 0.636
--------------------------------------
End-of-path arrival time       : 1.855

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.243
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.313

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                        net          1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:46, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.219             283        (62,35)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|Q                    ff          0.643            0.643              3         (62,35) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         -0.007            0.636              3         (110,49)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                     inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                     net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:2, Y:49
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.243             741        (110,49)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.731 (arrival time - required time)                                                                                                   
Delay         : 0.554                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.368
+ Clock To Q + Data Path Delay : 0.626
--------------------------------------
End-of-path arrival time       : 1.994

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.193
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.263

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                        net          1.298             1.368             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.368             283        (60,35)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q                    ff         0.626             0.626              3         (60,35) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.000             0.626              3         (112,44)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                     inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                     net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:0, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.193             741        (112,44)

################################################################################
Path Detail Report (tac_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[104]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$e12|WDATA[6]
Launch Clock  : tac_clk (RISE)                                                                                                              
Capture Clock : tac_clk (RISE)                                                                                                              
Slack         : 0.026 (arrival time - required time)                                                                                        
Delay         : 0.135                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.219
+ Clock To Q + Data Path Delay : 0.096
--------------------------------------
End-of-path arrival time       : 1.315

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.219
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.289

Launch Clock Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
tac_clk                                                                                                             inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                             inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                             net          1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:46, Y:8
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[104]~FF|CLK    ff           0.000             1.219             283        (62,8) 

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[104]~FF|Q               ff               0.072            0.072              3          (62,8)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[104]                    net              0.135            0.207              3          (62,8)
   Routing elements:
      Manhattan distance of X:1, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$e12|WDATA[6] ram_8192x20     -0.111            0.096              3          (63,2)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                  inpad           0.000             0.000               0        (108,0)
tac_clk                                                                                                                  inpad           0.070             0.070             283        (108,0)
tac_clk                                                                                                                  net             1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:45, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$e12|WCLK ram_8192x20     0.000             1.219             283        (63,2) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_2|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_2|D 
Launch Clock  : tac_clk (RISE)                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                        
Slack         : 0.035 (arrival time - required time)                                                                                  
Delay         : 0.033                                                                                                                 

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.226
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.331

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.226
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.296

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                   inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                   inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                   net          1.156             1.226             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:9
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_2|CLK    srl8         0.000             1.226             283        (60,9) 

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_2|Q7       srl8        0.072             0.072              2         (60,9) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[7]     net         0.033             0.105              2         (60,9) 
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_2|D       srl8        0.000             0.105              2         (60,10)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                    inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                    net          1.156             1.226             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:10
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_2|CLK    srl8         0.000             1.226             283        (60,10)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[92]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[60]~FF|D  
Launch Clock  : tac_clk (RISE)                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                 
Slack         : 0.037 (arrival time - required time)                                                                           
Delay         : 0.092                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.219
+ Clock To Q + Data Path Delay : 0.157
--------------------------------------
End-of-path arrival time       : 1.376

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.269
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.339

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                            net          1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:53, Y:8
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[92]~FF|CLK    ff           0.000             1.219             283        (55,8) 

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[92]~FF|Q      ff          0.164            0.164              3          (55,8)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[60]~FF|D      ff         -0.007            0.157              3          (56,8)

Capture Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                            net          1.199             1.269             283        (108,0)
   Routing elements:
      Manhattan distance of X:52, Y:8
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[60]~FF|CLK    ff           0.000             1.269             283        (56,8) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[123]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[91]~FF|D   
Launch Clock  : tac_clk (RISE)                                                                                                  
Capture Clock : tac_clk (RISE)                                                                                                  
Slack         : 0.037 (arrival time - required time)                                                                            
Delay         : 0.092                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.219
+ Clock To Q + Data Path Delay : 0.157
--------------------------------------
End-of-path arrival time       : 1.376

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.269
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.339

Launch Clock Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
tac_clk                                                                                                             inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                             inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                             net          1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:53, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[123]~FF|CLK    ff           0.000             1.219             283        (55,7) 

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[123]~FF|Q      ff          0.164            0.164              3          (55,7)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[91]~FF|D       ff         -0.007            0.157              3          (56,7)

Capture Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                            net          1.199             1.269             283        (108,0)
   Routing elements:
      Manhattan distance of X:52, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[91]~FF|CLK    ff           0.000             1.269             283        (56,7) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[100]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$e12|WDATA[2]
Launch Clock  : tac_clk (RISE)                                                                                                              
Capture Clock : tac_clk (RISE)                                                                                                              
Slack         : 0.079 (arrival time - required time)                                                                                        
Delay         : 0.138                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.269
+ Clock To Q + Data Path Delay : 0.099
--------------------------------------
End-of-path arrival time       : 1.368

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.219
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.289

Launch Clock Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
tac_clk                                                                                                             inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                             inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                             net          1.199             1.269             283        (108,0)
   Routing elements:
      Manhattan distance of X:44, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[100]~FF|CLK    ff           0.000             1.269             283        (64,4) 

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[100]~FF|Q               ff               0.072            0.072              3          (64,4)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[100]                    net              0.138            0.210              3          (64,4)
   Routing elements:
      Manhattan distance of X:1, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$e12|WDATA[2] ram_8192x20     -0.111            0.099              3          (63,2)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                  inpad           0.000             0.000               0        (108,0)
tac_clk                                                                                                                  inpad           0.070             0.070             283        (108,0)
tac_clk                                                                                                                  net             1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:45, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$e12|WCLK ram_8192x20     0.000             1.219             283        (63,2) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[2]~FF|CLK  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                           
Capture Clock : tac_clk (RISE)                                                                                                           
Slack         : 0.084 (arrival time - required time)                                                                                     
Delay         : 0.101                                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.368
+ Clock To Q + Data Path Delay : 0.154
--------------------------------------
End-of-path arrival time       : 1.522

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.368
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.438

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                    inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                    net          1.298             1.368             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[2]~FF|CLK    ff           0.000             1.368             283        (60,31)

Data Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[2]~FF|Q         ff           0.072            0.072              5         (60,31)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[2]              net          0.066            0.138              5         (60,31)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__68640|in[2]                                                                                                              lut          0.035            0.173              5         (60,35)
LUT__68640|out                                                                                                                lut          0.000            0.173              2         (60,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|D     ff          -0.019            0.154              2         (60,35)

Capture Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                        net          1.298             1.368             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.368             283        (60,35)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[48]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$c12|WDATA[10]
Launch Clock  : tac_clk (RISE)                                                                                                               
Capture Clock : tac_clk (RISE)                                                                                                               
Slack         : 0.084 (arrival time - required time)                                                                                         
Delay         : 0.143                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.269
+ Clock To Q + Data Path Delay : 0.104
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.219
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.289

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                            net          1.199             1.269             283        (108,0)
   Routing elements:
      Manhattan distance of X:64, Y:12
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[48]~FF|CLK    ff           0.000             1.269             283        (44,12)

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[48]~FF|Q                 ff               0.072            0.072              3         (44,12)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[48]                      net              0.143            0.215              3         (44,12)
   Routing elements:
      Manhattan distance of X:4, Y:10
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$c12|WDATA[10] ram_8192x20     -0.111            0.104              3         (48,2) 

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                  inpad           0.000             0.000               0        (108,0)
tac_clk                                                                                                                  inpad           0.070             0.070             283        (108,0)
tac_clk                                                                                                                  net             1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:60, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$c12|WCLK ram_8192x20     0.000             1.219             283        (48,2) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[50]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$c12|WDATA[12]
Launch Clock  : tac_clk (RISE)                                                                                                               
Capture Clock : tac_clk (RISE)                                                                                                               
Slack         : 0.084 (arrival time - required time)                                                                                         
Delay         : 0.143                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.269
+ Clock To Q + Data Path Delay : 0.104
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.219
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.289

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                            net          1.199             1.269             283        (108,0)
   Routing elements:
      Manhattan distance of X:64, Y:14
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[50]~FF|CLK    ff           0.000             1.269             283        (44,14)

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[50]~FF|Q                 ff               0.072            0.072              3         (44,14)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[50]                      net              0.143            0.215              3         (44,14)
   Routing elements:
      Manhattan distance of X:4, Y:12
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$c12|WDATA[12] ram_8192x20     -0.111            0.104              3         (48,2) 

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                  inpad           0.000             0.000               0        (108,0)
tac_clk                                                                                                                  inpad           0.070             0.070             283        (108,0)
tac_clk                                                                                                                  net             1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:60, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$c12|WCLK ram_8192x20     0.000             1.219             283        (48,2) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[54]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$c12|WDATA[16]
Launch Clock  : tac_clk (RISE)                                                                                                               
Capture Clock : tac_clk (RISE)                                                                                                               
Slack         : 0.084 (arrival time - required time)                                                                                         
Delay         : 0.143                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.269
+ Clock To Q + Data Path Delay : 0.104
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.219
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.289

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                            net          1.199             1.269             283        (108,0)
   Routing elements:
      Manhattan distance of X:58, Y:18
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[54]~FF|CLK    ff           0.000             1.269             283        (50,18)

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[54]~FF|Q                 ff               0.072            0.072              3         (50,18)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[54]                      net              0.143            0.215              3         (50,18)
   Routing elements:
      Manhattan distance of X:2, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$c12|WDATA[16] ram_8192x20     -0.111            0.104              3         (48,2) 

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                  inpad           0.000             0.000               0        (108,0)
tac_clk                                                                                                                  inpad           0.070             0.070             283        (108,0)
tac_clk                                                                                                                  net             1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:60, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$c12|WCLK ram_8192x20     0.000             1.219             283        (48,2) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[55]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$c12|WDATA[17]
Launch Clock  : tac_clk (RISE)                                                                                                               
Capture Clock : tac_clk (RISE)                                                                                                               
Slack         : 0.084 (arrival time - required time)                                                                                         
Delay         : 0.143                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.269
+ Clock To Q + Data Path Delay : 0.104
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.219
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.289

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                            net          1.199             1.269             283        (108,0)
   Routing elements:
      Manhattan distance of X:58, Y:19
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[55]~FF|CLK    ff           0.000             1.269             283        (50,19)

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[55]~FF|Q                 ff               0.072            0.072              3         (50,19)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[55]                      net              0.143            0.215              3         (50,19)
   Routing elements:
      Manhattan distance of X:2, Y:17
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$c12|WDATA[17] ram_8192x20     -0.111            0.104              3         (48,2) 

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                  inpad           0.000             0.000               0        (108,0)
tac_clk                                                                                                                  inpad           0.070             0.070             283        (108,0)
tac_clk                                                                                                                  net             1.149             1.219             283        (108,0)
   Routing elements:
      Manhattan distance of X:60, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$c12|WCLK ram_8192x20     0.000             1.219             283        (48,2) 

################################################################################
Path Detail Report (twd_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D                       
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.901 (arrival time - required time)                                                                                                  
Delay         : 0.565                                                                                                                                 

Logic Level             : 4
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.599
--------------------------------------
End-of-path arrival time       : 1.838

Constraint                     : -0.579
+ Capture Clock Path Delay     :  1.446
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  0.937

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                   inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                   net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:18, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|CLK    ff           0.000             1.239             554        (125,37)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|Q     ff           0.072            0.072              2         (125,37)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]          net          0.067            0.139              2         (125,37)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__68395|in[1]                                                                                                                         lut          0.034            0.173              2         (125,39)
LUT__68395|out                                                                                                                           lut          0.000            0.173              2         (125,39)
n45321                                                                                                                                   net          0.055            0.228              2         (125,39)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68398|in[0]                                                                                                                         lut          0.034            0.262              2         (125,38)
LUT__68398|out                                                                                                                           lut          0.000            0.262              3         (125,38)
n45324                                                                                                                                   net          0.121            0.383              3         (125,38)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__69220|in[1]                                                                                                                         lut          0.035            0.418              3         (129,48)
LUT__69220|out                                                                                                                           lut          0.000            0.418              5         (129,48)
n45578                                                                                                                                   net          0.185            0.603              5         (129,48)
   Routing elements:
      Manhattan distance of X:1, Y:10
LUT__69349|in[1]                                                                                                                         lut          0.034            0.637              5         (130,58)
LUT__69349|out                                                                                                                           lut          0.000            0.637              4         (130,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D                          ff          -0.038            0.599              4         (130,58)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                             inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                             net          1.376             1.446             741        (112,0) 
   Routing elements:
      Manhattan distance of X:18, Y:58
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|CLK    ff           0.000             1.446             741        (130,58)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D      
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : core_clk (RISE)                                                                                                      
Slack         : 0.946 (arrival time - required time)                                                                                 
Delay         : 0.610                                                                                                                

Logic Level             : 4
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.644
--------------------------------------
End-of-path arrival time       : 1.883

Constraint                     : -0.579
+ Capture Clock Path Delay     :  1.446
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  0.937

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                  net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:18, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.239             554        (125,34)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|Q     ff           0.072            0.072              3         (125,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]          net          0.112            0.184              3         (125,34)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__68395|in[0]                                                                                                        lut          0.034            0.218              3         (125,39)
LUT__68395|out                                                                                                          lut          0.000            0.218              2         (125,39)
n45321                                                                                                                  net          0.055            0.273              2         (125,39)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68398|in[0]                                                                                                        lut          0.034            0.307              2         (125,38)
LUT__68398|out                                                                                                          lut          0.000            0.307              3         (125,38)
n45324                                                                                                                  net          0.121            0.428              3         (125,38)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__69220|in[1]                                                                                                        lut          0.035            0.463              3         (129,48)
LUT__69220|out                                                                                                          lut          0.000            0.463              5         (129,48)
n45578                                                                                                                  net          0.185            0.648              5         (129,48)
   Routing elements:
      Manhattan distance of X:1, Y:10
LUT__69349|in[1]                                                                                                        lut          0.034            0.682              5         (130,58)
LUT__69349|out                                                                                                          lut          0.000            0.682              4         (130,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D         ff          -0.038            0.644              4         (130,58)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                             inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                             net          1.376             1.446             741        (112,0) 
   Routing elements:
      Manhattan distance of X:18, Y:58
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|CLK    ff           0.000             1.446             741        (130,58)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D      
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : core_clk (RISE)                                                                                                      
Slack         : 0.951 (arrival time - required time)                                                                                 
Delay         : 0.615                                                                                                                

Logic Level             : 4
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.649
--------------------------------------
End-of-path arrival time       : 1.888

Constraint                     : -0.579
+ Capture Clock Path Delay     :  1.446
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  0.937

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                  net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:20, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.239             554        (127,37)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|Q     ff           0.072            0.072              3         (127,37)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]          net          0.068            0.140              3         (127,37)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__68397|in[3]                                                                                                        lut          0.034            0.174              3         (124,37)
LUT__68397|out                                                                                                          lut          0.000            0.174              2         (124,37)
n45323                                                                                                                  net          0.104            0.278              2         (124,37)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__68398|in[2]                                                                                                        lut          0.034            0.312              2         (125,38)
LUT__68398|out                                                                                                          lut          0.000            0.312              3         (125,38)
n45324                                                                                                                  net          0.121            0.433              3         (125,38)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__69220|in[1]                                                                                                        lut          0.035            0.468              3         (129,48)
LUT__69220|out                                                                                                          lut          0.000            0.468              5         (129,48)
n45578                                                                                                                  net          0.185            0.653              5         (129,48)
   Routing elements:
      Manhattan distance of X:1, Y:10
LUT__69349|in[1]                                                                                                        lut          0.034            0.687              5         (130,58)
LUT__69349|out                                                                                                          lut          0.000            0.687              4         (130,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D         ff          -0.038            0.649              4         (130,58)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                             inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                             net          1.376             1.446             741        (112,0) 
   Routing elements:
      Manhattan distance of X:18, Y:58
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|CLK    ff           0.000             1.446             741        (130,58)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D                       
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.968 (arrival time - required time)                                                                                                  
Delay         : 0.632                                                                                                                                 

Logic Level             : 4
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.666
--------------------------------------
End-of-path arrival time       : 1.905

Constraint                     : -0.579
+ Capture Clock Path Delay     :  1.446
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  0.937

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                   inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                   net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:12, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|CLK    ff           0.000             1.239             554        (119,37)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]~FF|Q     ff           0.072            0.072              2         (119,37)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[1]          net          0.085            0.157              2         (119,37)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__68397|in[1]                                                                                                                         lut          0.034            0.191              2         (124,37)
LUT__68397|out                                                                                                                           lut          0.000            0.191              2         (124,37)
n45323                                                                                                                                   net          0.104            0.295              2         (124,37)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__68398|in[2]                                                                                                                         lut          0.034            0.329              2         (125,38)
LUT__68398|out                                                                                                                           lut          0.000            0.329              3         (125,38)
n45324                                                                                                                                   net          0.121            0.450              3         (125,38)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__69220|in[1]                                                                                                                         lut          0.035            0.485              3         (129,48)
LUT__69220|out                                                                                                                           lut          0.000            0.485              5         (129,48)
n45578                                                                                                                                   net          0.185            0.670              5         (129,48)
   Routing elements:
      Manhattan distance of X:1, Y:10
LUT__69349|in[1]                                                                                                                         lut          0.034            0.704              5         (130,58)
LUT__69349|out                                                                                                                           lut          0.000            0.704              4         (130,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D                          ff          -0.038            0.666              4         (130,58)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                             inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                             net          1.376             1.446             741        (112,0) 
   Routing elements:
      Manhattan distance of X:18, Y:58
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|CLK    ff           0.000             1.446             741        (130,58)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D                       
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.970 (arrival time - required time)                                                                                                  
Delay         : 0.634                                                                                                                                 

Logic Level             : 5
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.668
--------------------------------------
End-of-path arrival time       : 1.907

Constraint                     : -0.579
+ Capture Clock Path Delay     :  1.446
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  0.937

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                   inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                   net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:18, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|CLK    ff           0.000             1.239             554        (125,37)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|Q     ff           0.072            0.072              2         (125,37)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]          net          0.067            0.139              2         (125,37)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__68395|in[1]                                                                                                                         lut          0.034            0.173              2         (125,39)
LUT__68395|out                                                                                                                           lut          0.000            0.173              2         (125,39)
n45321                                                                                                                                   net          0.055            0.228              2         (125,39)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68398|in[0]                                                                                                                         lut          0.034            0.262              2         (125,38)
LUT__68398|out                                                                                                                           lut          0.000            0.262              3         (125,38)
n45324                                                                                                                                   net          0.121            0.383              3         (125,38)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__69220|in[1]                                                                                                                         lut          0.035            0.418              3         (129,48)
LUT__69220|out                                                                                                                           lut          0.000            0.418              5         (129,48)
n45578                                                                                                                                   net          0.121            0.539              5         (129,48)
   Routing elements:
      Manhattan distance of X:5, Y:5
LUT__69224|in[0]                                                                                                                         lut          0.034            0.573              5         (134,53)
LUT__69224|out                                                                                                                           lut          0.000            0.573              9         (134,53)
n45582                                                                                                                                   net          0.099            0.672              9         (134,53)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__69349|in[3]                                                                                                                         lut          0.034            0.706              9         (130,58)
LUT__69349|out                                                                                                                           lut          0.000            0.706              4         (130,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D                          ff          -0.038            0.668              4         (130,58)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                             inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                             net          1.376             1.446             741        (112,0) 
   Routing elements:
      Manhattan distance of X:18, Y:58
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|CLK    ff           0.000             1.446             741        (130,58)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D      
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : core_clk (RISE)                                                                                                      
Slack         : 0.982 (arrival time - required time)                                                                                 
Delay         : 0.646                                                                                                                

Logic Level             : 4
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.680
--------------------------------------
End-of-path arrival time       : 1.919

Constraint                     : -0.579
+ Capture Clock Path Delay     :  1.446
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  0.937

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                  net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:17, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.239             554        (124,32)

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|Q     ff           0.072            0.072              3         (124,32)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]          net          0.099            0.171              3         (124,32)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__68397|in[0]                                                                                                        lut          0.034            0.205              3         (124,37)
LUT__68397|out                                                                                                          lut          0.000            0.205              2         (124,37)
n45323                                                                                                                  net          0.104            0.309              2         (124,37)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__68398|in[2]                                                                                                        lut          0.034            0.343              2         (125,38)
LUT__68398|out                                                                                                          lut          0.000            0.343              3         (125,38)
n45324                                                                                                                  net          0.121            0.464              3         (125,38)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__69220|in[1]                                                                                                        lut          0.035            0.499              3         (129,48)
LUT__69220|out                                                                                                          lut          0.000            0.499              5         (129,48)
n45578                                                                                                                  net          0.185            0.684              5         (129,48)
   Routing elements:
      Manhattan distance of X:1, Y:10
LUT__69349|in[1]                                                                                                        lut          0.034            0.718              5         (130,58)
LUT__69349|out                                                                                                          lut          0.000            0.718              4         (130,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D         ff          -0.038            0.680              4         (130,58)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                             inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                             net          1.376             1.446             741        (112,0) 
   Routing elements:
      Manhattan distance of X:18, Y:58
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|CLK    ff           0.000             1.446             741        (130,58)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_rdwr~FF|D                      
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.983 (arrival time - required time)                                                                                                  
Delay         : 0.647                                                                                                                                 

Logic Level             : 5
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.681
--------------------------------------
End-of-path arrival time       : 1.920

Constraint                     : -0.579
+ Capture Clock Path Delay     :  1.446
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  0.937

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                   inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                   net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:18, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|CLK    ff           0.000             1.239             554        (125,37)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]~FF|Q     ff           0.072            0.072              2         (125,37)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[0]          net          0.067            0.139              2         (125,37)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__68395|in[1]                                                                                                                         lut          0.034            0.173              2         (125,39)
LUT__68395|out                                                                                                                           lut          0.000            0.173              2         (125,39)
n45321                                                                                                                                   net          0.055            0.228              2         (125,39)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68398|in[0]                                                                                                                         lut          0.034            0.262              2         (125,38)
LUT__68398|out                                                                                                                           lut          0.000            0.262              3         (125,38)
n45324                                                                                                                                   net          0.121            0.383              3         (125,38)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__69220|in[1]                                                                                                                         lut          0.035            0.418              3         (129,48)
LUT__69220|out                                                                                                                           lut          0.000            0.418              5         (129,48)
n45578                                                                                                                                   net          0.121            0.539              5         (129,48)
   Routing elements:
      Manhattan distance of X:5, Y:5
LUT__69224|in[0]                                                                                                                         lut          0.034            0.573              5         (134,53)
LUT__69224|out                                                                                                                           lut          0.000            0.573              9         (134,53)
n45582                                                                                                                                   net          0.112            0.685              9         (134,53)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__69353|in[1]                                                                                                                         lut          0.034            0.719              9         (130,52)
LUT__69353|out                                                                                                                           lut          0.000            0.719              2         (130,52)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_rdwr~FF|D                         ff          -0.038            0.681              2         (130,52)

Capture Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
core_clk                                                                                                              inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                              inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                              net          1.376             1.446             741        (112,0) 
   Routing elements:
      Manhattan distance of X:18, Y:52
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_rdwr~FF|CLK    ff           0.000             1.446             741        (130,52)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D                       
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.984 (arrival time - required time)                                                                                                  
Delay         : 0.648                                                                                                                                 

Logic Level             : 5
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.682
--------------------------------------
End-of-path arrival time       : 1.921

Constraint                     : -0.579
+ Capture Clock Path Delay     :  1.446
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  0.937

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                   inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                   net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:21, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.239             554        (128,39)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|Q     ff           0.072            0.072              2         (128,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]          net          0.054            0.126              2         (128,39)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__68394|in[2]                                                                                                                         lut          0.035            0.161              2         (126,39)
LUT__68394|out                                                                                                                           lut          0.000            0.161              2         (126,39)
n45320                                                                                                                                   net          0.061            0.222              2         (126,39)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__68395|in[2]                                                                                                                         lut          0.034            0.256              2         (125,39)
LUT__68395|out                                                                                                                           lut          0.000            0.256              2         (125,39)
n45321                                                                                                                                   net          0.055            0.311              2         (125,39)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68398|in[0]                                                                                                                         lut          0.034            0.345              2         (125,38)
LUT__68398|out                                                                                                                           lut          0.000            0.345              3         (125,38)
n45324                                                                                                                                   net          0.121            0.466              3         (125,38)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__69220|in[1]                                                                                                                         lut          0.035            0.501              3         (129,48)
LUT__69220|out                                                                                                                           lut          0.000            0.501              5         (129,48)
n45578                                                                                                                                   net          0.185            0.686              5         (129,48)
   Routing elements:
      Manhattan distance of X:1, Y:10
LUT__69349|in[1]                                                                                                                         lut          0.034            0.720              5         (130,58)
LUT__69349|out                                                                                                                           lut          0.000            0.720              4         (130,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D                          ff          -0.038            0.682              4         (130,58)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                             inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                             net          1.376             1.446             741        (112,0) 
   Routing elements:
      Manhattan distance of X:18, Y:58
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|CLK    ff           0.000             1.446             741        (130,58)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D                       
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.989 (arrival time - required time)                                                                                                  
Delay         : 0.653                                                                                                                                 

Logic Level             : 4
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.687
--------------------------------------
End-of-path arrival time       : 1.926

Constraint                     : -0.579
+ Capture Clock Path Delay     :  1.446
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  0.937

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                   inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                   net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:22, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.239             554        (129,39)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]~FF|Q     ff           0.072            0.072              2         (129,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[6]          net          0.090            0.162              2         (129,39)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__68396|in[2]                                                                                                                         lut          0.034            0.196              2         (124,42)
LUT__68396|out                                                                                                                           lut          0.000            0.196              2         (124,42)
n45322                                                                                                                                   net          0.120            0.316              2         (124,42)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__68398|in[1]                                                                                                                         lut          0.034            0.350              2         (125,38)
LUT__68398|out                                                                                                                           lut          0.000            0.350              3         (125,38)
n45324                                                                                                                                   net          0.121            0.471              3         (125,38)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__69220|in[1]                                                                                                                         lut          0.035            0.506              3         (129,48)
LUT__69220|out                                                                                                                           lut          0.000            0.506              5         (129,48)
n45578                                                                                                                                   net          0.185            0.691              5         (129,48)
   Routing elements:
      Manhattan distance of X:1, Y:10
LUT__69349|in[1]                                                                                                                         lut          0.034            0.725              5         (130,58)
LUT__69349|out                                                                                                                           lut          0.000            0.725              4         (130,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D                          ff          -0.038            0.687              4         (130,58)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                             inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                             net          1.376             1.446             741        (112,0) 
   Routing elements:
      Manhattan distance of X:18, Y:58
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|CLK    ff           0.000             1.446             741        (130,58)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D                       
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : core_clk (RISE)                                                                                                                       
Slack         : 0.994 (arrival time - required time)                                                                                                  
Delay         : 0.658                                                                                                                                 

Logic Level             : 4
Non-global nets on path : 4
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.692
--------------------------------------
End-of-path arrival time       : 1.931

Constraint                     : -0.579
+ Capture Clock Path Delay     :  1.446
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      :  0.937

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                   inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                   net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:14, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FF|CLK    ff           0.000             1.239             554        (121,32)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FF|Q     ff           0.072            0.072              2         (121,32)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]          net          0.111            0.183              2         (121,32)
   Routing elements:
      Manhattan distance of X:3, Y:5
LUT__68397|in[2]                                                                                                                         lut          0.034            0.217              2         (124,37)
LUT__68397|out                                                                                                                           lut          0.000            0.217              2         (124,37)
n45323                                                                                                                                   net          0.104            0.321              2         (124,37)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__68398|in[2]                                                                                                                         lut          0.034            0.355              2         (125,38)
LUT__68398|out                                                                                                                           lut          0.000            0.355              3         (125,38)
n45324                                                                                                                                   net          0.121            0.476              3         (125,38)
   Routing elements:
      Manhattan distance of X:4, Y:10
LUT__69220|in[1]                                                                                                                         lut          0.035            0.511              3         (129,48)
LUT__69220|out                                                                                                                           lut          0.000            0.511              5         (129,48)
n45578                                                                                                                                   net          0.185            0.696              5         (129,48)
   Routing elements:
      Manhattan distance of X:1, Y:10
LUT__69349|in[1]                                                                                                                         lut          0.034            0.730              5         (130,58)
LUT__69349|out                                                                                                                           lut          0.000            0.730              4         (130,58)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|D                          ff          -0.038            0.692              4         (130,58)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
core_clk                                                                                                             inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                             inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                             net          1.376             1.446             741        (112,0) 
   Routing elements:
      Manhattan distance of X:18, Y:58
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/cur_act~FF|CLK    ff           0.000             1.446             741        (130,58)

################################################################################
Path Detail Report (twd_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : o_dm_lo[0]~FF|CLK                   
Path End      : o_dm_lo[0]                          
Launch Clock  : twd_clk (RISE)                      
Capture Clock : twd_clk (RISE)                      
Slack         : 0.074 (arrival time - required time)
Delay         : 0.206                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.278
--------------------------------------
End-of-path arrival time       : 1.517

Constraint                     :  0.000
+ Capture Clock Path Delay     :  1.233
+ Clock Uncertainty            :  0.070
- Output Delay                 : -0.140
---------------------------------------
End-of-path required time      :  1.443

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
twd_clk              inpad        0.000             0.000               0        (107,0)
twd_clk              inpad        0.070             0.070             554        (107,0)
twd_clk              net          1.169             1.239             554        (107,0)
   Routing elements:
      Manhattan distance of X:24, Y:9
o_dm_lo[0]~FF|CLK    ff           0.000             1.239             554        (131,9)

Data Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
o_dm_lo[0]~FF|Q    ff           0.072             0.072              2         (131,9)
o_dm_lo[0]         net          0.178             0.250              2         (131,9)
   Routing elements:
      Manhattan distance of X:0, Y:9
o_dm_lo[0]         outpad       0.028             0.278              2         (131,0)
o_dm_lo[0]         outpad       0.000             0.278              0         (131,0)

Capture Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
twd_clk                 inpad        0.000             0.000               0        (107,0)
twd_clk                 inpad        0.070             0.070             554        (107,0)
twd_clk                 net          1.135             1.205             554        (107,0)
   Routing elements:
      Manhattan distance of X:24, Y:0
twd_clk~CLKOUT~131~1    outpad       0.028             1.233             554        (131,0)
twd_clk~CLKOUT~131~1    outpad       0.000             1.233               0        (131,0)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i41_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][40]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                              
Capture Clock : twd_clk (RISE)                                                                                                              
Slack         : 0.076 (arrival time - required time)                                                                                        
Delay         : 0.093                                                                                                                       

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.366
+ Clock To Q + Data Path Delay : 0.146
--------------------------------------
End-of-path arrival time       : 1.512

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.366
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.436

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                    inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                    net          1.296             1.366             554        (107,0) 
   Routing elements:
      Manhattan distance of X:7, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i41_2|CLK    srl8         0.000             1.366             554        (114,22)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i41_2|Q            srl8         0.072            0.072              2         (114,22)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i41_pre            net          0.058            0.130              2         (114,22)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__68980|in[0]                                                                                                                 lut          0.035            0.165              2         (114,23)
LUT__68980|out                                                                                                                   lut          0.000            0.165              2         (114,23)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][40]~FF|D     ff          -0.019            0.146              2         (114,23)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                           inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                           net          1.296             1.366             554        (107,0) 
   Routing elements:
      Manhattan distance of X:7, Y:23
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][40]~FF|CLK    ff           0.000             1.366             554        (114,23)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][94]~FF|CLK
Path End      : o_dq_lo[14]~FF|D                                                                                                              
Launch Clock  : twd_clk (RISE)                                                                                                                
Capture Clock : twd_clk (RISE)                                                                                                                
Slack         : 0.077 (arrival time - required time)                                                                                          
Delay         : 0.221                                                                                                                         

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.274
--------------------------------------
End-of-path arrival time       : 1.513

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.366
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.436

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0        (107,0)
twd_clk                                                                                                                           inpad        0.070             0.070             554        (107,0)
twd_clk                                                                                                                           net          1.169             1.239             554        (107,0)
   Routing elements:
      Manhattan distance of X:14, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][94]~FF|CLK    ff           0.000             1.239             554        (121,4)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][94]~FF|Q     ff           0.072            0.072              2         (121,4)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][94]          net          0.068            0.140              2         (121,4)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__68838|in[0]                                                                                                                 lut          0.034            0.174              2         (118,4)
LUT__68838|out                                                                                                                   lut          0.000            0.174              2         (118,4)
n45411                                                                                                                           net          0.084            0.258              2         (118,4)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__68839|in[0]                                                                                                                 lut          0.035            0.293              2         (114,4)
LUT__68839|out                                                                                                                   lut          0.000            0.293              2         (114,4)
o_dq_lo[14]~FF|D                                                                                                                 ff          -0.019            0.274              2         (114,4)

Capture Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
twd_clk               inpad        0.000             0.000               0        (107,0)
twd_clk               inpad        0.070             0.070             554        (107,0)
twd_clk               net          1.296             1.366             554        (107,0)
   Routing elements:
      Manhattan distance of X:7, Y:4
o_dq_lo[14]~FF|CLK    ff           0.000             1.366             554        (114,4)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                                                              
Capture Clock : twd_clk (RISE)                                                                                                                                              
Slack         : 0.091 (arrival time - required time)                                                                                                                        
Delay         : 0.108                                                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.366
+ Clock To Q + Data Path Delay : 0.161
--------------------------------------
End-of-path arrival time       : 1.527

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.366
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.436

Launch Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                                         inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                                         net          1.296             1.366             554        (107,0) 
   Routing elements:
      Manhattan distance of X:23, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.366             554        (130,38)

Data Path
                                                                           name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|Q      ff          0.180            0.180              2         (130,38)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|D      ff         -0.019            0.161              2         (130,39)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                                         inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                                         net          1.296             1.366             554        (107,0) 
   Routing elements:
      Manhattan distance of X:23, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.366             554        (130,39)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                                                              
Capture Clock : twd_clk (RISE)                                                                                                                                              
Slack         : 0.091 (arrival time - required time)                                                                                                                        
Delay         : 0.108                                                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.366
+ Clock To Q + Data Path Delay : 0.161
--------------------------------------
End-of-path arrival time       : 1.527

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.366
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.436

Launch Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                                         inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                                         net          1.296             1.366             554        (107,0) 
   Routing elements:
      Manhattan distance of X:23, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.366             554        (130,39)

Data Path
                                                                           name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|Q      ff          0.180            0.180              2         (130,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|D      ff         -0.019            0.161              2         (130,40)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                                         inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                                         net          1.296             1.366             554        (107,0) 
   Routing elements:
      Manhattan distance of X:23, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.366             554        (130,40)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/twd_clk_rstn~FF|D                                                        
Launch Clock  : twd_clk (RISE)                                                                                                                                              
Capture Clock : twd_clk (RISE)                                                                                                                                              
Slack         : 0.091 (arrival time - required time)                                                                                                                        
Delay         : 0.108                                                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.366
+ Clock To Q + Data Path Delay : 0.161
--------------------------------------
End-of-path arrival time       : 1.527

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.366
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.436

Launch Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                                         inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                                         net          1.296             1.366             554        (107,0) 
   Routing elements:
      Manhattan distance of X:23, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.366             554        (130,40)

Data Path
                                                                           name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|Q      ff          0.180            0.180              2         (130,40)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/twd_clk_rstn~FF|D                                                            ff         -0.019            0.161              2         (130,41)

Capture Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
twd_clk                                                                                                   inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                   inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                   net          1.296             1.366             554        (107,0) 
   Routing elements:
      Manhattan distance of X:23, Y:41
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/twd_clk_rstn~FF|CLK    ff           0.000             1.366             554        (130,41)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][6]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.094 (arrival time - required time)                                                                                         
Delay         : 0.092                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.164
--------------------------------------
End-of-path arrival time       : 1.403

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
twd_clk                                                                                                                          inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                          inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                          net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:23, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][6]~FF|CLK    ff           0.000             1.239             554        (130,16)

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][6]~FF|Q      ff         0.164             0.164              2         (130,16)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][6]~FF|D      ff         0.000             0.164              2         (131,16)

Capture Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
twd_clk                                                                                                                          inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                          inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                          net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][6]~FF|CLK    ff           0.000             1.239             554        (131,16)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][66]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][66]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                                
Capture Clock : twd_clk (RISE)                                                                                                                
Slack         : 0.095 (arrival time - required time)                                                                                          
Delay         : 0.093                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.165
--------------------------------------
End-of-path arrival time       : 1.404

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0        (107,0)
twd_clk                                                                                                                           inpad        0.070             0.070             554        (107,0)
twd_clk                                                                                                                           net          1.169             1.239             554        (107,0)
   Routing elements:
      Manhattan distance of X:13, Y:8
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][66]~FF|CLK    ff           0.000             1.239             554        (120,8)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][66]~FF|Q      ff         0.165             0.165              2         (120,8)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][66]~FF|D      ff         0.000             0.165              2         (124,8)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0        (107,0)
twd_clk                                                                                                                           inpad        0.070             0.070             554        (107,0)
twd_clk                                                                                                                           net          1.169             1.239             554        (107,0)
   Routing elements:
      Manhattan distance of X:17, Y:8
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][66]~FF|CLK    ff           0.000             1.239             554        (124,8)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                                
Capture Clock : twd_clk (RISE)                                                                                                                
Slack         : 0.095 (arrival time - required time)                                                                                          
Delay         : 0.093                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.165
--------------------------------------
End-of-path arrival time       : 1.404

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0        (107,0)
twd_clk                                                                                                                           inpad        0.070             0.070             554        (107,0)
twd_clk                                                                                                                           net          1.169             1.239             554        (107,0)
   Routing elements:
      Manhattan distance of X:9, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6~FF|CLK    ff           0.000             1.239             554        (98,20)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_6~FF|Q      ff         0.165             0.165              2         (98,20) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7~FF|D      ff         0.000             0.165              2         (100,20)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                           inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                           net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:7, Y:20
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i10_rst_7~FF|CLK    ff           0.000             1.239             554        (100,20)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][86]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][86]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                                
Capture Clock : twd_clk (RISE)                                                                                                                
Slack         : 0.096 (arrival time - required time)                                                                                          
Delay         : 0.094                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.166
--------------------------------------
End-of-path arrival time       : 1.405

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                           inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                           net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:14
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][86]~FF|CLK    ff           0.000             1.239             554        (131,14)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][86]~FF|Q      ff         0.166             0.166              2         (131,14)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][86]~FF|D      ff         0.000             0.166              2         (127,14)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                           inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                           net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:20, Y:14
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][86]~FF|CLK    ff           0.000             1.239             554        (127,14)

################################################################################
Path Detail Report (twd_clk vs clk_96m)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : 0.012 (arrival time - required time)                                                                                               
Delay         : 0.341                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.368
--------------------------------------
End-of-path arrival time       : 1.607

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.525
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.595

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                  net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:19, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.239             554        (126,34)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[4]~FF|Q                      ff          0.413            0.413              3         (126,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         -0.045            0.368              3         (126,42)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                                  net          1.455             1.525             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:126, Y:120
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.525             1625       (126,42)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : 0.012 (arrival time - required time)                                                                                               
Delay         : 0.341                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.368
--------------------------------------
End-of-path arrival time       : 1.607

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.525
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.595

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                  net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:17, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.239             554        (124,32)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[1]~FF|Q                      ff          0.413            0.413              3         (124,32)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         -0.045            0.368              3         (124,27)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                                  net          1.455             1.525             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:124, Y:135
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.525             1625       (124,27)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : 0.014 (arrival time - required time)                                                                                               
Delay         : 0.343                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.370
--------------------------------------
End-of-path arrival time       : 1.609

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.525
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.595

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                  net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:24, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.239             554        (131,39)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[5]~FF|Q                      ff          0.415            0.415              3         (131,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         -0.045            0.370              3         (126,44)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                                  net          1.455             1.525             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:126, Y:118
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.525             1625       (126,44)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : 0.015 (arrival time - required time)                                                                                               
Delay         : 0.433                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.448
--------------------------------------
End-of-path arrival time       : 1.687

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.602
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.672

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                  net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:18, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.239             554        (125,34)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[0]~FF|Q                      ff          0.505            0.505              3         (125,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         -0.057            0.448              3         (122,34)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                                  net          1.532             1.602             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:122, Y:128
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.602             1625       (122,34)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : 0.031 (arrival time - required time)                                                                                               
Delay         : 0.360                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.387
--------------------------------------
End-of-path arrival time       : 1.626

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.525
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.595

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
twd_clk                                                                                                              inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                              inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                              net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:17, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|CLK    ff           0.000             1.239             554        (124,35)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[6]~FF|Q                          ff          0.432            0.432              4         (124,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         -0.045            0.387              4         (124,38)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                                  net          1.455             1.525             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:124, Y:124
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.525             1625       (124,38)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : 0.039 (arrival time - required time)                                                                                               
Delay         : 0.368                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.395
--------------------------------------
End-of-path arrival time       : 1.634

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.525
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.595

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                  net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:17, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.239             554        (124,34)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|Q                      ff          0.440            0.440              3         (124,34)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         -0.045            0.395              3         (124,40)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                                  net          1.455             1.525             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:124, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.525             1625       (124,40)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                                     
Capture Clock : clk_96m (RISE)                                                                                                                     
Slack         : 0.127 (arrival time - required time)                                                                                               
Delay         : 0.545                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.560
--------------------------------------
End-of-path arrival time       : 1.799

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.602
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.672

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                  inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                  net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:20, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.239             554        (127,37)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[3]~FF|Q                      ff          0.617            0.617              3         (127,37)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         -0.057            0.560              3         (124,47)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_96m                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                                  inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                                  net          1.532             1.602             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:124, Y:115
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.602             1625       (124,47)

################################################################################
Path Detail Report (clk_pixel_2x vs clk_pixel_2x)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2|CLK      
Path End      : u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF|D
Launch Clock  : clk_pixel_2x (RISE)                                                                               
Capture Clock : clk_pixel_2x (RISE)                                                                               
Slack         : 0.092 (arrival time - required time)                                                              
Delay         : 0.090                                                                                             

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.162
--------------------------------------
End-of-path arrival time       : 1.319

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                            name                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================
clk_pixel_2x                                                                                    inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                                                                                    inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                                                                                    net          1.087             1.157             315       (219,164)
   Routing elements:
      Manhattan distance of X:129, Y:53
u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2|CLK    srl8         0.000             1.157             315       (90,217) 

Data Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_2|Q             srl8        0.072             0.072              4         (90,217)
u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i24_pre             net         0.055             0.127              4         (90,217)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__75196|in[3]                                                                                       lut         0.035             0.162              4         (90,220)
LUT__75196|out                                                                                         lut         0.000             0.162              4         (90,220)
u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF|D     ff          0.000             0.162              4         (90,220)

Capture Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
clk_pixel_2x                                                                                            inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                                                                                            inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                                                                                            net          1.087             1.157             315       (219,164)
   Routing elements:
      Manhattan distance of X:129, Y:56
u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF|CLK    ff           0.000             1.157             315       (90,220) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/r_lcd_rgb[17]~FF|CLK   
Path End      : hdmi_txd2_o[2]_2~FF|D               
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.095 (arrival time - required time)
Delay         : 0.100                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.165
--------------------------------------
End-of-path arrival time       : 1.372

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
              name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================
clk_pixel_2x                         inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                         inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                         net          1.137             1.207             315       (219,164)
   Routing elements:
      Manhattan distance of X:179, Y:88
u_lcd_driver/r_lcd_rgb[17]~FF|CLK    ff           0.000             1.207             315       (40,252) 

Data Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
u_lcd_driver/r_lcd_rgb[17]~FF|Q     ff           0.072            0.072              10        (40,252)
u_lcd_driver/r_lcd_rgb[17]          net          0.066            0.138              10        (40,252)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__75634|in[2]                    lut          0.034            0.172              10        (40,254)
LUT__75634|out                      lut          0.000            0.172               2        (40,254)
hdmi_txd2_o[2]_2~FF|D               ff          -0.007            0.165               2        (40,254)

Capture Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
clk_pixel_2x               inpad        0.000             0.000               0       (219,164)
clk_pixel_2x               inpad        0.070             0.070             315       (219,164)
clk_pixel_2x               net          1.137             1.207             315       (219,164)
   Routing elements:
      Manhattan distance of X:179, Y:90
hdmi_txd2_o[2]_2~FF|CLK    ff           0.000             1.207             315       (40,254) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/r_lcd_rgb[16]~FF|CLK   
Path End      : hdmi_txd2_o[0]~FF|D                 
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.095 (arrival time - required time)
Delay         : 0.100                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.165
--------------------------------------
End-of-path arrival time       : 1.372

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
              name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================
clk_pixel_2x                         inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                         inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                         net          1.137             1.207             315       (219,164)
   Routing elements:
      Manhattan distance of X:179, Y:94
u_lcd_driver/r_lcd_rgb[16]~FF|CLK    ff           0.000             1.207             315       (40,258) 

Data Path
             name                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================
u_lcd_driver/r_lcd_rgb[16]~FF|Q     ff           0.072            0.072              11        (40,258)
u_lcd_driver/r_lcd_rgb[16]          net          0.066            0.138              11        (40,258)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__75631|in[1]                    lut          0.034            0.172              11        (40,260)
LUT__75631|out                      lut          0.000            0.172               2        (40,260)
hdmi_txd2_o[0]~FF|D                 ff          -0.007            0.165               2        (40,260)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
clk_pixel_2x             inpad        0.000             0.000               0       (219,164)
clk_pixel_2x             inpad        0.070             0.070             315       (219,164)
clk_pixel_2x             net          1.137             1.207             315       (219,164)
   Routing elements:
      Manhattan distance of X:179, Y:96
hdmi_txd2_o[0]~FF|CLK    ff           0.000             1.207             315       (40,260) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i25_2|CLK      
Path End      : u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF|D
Launch Clock  : clk_pixel_2x (RISE)                                                                               
Capture Clock : clk_pixel_2x (RISE)                                                                               
Slack         : 0.095 (arrival time - required time)                                                              
Delay         : 0.093                                                                                             

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.165
--------------------------------------
End-of-path arrival time       : 1.322

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                            name                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================
clk_pixel_2x                                                                                    inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                                                                                    inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                                                                                    net          1.087             1.157             315       (219,164)
   Routing elements:
      Manhattan distance of X:129, Y:62
u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i25_2|CLK    srl8         0.000             1.157             315       (90,226) 

Data Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i25_2|Q             srl8        0.072             0.072              2         (90,226)
u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i25_pre             net         0.058             0.130              2         (90,226)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__75195|in[1]                                                                                       lut         0.035             0.165              2         (90,227)
LUT__75195|out                                                                                         lut         0.000             0.165              5         (90,227)
u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF|D     ff          0.000             0.165              5         (90,227)

Capture Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
clk_pixel_2x                                                                                            inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                                                                                            inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                                                                                            net          1.087             1.157             315       (219,164)
   Routing elements:
      Manhattan distance of X:129, Y:63
u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF|CLK    ff           0.000             1.157             315       (90,227) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/raddr[13]~FF|CLK       
Path End      : u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/n296~FF|D
Launch Clock  : clk_pixel_2x (RISE)                                           
Capture Clock : clk_pixel_2x (RISE)                                           
Slack         : 0.101 (arrival time - required time)                          
Delay         : 0.099                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.171
--------------------------------------
End-of-path arrival time       : 1.328

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                         name                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================
clk_pixel_2x                                               inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                                               inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                                               net          1.087             1.157             315       (219,164)
   Routing elements:
      Manhattan distance of X:133, Y:73
u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/raddr[13]~FF|CLK    ff           0.000             1.157             315       (86,237) 

Data Path
                             name                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================
u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/raddr[13]~FF|Q               ff         0.171             0.171              12        (86,237)
u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/n296~FF|D      ff         0.000             0.171              12        (86,241)

Capture Clock Path
                              name                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================
clk_pixel_2x                                                        inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                                                        inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                                                        net          1.087             1.157             315       (219,164)
   Routing elements:
      Manhattan distance of X:133, Y:77
u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ram/n296~FF|CLK    ff           0.000             1.157             315       (86,241) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_lcd_driver/r_lcd_rgb[8]~FF|CLK    
Path End      : hdmi_txd1_o[0]~FF|D                 
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.105 (arrival time - required time)
Delay         : 0.110                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.175
--------------------------------------
End-of-path arrival time       : 1.382

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
              name                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================
clk_pixel_2x                        inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                        inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                        net          1.137             1.207             315       (219,164)
   Routing elements:
      Manhattan distance of X:198, Y:109
u_lcd_driver/r_lcd_rgb[8]~FF|CLK    ff           0.000             1.207             315       (21,273) 

Data Path
             name               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================
u_lcd_driver/r_lcd_rgb[8]~FF|Q     ff           0.072            0.072              14        (21,273)
u_lcd_driver/r_lcd_rgb[8]          net          0.075            0.147              14        (21,273)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__75620|in[1]                   lut          0.035            0.182              14        (21,274)
LUT__75620|out                     lut          0.000            0.182               2        (21,274)
hdmi_txd1_o[0]~FF|D                ff          -0.007            0.175               2        (21,274)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
clk_pixel_2x             inpad        0.000             0.000               0       (219,164)
clk_pixel_2x             inpad        0.070             0.070             315       (219,164)
clk_pixel_2x             net          1.137             1.207             315       (219,164)
   Routing elements:
      Manhattan distance of X:198, Y:110
hdmi_txd1_o[0]~FF|CLK    ff           0.000             1.207             315       (21,274) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_rgb2dvi/enc_1/acc[0]~FF|CLK       
Path End      : u_rgb2dvi/enc_1/acc[0]~FF|D         
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.105 (arrival time - required time)
Delay         : 0.110                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.175
--------------------------------------
End-of-path arrival time       : 1.382

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel_2x                     inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                     inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                     net          1.137             1.207             315       (219,164)
   Routing elements:
      Manhattan distance of X:198, Y:81
u_rgb2dvi/enc_1/acc[0]~FF|CLK    ff           0.000             1.207             315       (21,245) 

Data Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
u_rgb2dvi/enc_1/acc[0]~FF|Q      ff            0.072            0.072              3         (21,245)
u_rgb2dvi/enc_1/acc[0]           net           0.075            0.147              3         (21,245)
u_rgb2dvi/enc_1/add_105/i1|I0    adder         0.035            0.182              3         (21,245)
u_rgb2dvi/enc_1/add_105/i1|O     adder         0.000            0.182              2         (21,245)
u_rgb2dvi/enc_1/acc[0]~FF|D      ff           -0.007            0.175              2         (21,245)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel_2x                     inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                     inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                     net          1.137             1.207             315       (219,164)
   Routing elements:
      Manhattan distance of X:198, Y:81
u_rgb2dvi/enc_1/acc[0]~FF|CLK    ff           0.000             1.207             315       (21,245) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2|CLK      
Path End      : u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF|D
Launch Clock  : clk_pixel_2x (RISE)                                                                               
Capture Clock : clk_pixel_2x (RISE)                                                                               
Slack         : 0.105 (arrival time - required time)                                                              
Delay         : 0.103                                                                                             

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.175
--------------------------------------
End-of-path arrival time       : 1.332

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                            name                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================
clk_pixel_2x                                                                                    inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                                                                                    inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                                                                                    net          1.087             1.157             315       (219,164)
   Routing elements:
      Manhattan distance of X:129, Y:44
u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2|CLK    srl8         0.000             1.157             315       (90,208) 

Data Path
                                               name                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================
u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2|Q             srl8        0.072             0.072              4         (90,208)
u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_pre             net         0.068             0.140              4         (90,208)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__75210|in[1]                                                                                       lut         0.035             0.175              4         (90,210)
LUT__75210|out                                                                                         lut         0.000             0.175              2         (90,210)
u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF|D     ff          0.000             0.175              2         (90,210)

Capture Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
clk_pixel_2x                                                                                            inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                                                                                            inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                                                                                            net          1.087             1.157             315       (219,164)
   Routing elements:
      Manhattan distance of X:129, Y:46
u_fifo_to_lcd/u_R0_FIFO/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF|CLK    ff           0.000             1.157             315       (90,210) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_rgb2dvi/enc_2/acc[2]~FF|CLK       
Path End      : u_rgb2dvi/enc_2/acc[2]~FF|D         
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.109 (arrival time - required time)
Delay         : 0.107                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.336

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel_2x                     inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                     inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                     net          1.087             1.157             315       (219,164)
   Routing elements:
      Manhattan distance of X:187, Y:80
u_rgb2dvi/enc_2/acc[2]~FF|CLK    ff           0.000             1.157             315       (32,244) 

Data Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
u_rgb2dvi/enc_2/acc[2]~FF|Q      ff           0.072             0.072              3         (32,244)
u_rgb2dvi/enc_2/acc[2]           net          0.073             0.145              3         (32,244)
u_rgb2dvi/enc_2/add_105/i3|I0    adder        0.034             0.179              3         (32,244)
u_rgb2dvi/enc_2/add_105/i3|O     adder        0.000             0.179              2         (32,244)
u_rgb2dvi/enc_2/acc[2]~FF|D      ff           0.000             0.179              2         (32,244)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel_2x                     inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                     inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                     net          1.087             1.157             315       (219,164)
   Routing elements:
      Manhattan distance of X:187, Y:80
u_rgb2dvi/enc_2/acc[2]~FF|CLK    ff           0.000             1.157             315       (32,244) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_rgb2dvi/enc_2/acc[4]~FF|CLK       
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel_2x (RISE)                 
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.109 (arrival time - required time)
Delay         : 0.107                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.179
--------------------------------------
End-of-path arrival time       : 1.336

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel_2x                     inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                     inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                     net          1.087             1.157             315       (219,164)
   Routing elements:
      Manhattan distance of X:187, Y:82
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.157             315       (32,246) 

Data Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
u_rgb2dvi/enc_2/acc[4]~FF|Q      ff           0.072             0.072              6         (32,246)
u_rgb2dvi/enc_2/acc[4]           net          0.073             0.145              6         (32,246)
u_rgb2dvi/enc_2/add_105/i5|I0    adder        0.034             0.179              6         (32,246)
u_rgb2dvi/enc_2/add_105/i5|O     adder        0.000             0.179              2         (32,246)
u_rgb2dvi/enc_2/acc[4]~FF|D      ff           0.000             0.179              2         (32,246)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel_2x                     inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                     inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                     net          1.087             1.157             315       (219,164)
   Routing elements:
      Manhattan distance of X:187, Y:82
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.157             315       (32,246) 

################################################################################
Path Detail Report (clk_pixel vs clk_pixel_2x)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_pixel~FF|CLK                   
Path End      : hdmi_txc_rst_o                      
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.313 (arrival time - required time)
Delay         : 0.433                               

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.505
--------------------------------------
End-of-path arrival time       : 1.708

Constraint                     :  0.000
+ Capture Clock Path Delay     :  1.150
+ Clock Uncertainty            :  0.070
- Output Delay                 : -0.175
---------------------------------------
End-of-path required time      :  1.395

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
clk_pixel            inpad        0.000             0.000              0         (111,0) 
clk_pixel            inpad        0.070             0.070              2         (111,0) 
clk_pixel            net          1.133             1.203              2         (111,0) 
   Routing elements:
      Manhattan distance of X:36, Y:318
rstn_pixel~FF|CLK    ff           0.000             1.203              2         (75,318)

Data Path
      name        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================
rstn_pixel~FF|Q     ff           0.072             0.072              59        (75,318)
rstn_pixel          net          0.097             0.169              59        (75,318)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__75695|in[0]    lut          0.034             0.203              59        (70,318)
LUT__75695|out      lut          0.000             0.203               5        (70,318)
hdmi_txd2_rst_o     net          0.274             0.477               5        (70,318)
   Routing elements:
      Manhattan distance of X:13, Y:5
hdmi_txc_rst_o      outpad       0.028             0.505               5        (57,323)
hdmi_txc_rst_o      outpad       0.000             0.505               0        (57,323)

Capture Clock Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
clk_pixel_2x                  inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                  inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                  net          1.052             1.122             315       (219,164)
   Routing elements:
      Manhattan distance of X:156, Y:159
clk_pixel_2x~CLKOUT~63~322    outpad       0.028             1.150             315       (63,323) 
clk_pixel_2x~CLKOUT~63~322    outpad       0.000             1.150               0       (63,323) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_pixel~FF|CLK                   
Path End      : hdmi_txd2_rst_o                     
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.376 (arrival time - required time)
Delay         : 0.496                               

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.568
--------------------------------------
End-of-path arrival time       : 1.771

Constraint                     :  0.000
+ Capture Clock Path Delay     :  1.150
+ Clock Uncertainty            :  0.070
- Output Delay                 : -0.175
---------------------------------------
End-of-path required time      :  1.395

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
clk_pixel            inpad        0.000             0.000              0         (111,0) 
clk_pixel            inpad        0.070             0.070              2         (111,0) 
clk_pixel            net          1.133             1.203              2         (111,0) 
   Routing elements:
      Manhattan distance of X:36, Y:318
rstn_pixel~FF|CLK    ff           0.000             1.203              2         (75,318)

Data Path
      name        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================
rstn_pixel~FF|Q     ff           0.072             0.072              59        (75,318)
rstn_pixel          net          0.097             0.169              59        (75,318)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__75695|in[0]    lut          0.034             0.203              59        (70,318)
LUT__75695|out      lut          0.000             0.203               5        (70,318)
hdmi_txd2_rst_o     net          0.337             0.540               5        (70,318)
   Routing elements:
      Manhattan distance of X:24, Y:5
hdmi_txd2_rst_o     outpad       0.028             0.568               5        (46,323)
hdmi_txd2_rst_o     outpad       0.000             0.568               0        (46,323)

Capture Clock Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
clk_pixel_2x                  inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                  inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                  net          1.052             1.122             315       (219,164)
   Routing elements:
      Manhattan distance of X:164, Y:159
clk_pixel_2x~CLKOUT~55~322    outpad       0.028             1.150             315       (55,323) 
clk_pixel_2x~CLKOUT~55~322    outpad       0.000             1.150               0       (55,323) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_pixel~FF|CLK                   
Path End      : hdmi_txd1_rst_o                     
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.428 (arrival time - required time)
Delay         : 0.548                               

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.620
--------------------------------------
End-of-path arrival time       : 1.823

Constraint                     :  0.000
+ Capture Clock Path Delay     :  1.150
+ Clock Uncertainty            :  0.070
- Output Delay                 : -0.175
---------------------------------------
End-of-path required time      :  1.395

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
clk_pixel            inpad        0.000             0.000              0         (111,0) 
clk_pixel            inpad        0.070             0.070              2         (111,0) 
clk_pixel            net          1.133             1.203              2         (111,0) 
   Routing elements:
      Manhattan distance of X:36, Y:318
rstn_pixel~FF|CLK    ff           0.000             1.203              2         (75,318)

Data Path
      name        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================
rstn_pixel~FF|Q     ff           0.072             0.072              59        (75,318)
rstn_pixel          net          0.097             0.169              59        (75,318)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__75695|in[0]    lut          0.034             0.203              59        (70,318)
LUT__75695|out      lut          0.000             0.203               5        (70,318)
hdmi_txd2_rst_o     net          0.389             0.592               5        (70,318)
   Routing elements:
      Manhattan distance of X:58, Y:5
hdmi_txd1_rst_o     outpad       0.028             0.620               5        (12,323)
hdmi_txd1_rst_o     outpad       0.000             0.620               0        (12,323)

Capture Clock Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
clk_pixel_2x                  inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                  inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                  net          1.052             1.122             315       (219,164)
   Routing elements:
      Manhattan distance of X:188, Y:159
clk_pixel_2x~CLKOUT~31~322    outpad       0.028             1.150             315       (31,323) 
clk_pixel_2x~CLKOUT~31~322    outpad       0.000             1.150               0       (31,323) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_pixel~FF|CLK                   
Path End      : bf_vreal[10]~FF|SR                  
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.464 (arrival time - required time)
Delay         : 0.416                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.488
--------------------------------------
End-of-path arrival time       : 1.691

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
clk_pixel            inpad        0.000             0.000              0         (111,0) 
clk_pixel            inpad        0.070             0.070              2         (111,0) 
clk_pixel            net          1.133             1.203              2         (111,0) 
   Routing elements:
      Manhattan distance of X:36, Y:318
rstn_pixel~FF|CLK    ff           0.000             1.203              2         (75,318)

Data Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
rstn_pixel~FF|Q        ff          0.072             0.072              59        (75,318)
rstn_pixel             net         0.416             0.488              59        (75,318)
   Routing elements:
      Manhattan distance of X:1, Y:43
bf_vreal[10]~FF|SR     ff          0.000             0.488              59        (74,275)

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
clk_pixel_2x           inpad        0.000             0.000               0       (219,164)
clk_pixel_2x           inpad        0.070             0.070             315       (219,164)
clk_pixel_2x           net          1.087             1.157             315       (219,164)
   Routing elements:
      Manhattan distance of X:145, Y:111
bf_vreal[10]~FF|CLK    ff           0.000             1.157             315       (74,275) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_pixel~FF|CLK                   
Path End      : u_lcd_driver/hcnt[12]~FF|SR         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.464 (arrival time - required time)
Delay         : 0.416                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.488
--------------------------------------
End-of-path arrival time       : 1.691

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
clk_pixel            inpad        0.000             0.000              0         (111,0) 
clk_pixel            inpad        0.070             0.070              2         (111,0) 
clk_pixel            net          1.133             1.203              2         (111,0) 
   Routing elements:
      Manhattan distance of X:36, Y:318
rstn_pixel~FF|CLK    ff           0.000             1.203              2         (75,318)

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
rstn_pixel~FF|Q                 ff          0.072             0.072              59        (75,318)
rstn_pixel                      net         0.416             0.488              59        (75,318)
   Routing elements:
      Manhattan distance of X:1, Y:50
u_lcd_driver/hcnt[12]~FF|SR     ff          0.000             0.488              59        (74,268)

Capture Clock Path
            name              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================
clk_pixel_2x                    inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                    inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                    net          1.087             1.157             315       (219,164)
   Routing elements:
      Manhattan distance of X:145, Y:104
u_lcd_driver/hcnt[12]~FF|CLK    ff           0.000             1.157             315       (74,268) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_pixel~FF|CLK                   
Path End      : hreal[9]~FF|SR                      
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.464 (arrival time - required time)
Delay         : 0.416                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.488
--------------------------------------
End-of-path arrival time       : 1.691

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
clk_pixel            inpad        0.000             0.000              0         (111,0) 
clk_pixel            inpad        0.070             0.070              2         (111,0) 
clk_pixel            net          1.133             1.203              2         (111,0) 
   Routing elements:
      Manhattan distance of X:36, Y:318
rstn_pixel~FF|CLK    ff           0.000             1.203              2         (75,318)

Data Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
rstn_pixel~FF|Q     ff          0.072             0.072              59        (75,318)
rstn_pixel          net         0.416             0.488              59        (75,318)
   Routing elements:
      Manhattan distance of X:1, Y:65
hreal[9]~FF|SR      ff          0.000             0.488              59        (74,253)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_pixel_2x       inpad        0.000             0.000               0       (219,164)
clk_pixel_2x       inpad        0.070             0.070             315       (219,164)
clk_pixel_2x       net          1.087             1.157             315       (219,164)
   Routing elements:
      Manhattan distance of X:145, Y:89
hreal[9]~FF|CLK    ff           0.000             1.157             315       (74,253) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_pixel~FF|CLK                   
Path End      : bf_vreal[9]~FF|SR                   
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.464 (arrival time - required time)
Delay         : 0.416                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.488
--------------------------------------
End-of-path arrival time       : 1.691

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
clk_pixel            inpad        0.000             0.000              0         (111,0) 
clk_pixel            inpad        0.070             0.070              2         (111,0) 
clk_pixel            net          1.133             1.203              2         (111,0) 
   Routing elements:
      Manhattan distance of X:36, Y:318
rstn_pixel~FF|CLK    ff           0.000             1.203              2         (75,318)

Data Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
rstn_pixel~FF|Q       ff          0.072             0.072              59        (75,318)
rstn_pixel            net         0.416             0.488              59        (75,318)
   Routing elements:
      Manhattan distance of X:1, Y:46
bf_vreal[9]~FF|SR     ff          0.000             0.488              59        (74,272)

Capture Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
clk_pixel_2x          inpad        0.000             0.000               0       (219,164)
clk_pixel_2x          inpad        0.070             0.070             315       (219,164)
clk_pixel_2x          net          1.087             1.157             315       (219,164)
   Routing elements:
      Manhattan distance of X:145, Y:108
bf_vreal[9]~FF|CLK    ff           0.000             1.157             315       (74,272) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_pixel~FF|CLK                   
Path End      : u_lcd_driver/hcnt[0]~FF|SR          
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.464 (arrival time - required time)
Delay         : 0.416                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.488
--------------------------------------
End-of-path arrival time       : 1.691

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
clk_pixel            inpad        0.000             0.000              0         (111,0) 
clk_pixel            inpad        0.070             0.070              2         (111,0) 
clk_pixel            net          1.133             1.203              2         (111,0) 
   Routing elements:
      Manhattan distance of X:36, Y:318
rstn_pixel~FF|CLK    ff           0.000             1.203              2         (75,318)

Data Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
rstn_pixel~FF|Q                ff          0.072             0.072              59        (75,318)
rstn_pixel                     net         0.416             0.488              59        (75,318)
   Routing elements:
      Manhattan distance of X:1, Y:55
u_lcd_driver/hcnt[0]~FF|SR     ff          0.000             0.488              59        (74,263)

Capture Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel_2x                   inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                   inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                   net          1.087             1.157             315       (219,164)
   Routing elements:
      Manhattan distance of X:145, Y:99
u_lcd_driver/hcnt[0]~FF|CLK    ff           0.000             1.157             315       (74,263) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_pixel~FF|CLK                   
Path End      : u_lcd_driver/hcnt[1]~FF|SR          
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.464 (arrival time - required time)
Delay         : 0.416                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.488
--------------------------------------
End-of-path arrival time       : 1.691

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
clk_pixel            inpad        0.000             0.000              0         (111,0) 
clk_pixel            inpad        0.070             0.070              2         (111,0) 
clk_pixel            net          1.133             1.203              2         (111,0) 
   Routing elements:
      Manhattan distance of X:36, Y:318
rstn_pixel~FF|CLK    ff           0.000             1.203              2         (75,318)

Data Path
           name             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================
rstn_pixel~FF|Q                ff          0.072             0.072              59        (75,318)
rstn_pixel                     net         0.416             0.488              59        (75,318)
   Routing elements:
      Manhattan distance of X:1, Y:59
u_lcd_driver/hcnt[1]~FF|SR     ff          0.000             0.488              59        (74,259)

Capture Clock Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
clk_pixel_2x                   inpad        0.000             0.000               0       (219,164)
clk_pixel_2x                   inpad        0.070             0.070             315       (219,164)
clk_pixel_2x                   net          1.087             1.157             315       (219,164)
   Routing elements:
      Manhattan distance of X:145, Y:95
u_lcd_driver/hcnt[1]~FF|CLK    ff           0.000             1.157             315       (74,259) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_pixel~FF|CLK                   
Path End      : hreal[11]~FF|SR                     
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel_2x (RISE)                 
Slack         : 0.471 (arrival time - required time)
Delay         : 0.423                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.495
--------------------------------------
End-of-path arrival time       : 1.698

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
      name         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================
clk_pixel            inpad        0.000             0.000              0         (111,0) 
clk_pixel            inpad        0.070             0.070              2         (111,0) 
clk_pixel            net          1.133             1.203              2         (111,0) 
   Routing elements:
      Manhattan distance of X:36, Y:318
rstn_pixel~FF|CLK    ff           0.000             1.203              2         (75,318)

Data Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
rstn_pixel~FF|Q     ff          0.072             0.072              59        (75,318)
rstn_pixel          net         0.423             0.495              59        (75,318)
   Routing elements:
      Manhattan distance of X:0, Y:61
hreal[11]~FF|SR     ff          0.000             0.495              59        (75,257)

Capture Clock Path
      name        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================
clk_pixel_2x        inpad        0.000             0.000               0       (219,164)
clk_pixel_2x        inpad        0.070             0.070             315       (219,164)
clk_pixel_2x        net          1.087             1.157             315       (219,164)
   Routing elements:
      Manhattan distance of X:144, Y:93
hreal[11]~FF|CLK    ff           0.000             1.157             315       (75,257) 

################################################################################
Path Detail Report (clk_96m vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 0.016 (arrival time - required time)                                                                                                
Delay         : 0.259                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.293
--------------------------------------
End-of-path arrival time       : 1.532

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.446
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.516

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk_96m                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                   inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                   net          1.169             1.239             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:192, Y:148
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.239             1625       (192,14)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[1]~FF|Q                      ff          0.331            0.331              3         (192,14)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         -0.038            0.293              3         (193,25)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                  inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                  net          1.376             1.446             741        (112,0) 
   Routing elements:
      Manhattan distance of X:81, Y:25
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.446             741        (193,25)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.053 (arrival time - required time)                                                                                               
Delay         : 0.112                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.177
--------------------------------------
End-of-path arrival time       : 1.366

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.243
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.313

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_96m                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                    inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                    net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:183, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.189             1625       (183,69)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[3]~FF|Q                    ff          0.184            0.184              3         (183,69)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         -0.007            0.177              3         (182,69)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                 net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:70, Y:69
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.243             741        (182,69)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.070 (arrival time - required time)                                                                                               
Delay         : 0.129                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.194
--------------------------------------
End-of-path arrival time       : 1.383

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.243
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.313

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_96m                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                    inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                    net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:190, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.189             1625       (190,72)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[4]~FF|Q                    ff          0.201            0.201              3         (190,72)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         -0.007            0.194              3         (185,72)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                 net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:73, Y:72
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.243             741        (185,72)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.072 (arrival time - required time)                                                                                               
Delay         : 0.131                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.196
--------------------------------------
End-of-path arrival time       : 1.385

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.243
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.313

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_96m                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                    inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                    net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:190, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.189             1625       (190,68)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[5]~FF|Q                    ff          0.203            0.203              3         (190,68)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         -0.007            0.196              3         (185,68)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                 net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:73, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.243             741        (185,68)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.076 (arrival time - required time)                                                                                               
Delay         : 0.135                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.200
--------------------------------------
End-of-path arrival time       : 1.389

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.243
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.313

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
clk_96m                                                                                                                inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:190, Y:92
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.189             1625       (190,70)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtr[6]~FF|Q                        ff          0.207            0.207              5         (190,70)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         -0.007            0.200              5         (185,65)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                 net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:73, Y:65
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.243             741        (185,65)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.078 (arrival time - required time)                                                                                               
Delay         : 0.137                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.202
--------------------------------------
End-of-path arrival time       : 1.391

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.243
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.313

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_96m                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                    inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                    net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:183, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.189             1625       (183,66)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[0]~FF|Q                    ff          0.209            0.209              3         (183,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         -0.007            0.202              3         (182,61)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                 net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:70, Y:61
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.243             741        (182,61)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.094 (arrival time - required time)                                                                                               
Delay         : 0.153                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.218
--------------------------------------
End-of-path arrival time       : 1.407

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.243
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.313

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_96m                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                    inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                    net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:139, Y:79
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.189             1625       (139,83)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[3]~FF|Q                    ff          0.225            0.225              3         (139,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         -0.007            0.218              3         (144,88)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                 net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:32, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.243             741        (144,88)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.098 (arrival time - required time)                                                                                               
Delay         : 0.107                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.172
--------------------------------------
End-of-path arrival time       : 1.411

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.243
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.313

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_96m                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                    inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                    net          1.169             1.239             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:179, Y:91
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.239             1625       (179,71)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushCC_pushPtrGray[2]~FF|Q                    ff          0.179            0.179              3         (179,71)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         -0.007            0.172              3         (182,71)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                 inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                 net          1.173             1.243             741        (112,0) 
   Routing elements:
      Manhattan distance of X:70, Y:71
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.243             741        (182,71)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 0.100 (arrival time - required time)                                                                                                
Delay         : 0.102                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.174
--------------------------------------
End-of-path arrival time       : 1.363

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.193
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.263

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk_96m                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                   inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                   net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:190, Y:147
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.189             1625       (190,15)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[3]~FF|Q                      ff         0.174             0.174              3         (190,15)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.000             0.174              3         (193,15)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0        (112,0) 
core_clk                                                                                                                                  inpad        0.070             0.070             741        (112,0) 
core_clk                                                                                                                                  net          1.123             1.193             741        (112,0) 
   Routing elements:
      Manhattan distance of X:81, Y:15
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.193             741        (193,15)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 0.100 (arrival time - required time)                                                                                                
Delay         : 0.102                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.174
--------------------------------------
End-of-path arrival time       : 1.363

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.193
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.263

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk_96m                                                                                                                   inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                   inpad        0.070             0.070             1625       (0,162)
clk_96m                                                                                                                   net          1.119             1.189             1625       (0,162)
   Routing elements:
      Manhattan distance of X:190, Y:155
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.189             1625       (190,7)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[0]~FF|Q                      ff         0.174             0.174              3         (190,7)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         0.000             0.174              3         (193,7)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0        (112,0)
core_clk                                                                                                                                  inpad        0.070             0.070             741        (112,0)
core_clk                                                                                                                                  net          1.123             1.193             741        (112,0)
   Routing elements:
      Manhattan distance of X:81, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.193             741        (193,7)

################################################################################
Path Detail Report (clk_96m vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2|D
Launch Clock  : clk_96m (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : 0.018 (arrival time - required time)                                                                                                           
Delay         : 0.214                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.267
--------------------------------------
End-of-path arrival time       : 1.456

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.368
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.438

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_96m                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                        inpad        0.070             0.070             1625       (0,162)
clk_96m                                                                                                                                        net          1.119             1.189             1625       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:140
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|CLK    ff           0.000             1.189             1625       (60,22)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF|Q           ff           0.072            0.072              2         (60,22)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]                net          0.214            0.286              2         (60,22)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2|D     srl8        -0.019            0.267              2         (60,23)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                              inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                                              net          1.298             1.368             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:23
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i11_2|CLK    srl8         0.000             1.368             283        (60,23)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i8_2|D
Launch Clock  : clk_96m (RISE)                                                                                                                                
Capture Clock : tac_clk (RISE)                                                                                                                                
Slack         : 0.018 (arrival time - required time)                                                                                                          
Delay         : 0.214                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.267
--------------------------------------
End-of-path arrival time       : 1.456

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.368
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.438

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_96m                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                        inpad        0.070             0.070             1625       (0,162)
clk_96m                                                                                                                                        net          1.119             1.189             1625       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:147
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|CLK    ff           0.000             1.189             1625       (60,15)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF|Q          ff           0.072            0.072              2         (60,15)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]               net          0.214            0.286              2         (60,15)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i8_2|D     srl8        -0.019            0.267              2         (60,16)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
tac_clk                                                                                                                                             inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                             inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                                             net          1.298             1.368             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i8_2|CLK    srl8         0.000             1.368             283        (60,16)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2|D
Launch Clock  : clk_96m (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : 0.019 (arrival time - required time)                                                                                                           
Delay         : 0.215                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.268
--------------------------------------
End-of-path arrival time       : 1.457

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.368
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.438

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_96m                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                        inpad        0.070             0.070             1625       (0,162)
clk_96m                                                                                                                                        net          1.119             1.189             1625       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:137
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|CLK    ff           0.000             1.189             1625       (60,25)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF|Q           ff           0.072            0.072              2         (60,25)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]                net          0.215            0.287              2         (60,25)
   Routing elements:
      Manhattan distance of X:0, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2|D     srl8        -0.019            0.268              2         (60,29)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                              inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                                              net          1.298             1.368             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i12_2|CLK    srl8         0.000             1.368             283        (60,29)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|CLK   
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i9_2|D
Launch Clock  : clk_96m (RISE)                                                                                                                                
Capture Clock : tac_clk (RISE)                                                                                                                                
Slack         : 0.047 (arrival time - required time)                                                                                                          
Delay         : 0.243                                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.296
--------------------------------------
End-of-path arrival time       : 1.485

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.368
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.438

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_96m                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                        inpad        0.070             0.070             1625       (0,162)
clk_96m                                                                                                                                        net          1.119             1.189             1625       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:143
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|CLK    ff           0.000             1.189             1625       (60,19)

Data Path
                                                                     name                                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF|Q          ff           0.072            0.072              2         (60,19)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]               net          0.243            0.315              2         (60,19)
   Routing elements:
      Manhattan distance of X:0, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i9_2|D     srl8        -0.019            0.296              2         (60,24)

Capture Clock Path
                                                                      name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================================
tac_clk                                                                                                                                             inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                             inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                                             net          1.298             1.368             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:24
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i9_2|CLK    srl8         0.000             1.368             283        (60,24)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i10_2|D
Launch Clock  : clk_96m (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : 0.051 (arrival time - required time)                                                                                                           
Delay         : 0.247                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.300
--------------------------------------
End-of-path arrival time       : 1.489

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.368
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.438

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_96m                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                        inpad        0.070             0.070             1625       (0,162)
clk_96m                                                                                                                                        net          1.119             1.189             1625       (0,162)
   Routing elements:
      Manhattan distance of X:60, Y:142
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF|CLK    ff           0.000             1.189             1625       (60,20)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF|Q           ff           0.072            0.072              2         (60,20)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]                net          0.247            0.319              2         (60,20)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i10_2|D     srl8        -0.019            0.300              2         (60,21)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                              inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                                              net          1.298             1.368             283        (108,0)
   Routing elements:
      Manhattan distance of X:48, Y:21
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i10_2|CLK    srl8         0.000             1.368             283        (60,21)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF|CLK    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2|D
Launch Clock  : clk_96m (RISE)                                                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                                                 
Slack         : 0.090 (arrival time - required time)                                                                                                           
Delay         : 0.214                                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.239
+ Clock To Q + Data Path Delay : 0.267
--------------------------------------
End-of-path arrival time       : 1.506

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.346
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.416

Launch Clock Path
                                                                   name                                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================
clk_96m                                                                                                                                        inpad        0.000             0.000                0       (0,162)
clk_96m                                                                                                                                        inpad        0.070             0.070             1625       (0,162)
clk_96m                                                                                                                                        net          1.169             1.239             1625       (0,162)
   Routing elements:
      Manhattan distance of X:53, Y:135
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF|CLK    ff           0.000             1.239             1625       (53,27)

Data Path
                                                                     name                                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF|Q           ff           0.072            0.072              2         (53,27)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]                net          0.214            0.286              2         (53,27)
   Routing elements:
      Manhattan distance of X:2, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2|D     srl8        -0.019            0.267              2         (51,27)

Capture Clock Path
                                                                      name                                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================================
tac_clk                                                                                                                                              inpad        0.000             0.000               0        (108,0)
tac_clk                                                                                                                                              inpad        0.070             0.070             283        (108,0)
tac_clk                                                                                                                                              net          1.276             1.346             283        (108,0)
   Routing elements:
      Manhattan distance of X:57, Y:27
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i13_2|CLK    srl8         0.000             1.346             283        (51,27)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_96m~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : clk_96m (RISE)                                                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                                                             
Slack         : 0.091 (arrival time - required time)                                                                                                                       
Delay         : 0.287                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.340
--------------------------------------
End-of-path arrival time       : 1.529

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.368
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.438

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_96m            inpad        0.000             0.000                0       (0,162) 
clk_96m            inpad        0.070             0.070             1625       (0,162) 
clk_96m            net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:125, Y:121
rstn_96m~FF|CLK    ff           0.000             1.189             1625       (125,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_96m~FF|Q                                                                                                                                                   ff           0.072            0.072             136        (125,41)
rstn_96m                                                                                                                                                        net          0.287            0.359             136        (125,41)
   Routing elements:
      Manhattan distance of X:0, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          -0.019            0.340             136        (125,44)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tac_clk                                                                                                                                                         inpad        0.000             0.000               0        (108,0) 
tac_clk                                                                                                                                                         inpad        0.070             0.070             283        (108,0) 
tac_clk                                                                                                                                                         net          1.298             1.368             283        (108,0) 
   Routing elements:
      Manhattan distance of X:17, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.368             283        (125,44)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_96m~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : clk_96m (RISE)                                                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                                                             
Slack         : 0.091 (arrival time - required time)                                                                                                                       
Delay         : 0.287                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.340
--------------------------------------
End-of-path arrival time       : 1.529

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.368
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.438

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_96m            inpad        0.000             0.000                0       (0,162) 
clk_96m            inpad        0.070             0.070             1625       (0,162) 
clk_96m            net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:125, Y:121
rstn_96m~FF|CLK    ff           0.000             1.189             1625       (125,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_96m~FF|Q                                                                                                                                                   ff           0.072            0.072             136        (125,41)
rstn_96m                                                                                                                                                        net          0.287            0.359             136        (125,41)
   Routing elements:
      Manhattan distance of X:0, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          -0.019            0.340             136        (125,45)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tac_clk                                                                                                                                                         inpad        0.000             0.000               0        (108,0) 
tac_clk                                                                                                                                                         inpad        0.070             0.070             283        (108,0) 
tac_clk                                                                                                                                                         net          1.298             1.368             283        (108,0) 
   Routing elements:
      Manhattan distance of X:17, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.368             283        (125,45)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_96m~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : clk_96m (RISE)                                                                                                                                             
Capture Clock : tac_clk (RISE)                                                                                                                                             
Slack         : 0.091 (arrival time - required time)                                                                                                                       
Delay         : 0.287                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.340
--------------------------------------
End-of-path arrival time       : 1.529

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.368
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.438

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_96m            inpad        0.000             0.000                0       (0,162) 
clk_96m            inpad        0.070             0.070             1625       (0,162) 
clk_96m            net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:125, Y:121
rstn_96m~FF|CLK    ff           0.000             1.189             1625       (125,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_96m~FF|Q                                                                                                                                                   ff           0.072            0.072             136        (125,41)
rstn_96m                                                                                                                                                        net          0.287            0.359             136        (125,41)
   Routing elements:
      Manhattan distance of X:0, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          -0.019            0.340             136        (125,43)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tac_clk                                                                                                                                                         inpad        0.000             0.000               0        (108,0) 
tac_clk                                                                                                                                                         inpad        0.070             0.070             283        (108,0) 
tac_clk                                                                                                                                                         net          1.298             1.368             283        (108,0) 
   Routing elements:
      Manhattan distance of X:17, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.368             283        (125,43)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_96m~FF|CLK                                                                                      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|SR
Launch Clock  : clk_96m (RISE)                                                                                       
Capture Clock : tac_clk (RISE)                                                                                       
Slack         : 0.091 (arrival time - required time)                                                                 
Delay         : 0.287                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.340
--------------------------------------
End-of-path arrival time       : 1.529

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.368
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.438

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_96m            inpad        0.000             0.000                0       (0,162) 
clk_96m            inpad        0.070             0.070             1625       (0,162) 
clk_96m            net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:125, Y:121
rstn_96m~FF|CLK    ff           0.000             1.189             1625       (125,41)

Data Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
rstn_96m~FF|Q                                                                                             ff           0.072            0.072             136        (125,41)
rstn_96m                                                                                                  net          0.287            0.359             136        (125,41)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|SR     ff          -0.019            0.340             136        (125,42)

Capture Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
tac_clk                                                                                                   inpad        0.000             0.000               0        (108,0) 
tac_clk                                                                                                   inpad        0.070             0.070             283        (108,0) 
tac_clk                                                                                                   net          1.298             1.368             283        (108,0) 
   Routing elements:
      Manhattan distance of X:17, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tac_clk_rstn~FF|CLK    ff           0.000             1.368             283        (125,42)

################################################################################
Path Detail Report (clk_96m vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : 0.055 (arrival time - required time)                                                                                               
Delay         : 0.103                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.175
--------------------------------------
End-of-path arrival time       : 1.364

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_96m                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                    inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                    net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:128, Y:126
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.189             1625       (128,36)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[0]~FF|Q                    ff         0.175             0.175              3         (128,36)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         0.000             0.175              3         (125,36)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                  inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                  net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:18, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.239             554        (125,36)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : 0.058 (arrival time - required time)                                                                                               
Delay         : 0.106                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.178
--------------------------------------
End-of-path arrival time       : 1.367

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_96m                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                    inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                    net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:124, Y:131
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.189             1625       (124,31)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[3]~FF|Q                    ff         0.178             0.178              3         (124,31)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.000             0.178              3         (121,31)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                  inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                  net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:14, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.239             554        (121,31)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : 0.064 (arrival time - required time)                                                                                               
Delay         : 0.112                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_96m                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                    inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                    net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:119, Y:121
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.189             1625       (119,41)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[1]~FF|Q                    ff         0.184             0.184              3         (119,41)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.000             0.184              3         (119,36)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                  inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                  net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:12, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.239             554        (119,36)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : 0.064 (arrival time - required time)                                                                                               
Delay         : 0.112                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.184
--------------------------------------
End-of-path arrival time       : 1.373

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_96m                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                    inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                    net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:122, Y:126
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.189             1625       (122,36)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[2]~FF|Q                    ff         0.184             0.184              3         (122,36)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.000             0.184              3         (121,36)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                  inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                  net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:14, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.239             554        (121,36)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : 0.099 (arrival time - required time)                                                                                               
Delay         : 0.147                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.219
--------------------------------------
End-of-path arrival time       : 1.408

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_96m                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                    inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                    net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:126, Y:116
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.189             1625       (126,46)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[4]~FF|Q                    ff         0.219             0.219              3         (126,46)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         0.000             0.219              3         (126,36)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                  inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                  net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:19, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.239             554        (126,36)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_96m~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : clk_96m (RISE)                                                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                                                             
Slack         : 0.110 (arrival time - required time)                                                                                                                       
Delay         : 0.304                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.357
--------------------------------------
End-of-path arrival time       : 1.546

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.366
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.436

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_96m            inpad        0.000             0.000                0       (0,162) 
clk_96m            inpad        0.070             0.070             1625       (0,162) 
clk_96m            net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:125, Y:121
rstn_96m~FF|CLK    ff           0.000             1.189             1625       (125,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_96m~FF|Q                                                                                                                                                   ff           0.072            0.072             136        (125,41)
rstn_96m                                                                                                                                                        net          0.304            0.376             136        (125,41)
   Routing elements:
      Manhattan distance of X:5, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          -0.019            0.357             136        (130,38)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                                         inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                                         net          1.296             1.366             554        (107,0) 
   Routing elements:
      Manhattan distance of X:23, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.366             554        (130,38)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_96m~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : clk_96m (RISE)                                                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                                                             
Slack         : 0.110 (arrival time - required time)                                                                                                                       
Delay         : 0.304                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.357
--------------------------------------
End-of-path arrival time       : 1.546

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.366
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.436

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_96m            inpad        0.000             0.000                0       (0,162) 
clk_96m            inpad        0.070             0.070             1625       (0,162) 
clk_96m            net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:125, Y:121
rstn_96m~FF|CLK    ff           0.000             1.189             1625       (125,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_96m~FF|Q                                                                                                                                                   ff           0.072            0.072             136        (125,41)
rstn_96m                                                                                                                                                        net          0.304            0.376             136        (125,41)
   Routing elements:
      Manhattan distance of X:5, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          -0.019            0.357             136        (130,39)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                                         inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                                         net          1.296             1.366             554        (107,0) 
   Routing elements:
      Manhattan distance of X:23, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.366             554        (130,39)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_96m~FF|CLK                                                                                      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/twd_clk_rstn~FF|SR
Launch Clock  : clk_96m (RISE)                                                                                       
Capture Clock : twd_clk (RISE)                                                                                       
Slack         : 0.110 (arrival time - required time)                                                                 
Delay         : 0.304                                                                                                

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.357
--------------------------------------
End-of-path arrival time       : 1.546

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.366
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.436

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_96m            inpad        0.000             0.000                0       (0,162) 
clk_96m            inpad        0.070             0.070             1625       (0,162) 
clk_96m            net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:125, Y:121
rstn_96m~FF|CLK    ff           0.000             1.189             1625       (125,41)

Data Path
                                                name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================
rstn_96m~FF|Q                                                                                             ff           0.072            0.072             136        (125,41)
rstn_96m                                                                                                  net          0.304            0.376             136        (125,41)
   Routing elements:
      Manhattan distance of X:5, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/twd_clk_rstn~FF|SR     ff          -0.019            0.357             136        (130,41)

Capture Clock Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
twd_clk                                                                                                   inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                   inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                   net          1.296             1.366             554        (107,0) 
   Routing elements:
      Manhattan distance of X:23, Y:41
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/twd_clk_rstn~FF|CLK    ff           0.000             1.366             554        (130,41)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_96m~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : clk_96m (RISE)                                                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                                                             
Slack         : 0.110 (arrival time - required time)                                                                                                                       
Delay         : 0.304                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.357
--------------------------------------
End-of-path arrival time       : 1.546

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.366
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.436

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_96m            inpad        0.000             0.000                0       (0,162) 
clk_96m            inpad        0.070             0.070             1625       (0,162) 
clk_96m            net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:125, Y:121
rstn_96m~FF|CLK    ff           0.000             1.189             1625       (125,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_96m~FF|Q                                                                                                                                                   ff           0.072            0.072             136        (125,41)
rstn_96m                                                                                                                                                        net          0.304            0.376             136        (125,41)
   Routing elements:
      Manhattan distance of X:5, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          -0.019            0.357             136        (130,40)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
twd_clk                                                                                                                                                         inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                                         inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                                         net          1.296             1.366             554        (107,0) 
   Routing elements:
      Manhattan distance of X:23, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[1].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.366             554        (130,40)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : clk_96m (RISE)                                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                                     
Slack         : 0.119 (arrival time - required time)                                                                                               
Delay         : 0.167                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.239
--------------------------------------
End-of-path arrival time       : 1.428

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.239
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.309

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_96m                                                                                                                    inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                    inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                    net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:124, Y:119
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.189             1625       (124,43)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushCC_pushPtrGray[5]~FF|Q                    ff         0.239             0.239              3         (124,43)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         0.000             0.239              3         (128,38)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
twd_clk                                                                                                                                  inpad        0.000             0.000               0        (107,0) 
twd_clk                                                                                                                                  inpad        0.070             0.070             554        (107,0) 
twd_clk                                                                                                                                  net          1.169             1.239             554        (107,0) 
   Routing elements:
      Manhattan distance of X:21, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.239             554        (128,38)

################################################################################
Path Detail Report (clk_96m vs clk_96m)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|D  
Launch Clock  : clk_96m (RISE)                                                                                                          
Capture Clock : clk_96m (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_96m                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                     inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                     net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:189, Y:127
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.189             1625       (189,35)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|Q7     srl8        0.072             0.072              2         (189,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][5]                       net         0.033             0.105              2         (189,35)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|D      srl8        0.000             0.105              2         (189,36)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_96m                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                     inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                     net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:189, Y:126
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.189             1625       (189,36)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|D  
Launch Clock  : clk_96m (RISE)                                                                                                          
Capture Clock : clk_96m (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_96m                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                     inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                     net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:189, Y:131
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|CLK    srl8         0.000             1.189             1625       (189,31)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|Q7     srl8        0.072             0.072              2         (189,31)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][7]                       net         0.033             0.105              2         (189,31)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|D      srl8        0.000             0.105              2         (189,32)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_96m                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                     inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                     net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:189, Y:130
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|CLK    srl8         0.000             1.189             1625       (189,32)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst|D  
Launch Clock  : clk_96m (RISE)                                                                                                          
Capture Clock : clk_96m (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_96m                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                     inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                     net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:192, Y:127
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|CLK    srl8         0.000             1.189             1625       (192,35)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|Q7     srl8        0.072             0.072              2         (192,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][4]                       net         0.033             0.105              2         (192,35)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst|D      srl8        0.000             0.105              2         (192,36)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_96m                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                     inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                     net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:192, Y:126
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst|CLK    srl8         0.000             1.189             1625       (192,36)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|D  
Launch Clock  : clk_96m (RISE)                                                                                                          
Capture Clock : clk_96m (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_96m                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                     inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                     net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:189, Y:145
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             1625       (189,17)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|Q7     srl8        0.072             0.072              2         (189,17)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][1]                       net         0.033             0.105              2         (189,17)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|D      srl8        0.000             0.105              2         (189,18)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_96m                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                     inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                     net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:189, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             1625       (189,18)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_inst|D  
Launch Clock  : clk_96m (RISE)                                                                                                          
Capture Clock : clk_96m (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_96m                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                     inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                     net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:192, Y:139
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_inst|CLK    srl8         0.000             1.189             1625       (192,23)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_inst|Q7     srl8        0.072             0.072              2         (192,23)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][3]                       net         0.033             0.105              2         (192,23)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_inst|D      srl8        0.000             0.105              2         (192,24)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_96m                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                     inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                     net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:192, Y:138
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_inst|CLK    srl8         0.000             1.189             1625       (192,24)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|D  
Launch Clock  : clk_96m (RISE)                                                                                                          
Capture Clock : clk_96m (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_96m                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                     inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                     net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:192, Y:144
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             1625       (192,18)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|Q7     srl8        0.072             0.072              2         (192,18)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][0]                       net         0.033             0.105              2         (192,18)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|D      srl8        0.000             0.105              2         (192,19)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_96m                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                     inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                     net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:192, Y:143
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             1625       (192,19)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_inst|D  
Launch Clock  : clk_96m (RISE)                                                                                                          
Capture Clock : clk_96m (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_96m                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                     inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                     net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:189, Y:130
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|CLK    srl8         0.000             1.189             1625       (189,32)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|Q7     srl8        0.072             0.072              2         (189,32)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[2][7]                       net         0.033             0.105              2         (189,32)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_inst|D      srl8        0.000             0.105              2         (189,33)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_96m                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                     inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                     net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:189, Y:129
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_inst|CLK    srl8         0.000             1.189             1625       (189,33)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_inst|D  
Launch Clock  : clk_96m (RISE)                                                                                                          
Capture Clock : clk_96m (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_96m                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                     inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                     net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:189, Y:149
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst|CLK    srl8         0.000             1.189             1625       (189,13)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst|Q7     srl8        0.072             0.072              2         (189,13)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][2]                       net         0.033             0.105              2         (189,13)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_inst|D      srl8        0.000             0.105              2         (189,14)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_96m                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                     inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                     net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:189, Y:148
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_inst|CLK    srl8         0.000             1.189             1625       (189,14)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst|D  
Launch Clock  : clk_96m (RISE)                                                                                                          
Capture Clock : clk_96m (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_96m                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                     inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                     net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:192, Y:131
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst|CLK    srl8         0.000             1.189             1625       (192,31)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst|Q7     srl8        0.072             0.072              2         (192,31)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][6]                       net         0.033             0.105              2         (192,31)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst|D      srl8        0.000             0.105              2         (192,32)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_96m                                                                                                                     inpad        0.000             0.000                0       (0,162) 
clk_96m                                                                                                                     inpad        0.070             0.070             1625       (0,162) 
clk_96m                                                                                                                     net          1.119             1.189             1625       (0,162) 
   Routing elements:
      Manhattan distance of X:192, Y:130
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst|CLK    srl8         0.000             1.189             1625       (192,32)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/dff_138/i10_2|CLK       
Path End      : u_axi4_ctrl/dff_138/i15_2|D         
Launch Clock  : clk_96m (RISE)                      
Capture Clock : clk_96m (RISE)                      
Slack         : 0.035 (arrival time - required time)
Delay         : 0.033                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_96m                          inpad        0.000             0.000                0      (0,162)  
clk_96m                          inpad        0.070             0.070             1625      (0,162)  
clk_96m                          net          1.119             1.189             1625      (0,162)  
   Routing elements:
      Manhattan distance of X:177, Y:22
u_axi4_ctrl/dff_138/i10_2|CLK    srl8         0.000             1.189             1625      (177,140)

Data Path
                name                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================
u_axi4_ctrl/dff_138/i10_2|Q7             srl8        0.072             0.072              2        (177,140)
u_axi4_ctrl/rfifo_wr_rst_busy_dly[9]     net         0.033             0.105              2        (177,140)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_axi4_ctrl/dff_138/i15_2|D              srl8        0.000             0.105              2        (177,141)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_96m                          inpad        0.000             0.000                0      (0,162)  
clk_96m                          inpad        0.070             0.070             1625      (0,162)  
clk_96m                          net          1.119             1.189             1625      (0,162)  
   Routing elements:
      Manhattan distance of X:177, Y:21
u_axi4_ctrl/dff_138/i15_2|CLK    srl8         0.000             1.189             1625      (177,141)

---------- Path Details for Min Critical Paths (end) ---------------

