// Seed: 4126605095
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  genvar id_10;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input wand id_2,
    input tri id_3,
    input supply0 id_4,
    output tri0 id_5,
    output tri1 id_6,
    input tri0 id_7,
    input wor id_8,
    input supply1 id_9,
    input tri0 id_10
);
  assign id_6 = 1;
  wire id_12;
  nor primCall (id_1, id_10, id_3, id_2, id_7, id_4, id_8, id_9);
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  wire id_13;
endmodule
