Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec 16 16:24:06 2024
| Host         : LAPTOP-SHFQCREU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_display_timing_summary_routed.rpt -pb TOP_display_timing_summary_routed.pb -rpx TOP_display_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (68)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clock_divider_inst/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (68)
-------------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   83          inf        0.000                      0                   83           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 contador_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.549ns  (logic 4.236ns (40.150%)  route 6.314ns (59.850%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  contador_inst/counter_reg[1]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  contador_inst/counter_reg[1]/Q
                         net (fo=17, routed)          1.601     2.020    binary_decoder_inst/AN[2]_0
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.299     2.319 r  binary_decoder_inst/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.713     7.032    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.549 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.549    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.281ns  (logic 4.525ns (48.756%)  route 4.756ns (51.244%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  contador_inst/counter_reg[1]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  contador_inst/counter_reg[1]/Q
                         net (fo=17, routed)          1.891     2.310    bcd_to_7seg_inst/seg[1]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.327     2.637 r  bcd_to_7seg_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.865     5.502    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779     9.281 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.281    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.020ns  (logic 4.501ns (49.904%)  route 4.519ns (50.096%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  contador_inst/counter_reg[1]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  contador_inst/counter_reg[1]/Q
                         net (fo=17, routed)          1.601     2.020    binary_decoder_inst/AN[2]_0
    SLICE_X0Y86          LUT3 (Prop_lut3_I0_O)        0.327     2.347 r  binary_decoder_inst/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.918     5.265    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755     9.020 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.020    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.905ns  (logic 4.528ns (50.854%)  route 4.376ns (49.146%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  contador_inst/counter_reg[1]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  contador_inst/counter_reg[1]/Q
                         net (fo=17, routed)          1.302     1.721    binary_decoder_inst/AN[2]_0
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.327     2.048 r  binary_decoder_inst/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.074     5.122    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.782     8.905 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.905    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.586ns  (logic 4.273ns (49.774%)  route 4.312ns (50.226%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  contador_inst/counter_reg[1]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  contador_inst/counter_reg[1]/Q
                         net (fo=17, routed)          1.009     1.428    bcd_to_7seg_inst/seg[1]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.299     1.727 r  bcd_to_7seg_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.303     5.030    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.586 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.586    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.491ns  (logic 4.506ns (53.063%)  route 3.985ns (46.937%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  contador_inst/counter_reg[1]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  contador_inst/counter_reg[1]/Q
                         net (fo=17, routed)          1.884     2.303    binary_decoder_inst/AN[2]_0
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.327     2.630 r  binary_decoder_inst/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.102     4.731    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760     8.491 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.491    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.230ns  (logic 4.252ns (51.660%)  route 3.978ns (48.340%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  contador_inst/counter_reg[1]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  contador_inst/counter_reg[1]/Q
                         net (fo=17, routed)          1.891     2.310    bcd_to_7seg_inst/seg[1]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.299     2.609 r  bcd_to_7seg_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.087     4.696    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.230 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.230    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.161ns  (logic 4.279ns (52.428%)  route 3.882ns (47.572%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  contador_inst/counter_reg[1]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  contador_inst/counter_reg[1]/Q
                         net (fo=17, routed)          1.309     1.728    bcd_to_7seg_inst/seg[1]
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.299     2.027 r  bcd_to_7seg_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.573     4.600    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.161 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.161    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.838ns  (logic 4.268ns (54.451%)  route 3.570ns (45.549%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  contador_inst/counter_reg[1]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  contador_inst/counter_reg[1]/Q
                         net (fo=17, routed)          1.884     2.303    binary_decoder_inst/AN[2]_0
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.299     2.602 r  binary_decoder_inst/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.686     4.288    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550     7.838 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.838    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.829ns  (logic 4.498ns (57.453%)  route 3.331ns (42.547%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  contador_inst/counter_reg[1]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  contador_inst/counter_reg[1]/Q
                         net (fo=17, routed)          1.009     1.428    bcd_to_7seg_inst/seg[1]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.327     1.755 r  bcd_to_7seg_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.322     4.077    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752     7.829 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.829    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_divider_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_divider_inst/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  clock_divider_inst/counter_reg[0]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clock_divider_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.185     0.326    clock_divider_inst/counter[0]
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.042     0.368 r  clock_divider_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    clock_divider_inst/p_1_in[0]
    SLICE_X0Y90          FDRE                                         r  clock_divider_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_divider_inst/counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  clock_divider_inst/counter_reg[8]/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_divider_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.119     0.260    clock_divider_inst/counter[8]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  clock_divider_inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    clock_divider_inst/p_1_in[8]
    SLICE_X1Y90          FDRE                                         r  clock_divider_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider_inst/counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_divider_inst/counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  clock_divider_inst/counter_reg[12]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_divider_inst/counter_reg[12]/Q
                         net (fo=3, routed)           0.120     0.261    clock_divider_inst/counter[12]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  clock_divider_inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    clock_divider_inst/p_1_in[12]
    SLICE_X1Y91          FDRE                                         r  clock_divider_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider_inst/counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_divider_inst/counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  clock_divider_inst/counter_reg[16]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_divider_inst/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     0.261    clock_divider_inst/counter[16]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  clock_divider_inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    clock_divider_inst/p_1_in[16]
    SLICE_X1Y92          FDRE                                         r  clock_divider_inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider_inst/counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_divider_inst/counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  clock_divider_inst/counter_reg[20]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_divider_inst/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     0.261    clock_divider_inst/counter[20]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  clock_divider_inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    clock_divider_inst/p_1_in[20]
    SLICE_X1Y93          FDRE                                         r  clock_divider_inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_divider_inst/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  clock_divider_inst/counter_reg[4]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_divider_inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     0.261    clock_divider_inst/counter[4]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  clock_divider_inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    clock_divider_inst/p_1_in[4]
    SLICE_X1Y89          FDRE                                         r  clock_divider_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider_inst/counter_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_divider_inst/counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE                         0.000     0.000 r  clock_divider_inst/counter_reg[28]/C
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_divider_inst/counter_reg[28]/Q
                         net (fo=2, routed)           0.120     0.261    clock_divider_inst/counter[28]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  clock_divider_inst/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    clock_divider_inst/p_1_in[28]
    SLICE_X1Y95          FDRE                                         r  clock_divider_inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_divider_inst/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  clock_divider_inst/counter_reg[5]/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_divider_inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     0.255    clock_divider_inst/counter[5]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.370 r  clock_divider_inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.370    clock_divider_inst/p_1_in[5]
    SLICE_X1Y90          FDRE                                         r  clock_divider_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider_inst/counter_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_divider_inst/counter_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  clock_divider_inst/counter_reg[21]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_divider_inst/counter_reg[21]/Q
                         net (fo=2, routed)           0.114     0.255    clock_divider_inst/counter[21]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.370 r  clock_divider_inst/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.370    clock_divider_inst/p_1_in[21]
    SLICE_X1Y94          FDRE                                         r  clock_divider_inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_divider_inst/counter_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_divider_inst/counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE                         0.000     0.000 r  clock_divider_inst/counter_reg[17]/C
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_divider_inst/counter_reg[17]/Q
                         net (fo=2, routed)           0.116     0.257    clock_divider_inst/counter[17]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  clock_divider_inst/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    clock_divider_inst/p_1_in[17]
    SLICE_X1Y93          FDRE                                         r  clock_divider_inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------





