{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 20:11:14 2024 " "Info: Processing started: Fri May 10 20:11:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off reg_bank -c reg_bank --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off reg_bank -c reg_bank --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } } { "c:/portable/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/portable/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_in register register mem_reg\[7\]\[0\] mem_reg\[7\]\[0\] 420.17 MHz Internal " "Info: Clock \"clk_in\" Internal fmax is restricted to 420.17 MHz between source register \"mem_reg\[7\]\[0\]\" and destination register \"mem_reg\[7\]\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.961 ns + Longest register register " "Info: + Longest register to register delay is 0.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem_reg\[7\]\[0\] 1 REG LCFF_X49_Y30_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y30_N27; Fanout = 4; REG Node = 'mem_reg\[7\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_reg[7][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.150 ns) 0.475 ns mem_reg~0 2 COMB LCCOMB_X49_Y30_N28 1 " "Info: 2: + IC(0.325 ns) + CELL(0.150 ns) = 0.475 ns; Loc. = LCCOMB_X49_Y30_N28; Fanout = 1; COMB Node = 'mem_reg~0'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { mem_reg[7][0] mem_reg~0 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.149 ns) 0.877 ns mem_reg~1 3 COMB LCCOMB_X49_Y30_N26 1 " "Info: 3: + IC(0.253 ns) + CELL(0.149 ns) = 0.877 ns; Loc. = LCCOMB_X49_Y30_N26; Fanout = 1; COMB Node = 'mem_reg~1'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { mem_reg~0 mem_reg~1 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.961 ns mem_reg\[7\]\[0\] 4 REG LCFF_X49_Y30_N27 4 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 0.961 ns; Loc. = LCFF_X49_Y30_N27; Fanout = 4; REG Node = 'mem_reg\[7\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mem_reg~1 mem_reg[7][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.383 ns ( 39.85 % ) " "Info: Total cell delay = 0.383 ns ( 39.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.578 ns ( 60.15 % ) " "Info: Total interconnect delay = 0.578 ns ( 60.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { mem_reg[7][0] mem_reg~0 mem_reg~1 mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.961 ns" { mem_reg[7][0] {} mem_reg~0 {} mem_reg~1 {} mem_reg[7][0] {} } { 0.000ns 0.325ns 0.253ns 0.000ns } { 0.000ns 0.150ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.669 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns mem_reg\[7\]\[0\] 3 REG LCFF_X49_Y30_N27 4 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X49_Y30_N27; Fanout = 4; REG Node = 'mem_reg\[7\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk_in clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7][0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.669 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns mem_reg\[7\]\[0\] 3 REG LCFF_X49_Y30_N27 4 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X49_Y30_N27; Fanout = 4; REG Node = 'mem_reg\[7\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk_in clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7][0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk_in clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7][0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { mem_reg[7][0] mem_reg~0 mem_reg~1 mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.961 ns" { mem_reg[7][0] {} mem_reg~0 {} mem_reg~1 {} mem_reg[7][0] {} } { 0.000ns 0.325ns 0.253ns 0.000ns } { 0.000ns 0.150ns 0.149ns 0.084ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk_in clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7][0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { mem_reg[7][0] {} } {  } {  } "" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 55 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mem_reg\[5\]\[5\] regn_wr_sel\[1\] clk_in 6.264 ns register " "Info: tsu for register \"mem_reg\[5\]\[5\]\" (data pin = \"regn_wr_sel\[1\]\", clock pin = \"clk_in\") is 6.264 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.943 ns + Longest pin register " "Info: + Longest pin to register delay is 8.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns regn_wr_sel\[1\] 1 PIN PIN_E20 8 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_E20; Fanout = 8; PIN Node = 'regn_wr_sel\[1\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_wr_sel[1] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.708 ns) + CELL(0.371 ns) 6.929 ns Decoder0~0 2 COMB LCCOMB_X49_Y30_N20 8 " "Info: 2: + IC(5.708 ns) + CELL(0.371 ns) = 6.929 ns; Loc. = LCCOMB_X49_Y30_N20; Fanout = 8; COMB Node = 'Decoder0~0'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.079 ns" { regn_wr_sel[1] Decoder0~0 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.354 ns) + CELL(0.660 ns) 8.943 ns mem_reg\[5\]\[5\] 3 REG LCFF_X50_Y28_N27 2 " "Info: 3: + IC(1.354 ns) + CELL(0.660 ns) = 8.943 ns; Loc. = LCFF_X50_Y28_N27; Fanout = 2; REG Node = 'mem_reg\[5\]\[5\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.014 ns" { Decoder0~0 mem_reg[5][5] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.881 ns ( 21.03 % ) " "Info: Total cell delay = 1.881 ns ( 21.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.062 ns ( 78.97 % ) " "Info: Total interconnect delay = 7.062 ns ( 78.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.943 ns" { regn_wr_sel[1] Decoder0~0 mem_reg[5][5] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.943 ns" { regn_wr_sel[1] {} regn_wr_sel[1]~combout {} Decoder0~0 {} mem_reg[5][5] {} } { 0.000ns 0.000ns 5.708ns 1.354ns } { 0.000ns 0.850ns 0.371ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.643 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.537 ns) 2.643 ns mem_reg\[5\]\[5\] 3 REG LCFF_X50_Y28_N27 2 " "Info: 3: + IC(0.989 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X50_Y28_N27; Fanout = 2; REG Node = 'mem_reg\[5\]\[5\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { clk_in~clkctrl mem_reg[5][5] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.12 % ) " "Info: Total cell delay = 1.536 ns ( 58.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.107 ns ( 41.88 % ) " "Info: Total interconnect delay = 1.107 ns ( 41.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { clk_in clk_in~clkctrl mem_reg[5][5] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[5][5] {} } { 0.000ns 0.000ns 0.118ns 0.989ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.943 ns" { regn_wr_sel[1] Decoder0~0 mem_reg[5][5] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.943 ns" { regn_wr_sel[1] {} regn_wr_sel[1]~combout {} Decoder0~0 {} mem_reg[5][5] {} } { 0.000ns 0.000ns 5.708ns 1.354ns } { 0.000ns 0.850ns 0.371ns 0.660ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { clk_in clk_in~clkctrl mem_reg[5][5] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[5][5] {} } { 0.000ns 0.000ns 0.118ns 0.989ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in regn_do_b\[2\] mem_reg\[4\]\[2\] 11.275 ns register " "Info: tco from clock \"clk_in\" to destination pin \"regn_do_b\[2\]\" through register \"mem_reg\[4\]\[2\]\" is 11.275 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.662 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 2.662 ns mem_reg\[4\]\[2\] 3 REG LCFF_X49_Y29_N17 2 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X49_Y29_N17; Fanout = 2; REG Node = 'mem_reg\[4\]\[2\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { clk_in~clkctrl mem_reg[4][2] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.70 % ) " "Info: Total cell delay = 1.536 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.30 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { clk_in clk_in~clkctrl mem_reg[4][2] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[4][2] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.363 ns + Longest register pin " "Info: + Longest register to pin delay is 8.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem_reg\[4\]\[2\] 1 REG LCFF_X49_Y29_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y29_N17; Fanout = 2; REG Node = 'mem_reg\[4\]\[2\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_reg[4][2] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.438 ns) 0.767 ns Mux13~2 2 COMB LCCOMB_X49_Y29_N10 1 " "Info: 2: + IC(0.329 ns) + CELL(0.438 ns) = 0.767 ns; Loc. = LCCOMB_X49_Y29_N10; Fanout = 1; COMB Node = 'Mux13~2'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { mem_reg[4][2] Mux13~2 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.420 ns) 1.643 ns Mux13~3 3 COMB LCCOMB_X48_Y29_N26 1 " "Info: 3: + IC(0.456 ns) + CELL(0.420 ns) = 1.643 ns; Loc. = LCCOMB_X48_Y29_N26; Fanout = 1; COMB Node = 'Mux13~3'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { Mux13~2 Mux13~3 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.420 ns) 3.011 ns Mux13~4 4 COMB LCCOMB_X48_Y28_N8 1 " "Info: 4: + IC(0.948 ns) + CELL(0.420 ns) = 3.011 ns; Loc. = LCCOMB_X48_Y28_N8; Fanout = 1; COMB Node = 'Mux13~4'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { Mux13~3 Mux13~4 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.554 ns) + CELL(2.798 ns) 8.363 ns regn_do_b\[2\] 5 PIN PIN_AE19 0 " "Info: 5: + IC(2.554 ns) + CELL(2.798 ns) = 8.363 ns; Loc. = PIN_AE19; Fanout = 0; PIN Node = 'regn_do_b\[2\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.352 ns" { Mux13~4 regn_do_b[2] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.076 ns ( 48.74 % ) " "Info: Total cell delay = 4.076 ns ( 48.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.287 ns ( 51.26 % ) " "Info: Total interconnect delay = 4.287 ns ( 51.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.363 ns" { mem_reg[4][2] Mux13~2 Mux13~3 Mux13~4 regn_do_b[2] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.363 ns" { mem_reg[4][2] {} Mux13~2 {} Mux13~3 {} Mux13~4 {} regn_do_b[2] {} } { 0.000ns 0.329ns 0.456ns 0.948ns 2.554ns } { 0.000ns 0.438ns 0.420ns 0.420ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { clk_in clk_in~clkctrl mem_reg[4][2] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[4][2] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.363 ns" { mem_reg[4][2] Mux13~2 Mux13~3 Mux13~4 regn_do_b[2] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.363 ns" { mem_reg[4][2] {} Mux13~2 {} Mux13~3 {} Mux13~4 {} regn_do_b[2] {} } { 0.000ns 0.329ns 0.456ns 0.948ns 2.554ns } { 0.000ns 0.438ns 0.420ns 0.420ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "regn_rd_sel_b\[1\] regn_do_b\[2\] 14.745 ns Longest " "Info: Longest tpd from source pin \"regn_rd_sel_b\[1\]\" to destination pin \"regn_do_b\[2\]\" is 14.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns regn_rd_sel_b\[1\] 1 PIN PIN_B19 24 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B19; Fanout = 24; PIN Node = 'regn_rd_sel_b\[1\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_rd_sel_b[1] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.149 ns) + CELL(0.150 ns) 7.149 ns Mux13~2 2 COMB LCCOMB_X49_Y29_N10 1 " "Info: 2: + IC(6.149 ns) + CELL(0.150 ns) = 7.149 ns; Loc. = LCCOMB_X49_Y29_N10; Fanout = 1; COMB Node = 'Mux13~2'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.299 ns" { regn_rd_sel_b[1] Mux13~2 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.420 ns) 8.025 ns Mux13~3 3 COMB LCCOMB_X48_Y29_N26 1 " "Info: 3: + IC(0.456 ns) + CELL(0.420 ns) = 8.025 ns; Loc. = LCCOMB_X48_Y29_N26; Fanout = 1; COMB Node = 'Mux13~3'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { Mux13~2 Mux13~3 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.420 ns) 9.393 ns Mux13~4 4 COMB LCCOMB_X48_Y28_N8 1 " "Info: 4: + IC(0.948 ns) + CELL(0.420 ns) = 9.393 ns; Loc. = LCCOMB_X48_Y28_N8; Fanout = 1; COMB Node = 'Mux13~4'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { Mux13~3 Mux13~4 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.554 ns) + CELL(2.798 ns) 14.745 ns regn_do_b\[2\] 5 PIN PIN_AE19 0 " "Info: 5: + IC(2.554 ns) + CELL(2.798 ns) = 14.745 ns; Loc. = PIN_AE19; Fanout = 0; PIN Node = 'regn_do_b\[2\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.352 ns" { Mux13~4 regn_do_b[2] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.638 ns ( 31.45 % ) " "Info: Total cell delay = 4.638 ns ( 31.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.107 ns ( 68.55 % ) " "Info: Total interconnect delay = 10.107 ns ( 68.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.745 ns" { regn_rd_sel_b[1] Mux13~2 Mux13~3 Mux13~4 regn_do_b[2] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.745 ns" { regn_rd_sel_b[1] {} regn_rd_sel_b[1]~combout {} Mux13~2 {} Mux13~3 {} Mux13~4 {} regn_do_b[2] {} } { 0.000ns 0.000ns 6.149ns 0.456ns 0.948ns 2.554ns } { 0.000ns 0.850ns 0.150ns 0.420ns 0.420ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mem_reg\[7\]\[0\] regn_di\[0\] clk_in -3.405 ns register " "Info: th for register \"mem_reg\[7\]\[0\]\" (data pin = \"regn_di\[0\]\", clock pin = \"clk_in\") is -3.405 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.669 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns mem_reg\[7\]\[0\] 3 REG LCFF_X49_Y30_N27 4 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X49_Y30_N27; Fanout = 4; REG Node = 'mem_reg\[7\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk_in clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7][0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.340 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns regn_di\[0\] 1 PIN PIN_H17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_H17; Fanout = 8; PIN Node = 'regn_di\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn_di[0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.155 ns) + CELL(0.271 ns) 6.256 ns mem_reg~1 2 COMB LCCOMB_X49_Y30_N26 1 " "Info: 2: + IC(5.155 ns) + CELL(0.271 ns) = 6.256 ns; Loc. = LCCOMB_X49_Y30_N26; Fanout = 1; COMB Node = 'mem_reg~1'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.426 ns" { regn_di[0] mem_reg~1 } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.340 ns mem_reg\[7\]\[0\] 3 REG LCFF_X49_Y30_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.340 ns; Loc. = LCFF_X49_Y30_N27; Fanout = 4; REG Node = 'mem_reg\[7\]\[0\]'" {  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mem_reg~1 mem_reg[7][0] } "NODE_NAME" } } { "reg_bank.vhd" "" { Text "D:/git/VHDL_TP2/reg_bank/reg_bank.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.185 ns ( 18.69 % ) " "Info: Total cell delay = 1.185 ns ( 18.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.155 ns ( 81.31 % ) " "Info: Total interconnect delay = 5.155 ns ( 81.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.340 ns" { regn_di[0] mem_reg~1 mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.340 ns" { regn_di[0] {} regn_di[0]~combout {} mem_reg~1 {} mem_reg[7][0] {} } { 0.000ns 0.000ns 5.155ns 0.000ns } { 0.000ns 0.830ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clk_in clk_in~clkctrl mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7][0] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/portable/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.340 ns" { regn_di[0] mem_reg~1 mem_reg[7][0] } "NODE_NAME" } } { "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/portable/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.340 ns" { regn_di[0] {} regn_di[0]~combout {} mem_reg~1 {} mem_reg[7][0] {} } { 0.000ns 0.000ns 5.155ns 0.000ns } { 0.000ns 0.830ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 20:11:14 2024 " "Info: Processing ended: Fri May 10 20:11:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
