Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 27 14:35:31 2021
| Host         : zxn running 64-bit major release  (build 9200)
| Command      : report_utilization -file my_project_utilization_synth.rpt -pb my_project_utilization_synth.pb
| Design       : my_project
| Device       : xcku040ffva1156-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs*               | 3656 |     0 |    242400 |  1.51 |
|   LUT as Logic          | 3656 |     0 |    242400 |  1.51 |
|   LUT as Memory         |    0 |     0 |    112800 |  0.00 |
| CLB Registers           | 6679 |     0 |    484800 |  1.38 |
|   Register as Flip Flop | 6679 |     0 |    484800 |  1.38 |
|   Register as Latch     |    0 |     0 |    484800 |  0.00 |
| CARRY8                  |  440 |     0 |     30300 |  1.45 |
| F7 Muxes                |    0 |     0 |    121200 |  0.00 |
| F8 Muxes                |    0 |     0 |     60600 |  0.00 |
| F9 Muxes                |    0 |     0 |     30300 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 363   |          Yes |           - |          Set |
| 2032  |          Yes |           - |        Reset |
| 24    |          Yes |         Set |            - |
| 4260  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   16 |     0 |       600 |  2.67 |
|   RAMB36/FIFO*    |   16 |     0 |       600 |  2.67 |
|     RAMB36E2 only |   16 |       |           |       |
|   RAMB18          |    0 |     0 |      1200 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    1 |     0 |      1920 |  0.05 |
|   DSP48E2 only |    1 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    3 |     0 |       520 |  0.58 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   17 |     0 |       480 |  3.54 |
|   BUFGCE             |    1 |     0 |       240 |  0.42 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |   16 |     0 |       120 | 13.33 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    4 |     0 |        20 | 20.00 |
| GTHE3_COMMON    |    1 |     0 |         5 | 20.00 |
| IBUFDS_GTE3     |    1 |     0 |        10 | 10.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 4260 |            Register |
| FDCE          | 2032 |            Register |
| LUT6          | 1022 |                 CLB |
| LUT3          |  842 |                 CLB |
| LUT5          |  707 |                 CLB |
| LUT4          |  686 |                 CLB |
| LUT2          |  641 |                 CLB |
| CARRY8        |  440 |                 CLB |
| FDPE          |  363 |            Register |
| LUT1          |  264 |                 CLB |
| FDSE          |   24 |            Register |
| RAMB36E2      |   16 |            BLOCKRAM |
| BUFG_GT       |   16 |               Clock |
| BUFG_GT_SYNC  |    8 |               Clock |
| GTHE3_CHANNEL |    4 |            Advanced |
| IBUFCTRL      |    2 |              Others |
| MMCME3_ADV    |    1 |               Clock |
| INBUF         |    1 |                 I/O |
| IBUFDS_GTE3   |    1 |            Advanced |
| GTHE3_COMMON  |    1 |            Advanced |
| DSP48E2       |    1 |          Arithmetic |
| DIFFINBUF     |    1 |                 I/O |
| BUFGCE        |    1 |               Clock |
+---------------+------+---------------------+


9. Black Boxes
--------------

+------------------+------+
|     Ref Name     | Used |
+------------------+------+
| div_gen_0        |    4 |
| fifo_generator_0 |    3 |
| xxv_ethernet_0   |    1 |
| blk_mem_gen_0    |    1 |
+------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


