// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "LC3FPGA")
  (DATE "03/03/2019 12:19:05")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3643:3643:3643) (3739:3739:3739))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3438:3438:3438) (3351:3351:3351))
        (IOPATH i o (4220:4220:4220) (4282:4282:4282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2707:2707:2707) (2804:2804:2804))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2415:2415:2415) (2323:2323:2323))
        (IOPATH i o (2783:2783:2783) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1900:1900:1900) (1865:1865:1865))
        (IOPATH i o (2783:2783:2783) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3157:3157:3157) (3106:3106:3106))
        (IOPATH i o (4130:4130:4130) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2271:2271:2271) (2305:2305:2305))
        (IOPATH i o (2773:2773:2773) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1429:1429:1429) (1362:1362:1362))
        (IOPATH i o (2773:2773:2773) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1134:1134:1134) (1064:1064:1064))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1438:1438:1438) (1371:1371:1371))
        (IOPATH i o (2855:2855:2855) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1175:1175:1175) (1110:1110:1110))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1725:1725:1725) (1665:1665:1665))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1528:1528:1528) (1497:1497:1497))
        (IOPATH i o (4130:4130:4130) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1255:1255:1255) (1215:1215:1215))
        (IOPATH i o (4140:4140:4140) (4211:4211:4211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1861:1861:1861) (1832:1832:1832))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1809:1809:1809) (1761:1761:1761))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1544:1544:1544) (1525:1525:1525))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1506:1506:1506) (1464:1464:1464))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1439:1439:1439) (1393:1393:1393))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1551:1551:1551) (1529:1529:1529))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1621:1621:1621) (1618:1618:1618))
        (IOPATH i o (2895:2895:2895) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1447:1447:1447) (1376:1376:1376))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1178:1178:1178) (1112:1112:1112))
        (IOPATH i o (2773:2773:2773) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2358:2358:2358) (2389:2389:2389))
        (IOPATH i o (4885:4885:4885) (4468:4468:4468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2086:2086:2086) (2041:2041:2041))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2010:2010:2010) (2023:2023:2023))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2378:2378:2378) (2370:2370:2370))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2896:2896:2896) (2841:2841:2841))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4650:4650:4650) (4520:4520:4520))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6055:6055:6055) (6096:6096:6096))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2429:2429:2429) (2535:2535:2535))
        (IOPATH i o (2761:2761:2761) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2198:2198:2198) (2235:2235:2235))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2676:2676:2676) (2766:2766:2766))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3649:3649:3649) (3699:3699:3699))
        (IOPATH i o (4875:4875:4875) (4458:4458:4458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX6\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3089:3089:3089) (3187:3187:3187))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3360:3360:3360) (3449:3449:3449))
        (IOPATH i o (2781:2781:2781) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1097:1097:1097) (1025:1025:1025))
        (IOPATH i o (2821:2821:2821) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3060:3060:3060) (3157:3157:3157))
        (IOPATH i o (2831:2831:2831) (2726:2726:2726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3959:3959:3959) (4062:4062:4062))
        (IOPATH i o (2811:2811:2811) (2706:2706:2706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3475:3475:3475) (3398:3398:3398))
        (IOPATH i o (2716:2716:2716) (2821:2821:2821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX7\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5001:5001:5001) (5124:5124:5124))
        (IOPATH i o (2771:2771:2771) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4145:4145:4145) (4135:4135:4135))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3121:3121:3121) (3193:3193:3193))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4202:4202:4202) (4215:4215:4215))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3686:3686:3686) (3619:3619:3619))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4158:4158:4158) (4286:4286:4286))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4112:4112:4112) (4173:4173:4173))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4900:4900:4900) (4851:4851:4851))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3017:3017:3017) (3148:3148:3148))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4666:4666:4666) (4706:4706:4706))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3948:3948:3948) (3962:3962:3962))
        (IOPATH i o (4210:4210:4210) (4272:4272:4272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5654:5654:5654) (5769:5769:5769))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5726:5726:5726) (5748:5748:5748))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4306:4306:4306) (4346:4346:4346))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5628:5628:5628) (5729:5729:5729))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4139:4139:4139) (4328:4328:4328))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4609:4609:4609) (4693:4693:4693))
        (IOPATH i o (4200:4200:4200) (4262:4262:4262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6687:6687:6687) (6437:6437:6437))
        (IOPATH i o (2806:2806:2806) (2848:2848:2848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4659:4659:4659) (5028:5028:5028))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2600:2600:2600))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4627:4627:4627) (4999:4999:4999))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2312:2312:2312))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1143:1143:1143))
        (PORT datab (1121:1121:1121) (1178:1178:1178))
        (PORT datad (1095:1095:1095) (1136:1136:1136))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (232:232:232) (280:280:280))
        (PORT datad (261:261:261) (297:297:297))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (800:800:800))
        (PORT datab (261:261:261) (296:296:296))
        (PORT datac (843:843:843) (915:915:915))
        (PORT datad (862:862:862) (930:930:930))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1069:1069:1069) (1107:1107:1107))
        (PORT datad (1017:1017:1017) (1044:1044:1044))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (800:800:800))
        (PORT datab (836:836:836) (904:904:904))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (652:652:652) (637:637:637))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1190:1190:1190))
        (PORT datab (242:242:242) (280:280:280))
        (PORT datac (613:613:613) (607:607:607))
        (PORT datad (390:390:390) (389:389:389))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|ir\|register\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (691:691:691) (688:688:688))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector5\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (458:458:458))
        (PORT datad (1087:1087:1087) (1147:1147:1147))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (984:984:984))
        (PORT datab (951:951:951) (1037:1037:1037))
        (PORT datac (1106:1106:1106) (1152:1152:1152))
        (PORT datad (1185:1185:1185) (1239:1239:1239))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (988:988:988))
        (PORT datab (412:412:412) (431:431:431))
        (PORT datac (1080:1080:1080) (1136:1136:1136))
        (PORT datad (717:717:717) (722:722:722))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector5\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (980:980:980))
        (PORT datab (413:413:413) (432:432:432))
        (PORT datac (1076:1076:1076) (1131:1131:1131))
        (PORT datad (713:713:713) (718:718:718))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector5\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (292:292:292))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1641:1641:1641) (1638:1638:1638))
        (PORT datad (1053:1053:1053) (1107:1107:1107))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (294:294:294))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (805:805:805) (861:861:861))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|ldIR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1657:1657:1657))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2788:2788:2788))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1707:1707:1707) (1702:1702:1702))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (652:652:652) (648:648:648))
        (PORT datac (983:983:983) (1015:1015:1015))
        (PORT datad (259:259:259) (294:294:294))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|SYNTHESIZED_WIRE_56)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (458:458:458))
        (PORT datad (1088:1088:1088) (1148:1148:1148))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|SYNTHESIZED_WIRE_25\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (PORT datad (307:307:307) (381:381:381))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1062:1062:1062))
        (PORT datab (471:471:471) (475:475:475))
        (PORT datac (709:709:709) (718:718:718))
        (PORT datad (802:802:802) (857:857:857))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (841:841:841))
        (PORT datab (350:350:350) (458:458:458))
        (PORT datac (1051:1051:1051) (1097:1097:1097))
        (PORT datad (1071:1071:1071) (1132:1132:1132))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (839:839:839) (906:906:906))
        (PORT datac (843:843:843) (914:914:914))
        (PORT datad (1055:1055:1055) (1110:1110:1110))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (450:450:450))
        (PORT datab (1121:1121:1121) (1171:1171:1171))
        (PORT datac (591:591:591) (573:573:573))
        (PORT datad (869:869:869) (938:938:938))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (460:460:460))
        (PORT datab (397:397:397) (411:411:411))
        (PORT datac (237:237:237) (285:285:285))
        (PORT datad (259:259:259) (295:295:295))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (2091:2091:2091))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (668:668:668) (690:690:690))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1902:1902:1902))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (708:708:708) (751:751:751))
        (PORT datad (965:965:965) (996:996:996))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1190:1190:1190))
        (PORT datab (488:488:488) (497:497:497))
        (PORT datac (226:226:226) (258:258:258))
        (PORT datad (843:843:843) (901:901:901))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1636:1636:1636) (1653:1653:1653))
        (PORT datab (949:949:949) (1034:1034:1034))
        (PORT datad (1150:1150:1150) (1212:1212:1212))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaPC\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1199:1199:1199))
        (PORT datab (1118:1118:1118) (1174:1174:1174))
        (PORT datac (723:723:723) (765:765:765))
        (PORT datad (1093:1093:1093) (1134:1134:1134))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaPC\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1200:1200:1200))
        (PORT datab (1115:1115:1115) (1171:1171:1171))
        (PORT datac (723:723:723) (765:765:765))
        (PORT datad (1091:1091:1091) (1132:1132:1132))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaPC\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1142:1142:1142))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (739:739:739) (800:800:800))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaPC\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (447:447:447))
        (PORT datab (470:470:470) (474:474:474))
        (PORT datac (1080:1080:1080) (1135:1135:1135))
        (PORT datad (712:712:712) (718:718:718))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|enaPC)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2238:2238:2238))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (3968:3968:3968) (3993:3993:3993))
        (PORT sclr (1759:1759:1759) (1749:1749:1749))
        (PORT sload (1953:1953:1953) (1939:1939:1939))
        (PORT ena (1480:1480:1480) (1453:1453:1453))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (873:873:873))
        (PORT datad (762:762:762) (812:812:812))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[0\]\~45)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1223:1223:1223))
        (PORT datab (831:831:831) (895:895:895))
        (PORT datac (719:719:719) (770:770:770))
        (PORT datad (1062:1062:1062) (1105:1105:1105))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1225:1225:1225))
        (PORT datab (831:831:831) (895:895:895))
        (PORT datac (715:715:715) (764:764:764))
        (PORT datad (1057:1057:1057) (1100:1100:1100))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1124:1124:1124))
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (210:210:210) (246:246:246))
        (PORT datad (1120:1120:1120) (1172:1172:1172))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1124:1124:1124))
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (1119:1119:1119) (1171:1171:1171))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (406:406:406))
        (PORT datac (787:787:787) (860:860:860))
        (PORT datad (1060:1060:1060) (1118:1118:1118))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (427:427:427))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (211:211:211) (248:248:248))
        (PORT datad (216:216:216) (243:243:243))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (245:245:245) (283:283:283))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|ldPC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1606:1606:1606))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (2006:2006:2006))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1957:1957:1957) (1917:1917:1917))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (538:538:538))
        (PORT datab (652:652:652) (696:696:696))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (2006:2006:2006))
        (PORT asdata (1023:1023:1023) (1006:1006:1006))
        (PORT ena (1957:1957:1957) (1917:1917:1917))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2282:2282:2282))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1734:1734:1734) (1717:1717:1717))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (386:386:386))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2282:2282:2282))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1734:1734:1734) (1717:1717:1717))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2282:2282:2282))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1734:1734:1734) (1717:1717:1717))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2282:2282:2282))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1734:1734:1734) (1717:1717:1717))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2282:2282:2282))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1734:1734:1734) (1717:1717:1717))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2282:2282:2282))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1734:1734:1734) (1717:1717:1717))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[8\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2282:2282:2282))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1734:1734:1734) (1717:1717:1717))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[9\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2282:2282:2282))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1734:1734:1734) (1717:1717:1717))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2282:2282:2282))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1734:1734:1734) (1717:1717:1717))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2282:2282:2282))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1734:1734:1734) (1717:1717:1717))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[12\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2282:2282:2282))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1734:1734:1734) (1717:1717:1717))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2550:2550:2550))
        (PORT asdata (1151:1151:1151) (1188:1188:1188))
        (PORT ena (1762:1762:1762) (1743:1743:1743))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (779:779:779) (823:823:823))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2550:2550:2550))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1762:1762:1762) (1743:1743:1743))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|SYNTHESIZED_WIRE_59\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (353:353:353) (462:462:462))
        (PORT datad (1087:1087:1087) (1147:1147:1147))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|aluControl\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1203:1203:1203))
        (PORT datab (350:350:350) (459:459:459))
        (PORT datac (735:735:735) (795:795:795))
        (PORT datad (1064:1064:1064) (1123:1123:1123))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|aluControl\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1147:1147:1147))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1090:1090:1090) (1131:1131:1131))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|aluControl\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1603:1603:1603))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1320:1320:1320) (1390:1390:1390))
        (PORT ena (1128:1128:1128) (1104:1104:1104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|aluControl\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|aluControl\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1603:1603:1603))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1320:1320:1320) (1390:1390:1390))
        (PORT ena (1128:1128:1128) (1104:1104:1104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[13\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (387:387:387))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2282:2282:2282))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1734:1734:1734) (1717:1717:1717))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2223:2223:2223))
        (PORT asdata (671:671:671) (751:751:751))
        (PORT ena (1771:1771:1771) (1772:1772:1772))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector24\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (984:984:984))
        (PORT datab (951:951:951) (1036:1036:1036))
        (PORT datac (1108:1108:1108) (1154:1154:1154))
        (PORT datad (1183:1183:1183) (1237:1237:1237))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector24\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1669:1669:1669) (1699:1699:1699))
        (PORT datab (1156:1156:1156) (1181:1181:1181))
        (PORT datac (704:704:704) (734:734:734))
        (PORT datad (393:393:393) (393:393:393))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (800:800:800))
        (PORT datab (840:840:840) (908:908:908))
        (PORT datac (843:843:843) (915:915:915))
        (PORT datad (1056:1056:1056) (1111:1111:1111))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (440:440:440))
        (PORT datab (489:489:489) (499:499:499))
        (PORT datac (412:412:412) (419:419:419))
        (PORT datad (775:775:775) (824:824:824))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|regWE\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (882:882:882) (944:944:944))
        (PORT datad (729:729:729) (720:720:720))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|regWE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1747:1747:1747))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1111:1111:1111) (1136:1136:1136))
        (PORT sload (1552:1552:1552) (1543:1543:1543))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|DR\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1385:1385:1385))
        (PORT datab (1319:1319:1319) (1340:1340:1340))
        (PORT datac (1427:1427:1427) (1478:1478:1478))
        (PORT datad (1332:1332:1332) (1359:1359:1359))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2309:2309:2309))
        (PORT asdata (774:774:774) (910:910:910))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|memWE\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1127:1127:1127) (1180:1180:1180))
        (PORT datad (724:724:724) (777:777:777))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|memWE\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1225:1225:1225))
        (PORT datab (1101:1101:1101) (1152:1152:1152))
        (PORT datad (1057:1057:1057) (1099:1099:1099))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|memWE\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1652:1652:1652))
        (PORT datab (1340:1340:1340) (1353:1353:1353))
        (PORT datad (2266:2266:2266) (2290:2290:2290))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|memWE)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2058:2058:2058))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1682w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1326:1326:1326))
        (PORT datab (1134:1134:1134) (1195:1195:1195))
        (PORT datad (1599:1599:1599) (1588:1588:1588))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1682w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4318:4318:4318) (4688:4688:4688))
        (PORT datab (4498:4498:4498) (4891:4891:4891))
        (PORT datac (4624:4624:4624) (4978:4978:4978))
        (PORT datad (337:337:337) (421:421:421))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1682w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1364:1364:1364))
        (PORT datab (401:401:401) (545:545:545))
        (PORT datac (1181:1181:1181) (1267:1267:1267))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1773w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4502:4502:4502) (4896:4896:4896))
        (PORT datac (4628:4628:4628) (4983:4983:4983))
        (PORT datad (4281:4281:4281) (4633:4633:4633))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|selEAB1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (944:944:944))
        (PORT datab (879:879:879) (941:941:941))
        (PORT datac (300:300:300) (379:379:379))
        (PORT datad (1089:1089:1089) (1127:1127:1127))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|enaPC\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1428:1428:1428) (1479:1479:1479))
        (PORT datad (1303:1303:1303) (1334:1334:1334))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|selEAB1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1666:1666:1666) (1696:1696:1696))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datad (592:592:592) (578:578:578))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|selEAB1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1747:1747:1747))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2894:2894:2894))
        (PORT asdata (1624:1624:1624) (1625:1625:1625))
        (PORT ena (2050:2050:2050) (2054:2054:2054))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (252:252:252) (295:295:295))
        (PORT datac (1136:1136:1136) (1194:1194:1194))
        (PORT datad (1487:1487:1487) (1463:1463:1463))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1368:1368:1368))
        (PORT datab (1215:1215:1215) (1279:1279:1279))
        (PORT datac (1315:1315:1315) (1340:1340:1340))
        (PORT datad (1339:1339:1339) (1373:1373:1373))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1073:1073:1073) (1137:1137:1137))
        (PORT datac (1338:1338:1338) (1386:1386:1386))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1428:1428:1428))
        (PORT datab (1207:1207:1207) (1269:1269:1269))
        (PORT datac (1321:1321:1321) (1346:1346:1346))
        (PORT datad (1316:1316:1316) (1323:1323:1323))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|DR\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1428:1428:1428))
        (PORT datab (1073:1073:1073) (1137:1137:1137))
        (PORT datac (1318:1318:1318) (1344:1344:1344))
        (PORT datad (1162:1162:1162) (1230:1230:1230))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|DR\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (294:294:294))
        (PORT datab (244:244:244) (282:282:282))
        (PORT datac (1342:1342:1342) (1392:1392:1392))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|DR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2123:2123:2123))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1400:1400:1400) (1361:1361:1361))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (775:775:775) (819:819:819))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2550:2550:2550))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1762:1762:1762) (1743:1743:1743))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2309:2309:2309))
        (PORT asdata (1587:1587:1587) (1669:1669:1669))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1702w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1328:1328:1328))
        (PORT datab (398:398:398) (541:541:541))
        (PORT datac (1230:1230:1230) (1321:1321:1321))
        (PORT datad (1598:1598:1598) (1587:1587:1587))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1702w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4318:4318:4318) (4689:4689:4689))
        (PORT datab (4499:4499:4499) (4892:4892:4892))
        (PORT datac (4625:4625:4625) (4979:4979:4979))
        (PORT datad (335:335:335) (420:420:420))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1795w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1357:1357:1357))
        (PORT datab (405:405:405) (550:550:550))
        (PORT datac (1177:1177:1177) (1263:1263:1263))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1795w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4503:4503:4503) (4898:4898:4898))
        (PORT datac (4630:4630:4630) (4985:4985:4985))
        (PORT datad (4282:4282:4282) (4634:4634:4634))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (486:486:486) (536:536:536))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2347:2347:2347))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2014:2014:2014) (1998:1998:1998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2501:2501:2501))
        (PORT asdata (1063:1063:1063) (1053:1053:1053))
        (PORT ena (2300:2300:2300) (2275:2275:2275))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1678:1678:1678) (1744:1744:1744))
        (PORT datab (1465:1465:1465) (1515:1515:1515))
        (PORT datac (1425:1425:1425) (1478:1478:1478))
        (PORT datad (1357:1357:1357) (1373:1373:1373))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1874:1874:1874))
        (PORT asdata (635:635:635) (662:662:662))
        (PORT ena (1479:1479:1479) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1847:1847:1847))
        (PORT asdata (1063:1063:1063) (1053:1053:1053))
        (PORT ena (2390:2390:2390) (2343:2343:2343))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1466:1466:1466) (1526:1526:1526))
        (PORT datab (1318:1318:1318) (1340:1340:1340))
        (PORT datac (1134:1134:1134) (1191:1191:1191))
        (PORT datad (1333:1333:1333) (1360:1360:1360))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1662w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1369:1369:1369))
        (PORT datab (399:399:399) (542:542:542))
        (PORT datac (1183:1183:1183) (1270:1270:1270))
        (PORT datad (1598:1598:1598) (1587:1587:1587))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1662w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4583:4583:4583) (4938:4938:4938))
        (PORT datab (4505:4505:4505) (4900:4900:4900))
        (PORT datac (4296:4296:4296) (4645:4645:4645))
        (PORT datad (484:484:484) (531:531:531))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1662w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1318:1318:1318))
        (PORT datac (366:366:366) (505:505:505))
        (PORT datad (1052:1052:1052) (1101:1101:1101))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1751w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4499:4499:4499) (4892:4892:4892))
        (PORT datac (4625:4625:4625) (4979:4979:4979))
        (PORT datad (4278:4278:4278) (4631:4631:4631))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (681:681:681) (680:680:680))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1224:1224:1224))
        (PORT datab (1216:1216:1216) (1282:1282:1282))
        (PORT datac (729:729:729) (767:767:767))
        (PORT datad (1154:1154:1154) (1217:1217:1217))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1224:1224:1224))
        (PORT datab (1211:1211:1211) (1276:1276:1276))
        (PORT datac (731:731:731) (768:768:768))
        (PORT datad (1150:1150:1150) (1212:1212:1212))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1180:1180:1180))
        (PORT datab (881:881:881) (943:943:943))
        (PORT datac (302:302:302) (394:394:394))
        (PORT datad (406:406:406) (413:413:413))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1179:1179:1179))
        (PORT datab (878:878:878) (939:939:939))
        (PORT datac (299:299:299) (391:391:391))
        (PORT datad (408:408:408) (416:416:416))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1670:1670:1670) (1700:1700:1700))
        (PORT datab (245:245:245) (284:284:284))
        (PORT datac (299:299:299) (391:391:391))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1667:1667:1667) (1696:1696:1696))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datac (302:302:302) (395:395:395))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector14\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (419:419:419))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|ldMAR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1724:1724:1724) (1747:1747:1747))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2168:2168:2168) (2196:2196:2196))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2347:2347:2347))
        (PORT asdata (898:898:898) (946:946:946))
        (PORT ena (2014:2014:2014) (1998:1998:1998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1833:1833:1833))
        (PORT asdata (803:803:803) (824:824:824))
        (PORT ena (1870:1870:1870) (1823:1823:1823))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (921:921:921) (940:940:940))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1929:1929:1929))
        (PORT asdata (1356:1356:1356) (1353:1353:1353))
        (PORT ena (2650:2650:2650) (2577:2577:2577))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1681:1681:1681) (1747:1747:1747))
        (PORT datab (1470:1470:1470) (1522:1522:1522))
        (PORT datac (1426:1426:1426) (1479:1479:1479))
        (PORT datad (1354:1354:1354) (1369:1369:1369))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2201:2201:2201))
        (PORT asdata (1175:1175:1175) (1191:1191:1191))
        (PORT ena (2287:2287:2287) (2207:2207:2207))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (824:824:824))
        (PORT datad (1067:1067:1067) (1099:1099:1099))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1450:1450:1450))
        (PORT datab (1127:1127:1127) (1179:1179:1179))
        (PORT datad (222:222:222) (251:251:251))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1530:1530:1530))
        (PORT datab (253:253:253) (296:296:296))
        (PORT datac (1641:1641:1641) (1600:1600:1600))
        (PORT datad (1000:1000:1000) (1031:1031:1031))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1198:1198:1198))
        (PORT datab (1121:1121:1121) (1178:1178:1178))
        (PORT datac (738:738:738) (798:798:798))
        (PORT datad (1095:1095:1095) (1137:1137:1137))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (838:838:838))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (1047:1047:1047) (1098:1098:1098))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1142:1142:1142))
        (PORT datab (1145:1145:1145) (1181:1181:1181))
        (PORT datac (1051:1051:1051) (1097:1097:1097))
        (PORT datad (1073:1073:1073) (1135:1135:1135))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR1\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (842:842:842))
        (PORT datab (351:351:351) (459:459:459))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2110:2110:2110))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1647:1647:1647) (1596:1596:1596))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1071:1071:1071))
        (PORT datab (979:979:979) (1047:1047:1047))
        (PORT datac (742:742:742) (802:802:802))
        (PORT datad (836:836:836) (891:891:891))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1840:1840:1840))
        (PORT asdata (1029:1029:1029) (1023:1023:1023))
        (PORT ena (2502:2502:2502) (2415:2415:2415))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1965:1965:1965))
        (PORT asdata (1355:1355:1355) (1352:1352:1352))
        (PORT ena (2699:2699:2699) (2564:2564:2564))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (976:976:976) (1043:1043:1043))
        (PORT datad (1240:1240:1240) (1241:1241:1241))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (756:756:756) (772:772:772))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1679:1679:1679) (1744:1744:1744))
        (PORT datab (1466:1466:1466) (1517:1517:1517))
        (PORT datac (1425:1425:1425) (1478:1478:1478))
        (PORT datad (1356:1356:1356) (1372:1372:1372))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1591:1591:1591) (1540:1540:1540))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (798:798:798) (818:818:818))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2039:2039:2039))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2323:2323:2323) (2233:2233:2233))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (798:798:798) (818:818:818))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1678:1678:1678) (1743:1743:1743))
        (PORT datab (1464:1464:1464) (1514:1514:1514))
        (PORT datac (1425:1425:1425) (1478:1478:1478))
        (PORT datad (1358:1358:1358) (1374:1374:1374))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1880:1880:1880))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2270:2270:2270) (2199:2199:2199))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1680:1680:1680) (1745:1745:1745))
        (PORT datab (1467:1467:1467) (1518:1518:1518))
        (PORT datac (1426:1426:1426) (1479:1479:1479))
        (PORT datad (1356:1356:1356) (1372:1372:1372))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1797:1797:1797))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2884:2884:2884) (2796:2796:2796))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[6\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (980:980:980))
        (PORT datab (516:516:516) (577:577:577))
        (PORT datac (1272:1272:1272) (1277:1277:1277))
        (PORT datad (849:849:849) (907:907:907))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1091:1091:1091))
        (PORT datab (519:519:519) (580:580:580))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (849:849:849) (907:907:907))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[6\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (927:927:927))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (708:708:708) (710:710:710))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1336:1336:1336) (1357:1357:1357))
        (PORT datac (1506:1506:1506) (1482:1482:1482))
        (PORT datad (736:736:736) (740:740:740))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2501:2501:2501))
        (PORT asdata (1158:1158:1158) (1169:1169:1169))
        (PORT ena (2300:2300:2300) (2275:2275:2275))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2347:2347:2347))
        (PORT asdata (860:860:860) (912:912:912))
        (PORT ena (2014:2014:2014) (1998:1998:1998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1049:1049:1049) (1042:1042:1042))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2057:2057:2057))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2523:2523:2523) (2432:2432:2432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (777:777:777) (781:781:781))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1992:1992:1992))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2319:2319:2319) (2234:2234:2234))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2086:2086:2086))
        (PORT asdata (1494:1494:1494) (1478:1478:1478))
        (PORT ena (2955:2955:2955) (2874:2874:2874))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (250:250:250) (281:281:281))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1968:1968:1968))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2384:2384:2384) (2333:2333:2333))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (396:396:396))
        (PORT datab (1106:1106:1106) (1131:1131:1131))
        (PORT datac (727:727:727) (772:772:772))
        (PORT datad (1037:1037:1037) (1062:1062:1062))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (554:554:554))
        (PORT datab (531:531:531) (582:582:582))
        (PORT datac (1147:1147:1147) (1205:1205:1205))
        (PORT datad (667:667:667) (667:667:667))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (778:778:778) (783:783:783))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1952:1952:1952))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2549:2549:2549) (2470:2470:2470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2052:2052:2052))
        (PORT asdata (1222:1222:1222) (1226:1226:1226))
        (PORT ena (1976:1976:1976) (1900:1900:1900))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1026:1026:1026) (1013:1013:1013))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2002:2002:2002))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2332:2332:2332) (2282:2282:2282))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2012:2012:2012))
        (PORT asdata (1222:1222:1222) (1226:1226:1226))
        (PORT ena (1385:1385:1385) (1354:1354:1354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (754:754:754))
        (PORT datab (500:500:500) (551:551:551))
        (PORT datac (551:551:551) (623:623:623))
        (PORT datad (562:562:562) (643:643:643))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[5\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (827:827:827))
        (PORT datab (1107:1107:1107) (1155:1155:1155))
        (PORT datad (385:385:385) (395:395:395))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (1113:1113:1113) (1146:1146:1146))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (722:722:722) (726:726:726))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1588:1588:1588) (1589:1589:1589))
        (PORT datab (1239:1239:1239) (1255:1255:1255))
        (PORT datad (228:228:228) (250:250:250))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (340:340:340))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2223:2223:2223))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1771:1771:1771) (1772:1772:1772))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (225:225:225) (256:256:256))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1874:1874:1874))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1479:1479:1479) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2002:2002:2002))
        (PORT asdata (1459:1459:1459) (1454:1454:1454))
        (PORT ena (2332:2332:2332) (2282:2282:2282))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2012:2012:2012))
        (PORT asdata (1386:1386:1386) (1375:1375:1375))
        (PORT ena (1385:1385:1385) (1354:1354:1354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (771:771:771))
        (PORT datab (456:456:456) (522:522:522))
        (PORT datac (553:553:553) (625:625:625))
        (PORT datad (558:558:558) (638:638:638))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2052:2052:2052))
        (PORT asdata (1386:1386:1386) (1376:1376:1376))
        (PORT ena (1976:1976:1976) (1900:1900:1900))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (831:831:831))
        (PORT datab (1111:1111:1111) (1134:1134:1134))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1391:1391:1391) (1408:1408:1408))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1878:1878:1878))
        (PORT asdata (864:864:864) (880:880:880))
        (PORT ena (2373:2373:2373) (2321:2321:2321))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1914:1914:1914))
        (PORT asdata (864:864:864) (879:879:879))
        (PORT ena (2841:2841:2841) (2722:2722:2722))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2086:2086:2086))
        (PORT asdata (1460:1460:1460) (1456:1456:1456))
        (PORT ena (2955:2955:2955) (2874:2874:2874))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1797:1797:1797))
        (PORT asdata (1112:1112:1112) (1100:1100:1100))
        (PORT ena (2884:2884:2884) (2796:2796:2796))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (999:999:999))
        (PORT datab (1689:1689:1689) (1669:1669:1669))
        (PORT datad (858:858:858) (918:918:918))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (971:971:971))
        (PORT datab (1105:1105:1105) (1153:1153:1153))
        (PORT datad (622:622:622) (613:613:613))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1295:1295:1295) (1319:1319:1319))
        (PORT datac (695:695:695) (709:709:709))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1360:1360:1360))
        (PORT datab (1202:1202:1202) (1235:1235:1235))
        (PORT datad (405:405:405) (413:413:413))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1833:1833:1833))
        (PORT asdata (1110:1110:1110) (1098:1098:1098))
        (PORT ena (1870:1870:1870) (1823:1823:1823))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1833:1833:1833))
        (PORT asdata (1362:1362:1362) (1348:1348:1348))
        (PORT ena (1870:1870:1870) (1823:1823:1823))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2347:2347:2347))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2014:2014:2014) (1998:1998:1998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1840:1840:1840))
        (PORT asdata (1160:1160:1160) (1170:1170:1170))
        (PORT ena (2502:2502:2502) (2415:2415:2415))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1880:1880:1880))
        (PORT asdata (1159:1159:1159) (1169:1169:1169))
        (PORT ena (2180:2180:2180) (2088:2088:2088))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1970:1970:1970) (1962:1962:1962))
        (PORT asdata (1354:1354:1354) (1354:1354:1354))
        (PORT ena (2232:2232:2232) (2159:2159:2159))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2045:2045:2045))
        (PORT asdata (1393:1393:1393) (1386:1386:1386))
        (PORT ena (2667:2667:2667) (2603:2603:2603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (959:959:959))
        (PORT datab (1053:1053:1053) (1098:1098:1098))
        (PORT datac (1281:1281:1281) (1290:1290:1290))
        (PORT datad (838:838:838) (893:893:893))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (979:979:979) (1047:1047:1047))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (760:760:760) (770:770:770))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1893:1893:1893))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1751:1751:1751) (1713:1713:1713))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (759:759:759) (770:770:770))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1939:1939:1939))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1727:1727:1727) (1658:1658:1658))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2010:2010:2010))
        (PORT asdata (1355:1355:1355) (1355:1355:1355))
        (PORT ena (2331:2331:2331) (2258:2258:2258))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (923:923:923) (904:904:904))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1945:1945:1945))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2265:2265:2265) (2175:2175:2175))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1040:1040:1040))
        (PORT datab (1051:1051:1051) (1077:1077:1077))
        (PORT datac (893:893:893) (959:959:959))
        (PORT datad (908:908:908) (973:973:973))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (741:741:741))
        (PORT datab (681:681:681) (728:728:728))
        (PORT datac (893:893:893) (960:960:960))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (925:925:925))
        (PORT datab (242:242:242) (281:281:281))
        (PORT datad (742:742:742) (746:746:746))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1441:1441:1441))
        (PORT datab (730:730:730) (768:768:768))
        (PORT datad (407:407:407) (418:418:418))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2501:2501:2501))
        (PORT asdata (1044:1044:1044) (1028:1028:1028))
        (PORT ena (2300:2300:2300) (2275:2275:2275))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (419:419:419))
        (PORT datab (1333:1333:1333) (1336:1336:1336))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1528:1528:1528) (1528:1528:1528))
        (PORT datab (615:615:615) (612:612:612))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1579:1579:1579))
        (PORT datab (742:742:742) (741:741:741))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (737:737:737))
        (PORT datab (1249:1249:1249) (1255:1255:1255))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (694:694:694))
        (PORT datab (1752:1752:1752) (1785:1785:1785))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1488:1488:1488))
        (PORT datab (782:782:782) (778:778:778))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1336:1336:1336))
        (PORT datab (707:707:707) (701:701:701))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1722w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4580:4580:4580) (4935:4935:4935))
        (PORT datab (4500:4500:4500) (4894:4894:4894))
        (PORT datac (4300:4300:4300) (4650:4650:4650))
        (PORT datad (487:487:487) (536:536:536))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1817w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1354:1354:1354))
        (PORT datab (406:406:406) (551:551:551))
        (PORT datac (1176:1176:1176) (1262:1262:1262))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1817w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4505:4505:4505) (4899:4899:4899))
        (PORT datac (4631:4631:4631) (4986:4986:4986))
        (PORT datad (4283:4283:4283) (4635:4635:4635))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3009:3009:3009))
        (PORT asdata (1099:1099:1099) (1097:1097:1097))
        (PORT ena (3455:3455:3455) (3454:3454:3454))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (966:966:966) (961:961:961))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3329:3329:3329) (3347:3347:3347))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2477:2477:2477) (2494:2494:2494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (792:792:792) (814:814:814))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3312:3312:3312) (3271:3271:3271))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2148:2148:2148) (2166:2166:2166))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (687:687:687) (691:691:691))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2168:2168:2168) (2196:2196:2196))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (739:739:739) (749:749:749))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3312:3312:3312) (3271:3271:3271))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2148:2148:2148) (2166:2166:2166))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (966:966:966) (964:964:964))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3329:3329:3329) (3347:3347:3347))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2477:2477:2477) (2494:2494:2494))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (700:700:700) (806:806:806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (690:690:690) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (680:680:680) (786:786:786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (660:660:660) (766:766:766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3426:3426:3426) (3464:3464:3464))
        (PORT clk (3452:3452:3452) (3427:3427:3427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4325:4325:4325) (4571:4571:4571))
        (PORT d[1] (4132:4132:4132) (4392:4392:4392))
        (PORT d[2] (3623:3623:3623) (3795:3795:3795))
        (PORT d[3] (3830:3830:3830) (4083:4083:4083))
        (PORT d[4] (3252:3252:3252) (3401:3401:3401))
        (PORT d[5] (2736:2736:2736) (2893:2893:2893))
        (PORT d[6] (3351:3351:3351) (3504:3504:3504))
        (PORT d[7] (3611:3611:3611) (3771:3771:3771))
        (PORT d[8] (3748:3748:3748) (3931:3931:3931))
        (PORT d[9] (4007:4007:4007) (4128:4128:4128))
        (PORT d[10] (3051:3051:3051) (3191:3191:3191))
        (PORT d[11] (3699:3699:3699) (3836:3836:3836))
        (PORT d[12] (3455:3455:3455) (3633:3633:3633))
        (PORT clk (3448:3448:3448) (3423:3423:3423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2685:2685:2685))
        (PORT clk (3448:3448:3448) (3423:3423:3423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3452:3452:3452) (3427:3427:3427))
        (PORT d[0] (3455:3455:3455) (3461:3461:3461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3428:3428:3428))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3428:3428:3428))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3428:3428:3428))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3428:3428:3428))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5754:5754:5754) (5833:5833:5833))
        (PORT clk (3396:3396:3396) (3351:3351:3351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7890:7890:7890) (8277:8277:8277))
        (PORT d[1] (5054:5054:5054) (5435:5435:5435))
        (PORT d[2] (5835:5835:5835) (6249:6249:6249))
        (PORT d[3] (5419:5419:5419) (5743:5743:5743))
        (PORT d[4] (4714:4714:4714) (5086:5086:5086))
        (PORT d[5] (5073:5073:5073) (5480:5480:5480))
        (PORT d[6] (5719:5719:5719) (6077:6077:6077))
        (PORT d[7] (4727:4727:4727) (5100:5100:5100))
        (PORT d[8] (7917:7917:7917) (8312:8312:8312))
        (PORT d[9] (6136:6136:6136) (6535:6535:6535))
        (PORT d[10] (5095:5095:5095) (5515:5515:5515))
        (PORT d[11] (5095:5095:5095) (5502:5502:5502))
        (PORT d[12] (5082:5082:5082) (5489:5489:5489))
        (PORT clk (3391:3391:3391) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2411:2411:2411))
        (PORT clk (3391:3391:3391) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3396:3396:3396) (3351:3351:3351))
        (PORT d[0] (6330:6330:6330) (6310:6310:6310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3397:3397:3397) (3352:3352:3352))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3397:3397:3397) (3352:3352:3352))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3397:3397:3397) (3352:3352:3352))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3397:3397:3397) (3352:3352:3352))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1712w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4324:4324:4324) (4695:4695:4695))
        (PORT datab (4506:4506:4506) (4901:4901:4901))
        (PORT datac (4633:4633:4633) (4987:4987:4987))
        (PORT datad (328:328:328) (412:412:412))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1806w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1352:1352:1352))
        (PORT datab (408:408:408) (552:552:552))
        (PORT datac (1175:1175:1175) (1261:1261:1261))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1806w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4733:4733:4733) (5104:5104:5104))
        (PORT datac (4596:4596:4596) (4964:4964:4964))
        (PORT datad (4625:4625:4625) (4997:4997:4997))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (3094:3094:3094))
        (PORT clk (3511:3511:3511) (3497:3497:3497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4272:4272:4272) (4514:4514:4514))
        (PORT d[1] (4103:4103:4103) (4365:4365:4365))
        (PORT d[2] (3684:3684:3684) (3891:3891:3891))
        (PORT d[3] (3842:3842:3842) (4096:4096:4096))
        (PORT d[4] (2947:2947:2947) (3087:3087:3087))
        (PORT d[5] (3067:3067:3067) (3218:3218:3218))
        (PORT d[6] (3983:3983:3983) (4095:4095:4095))
        (PORT d[7] (4035:4035:4035) (4230:4230:4230))
        (PORT d[8] (3047:3047:3047) (3215:3215:3215))
        (PORT d[9] (3637:3637:3637) (3764:3764:3764))
        (PORT d[10] (2998:2998:2998) (3131:3131:3131))
        (PORT d[11] (3754:3754:3754) (3891:3891:3891))
        (PORT d[12] (3104:3104:3104) (3285:3285:3285))
        (PORT clk (3507:3507:3507) (3493:3493:3493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (2730:2730:2730))
        (PORT clk (3507:3507:3507) (3493:3493:3493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3511:3511:3511) (3497:3497:3497))
        (PORT d[0] (3281:3281:3281) (3362:3362:3362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3512:3512:3512) (3498:3498:3498))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3512:3512:3512) (3498:3498:3498))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3512:3512:3512) (3498:3498:3498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3512:3512:3512) (3498:3498:3498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5458:5458:5458) (5550:5550:5550))
        (PORT clk (3392:3392:3392) (3339:3339:3339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5314:5314:5314) (5646:5646:5646))
        (PORT d[1] (5817:5817:5817) (6237:6237:6237))
        (PORT d[2] (5856:5856:5856) (6273:6273:6273))
        (PORT d[3] (5043:5043:5043) (5374:5374:5374))
        (PORT d[4] (4755:4755:4755) (5128:5128:5128))
        (PORT d[5] (5091:5091:5091) (5500:5500:5500))
        (PORT d[6] (5703:5703:5703) (6068:6068:6068))
        (PORT d[7] (4657:4657:4657) (5027:5027:5027))
        (PORT d[8] (8302:8302:8302) (8700:8700:8700))
        (PORT d[9] (5012:5012:5012) (5367:5367:5367))
        (PORT d[10] (5440:5440:5440) (5850:5850:5850))
        (PORT d[11] (5064:5064:5064) (5429:5429:5429))
        (PORT d[12] (5051:5051:5051) (5453:5453:5453))
        (PORT clk (3387:3387:3387) (3335:3335:3335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2486:2486:2486))
        (PORT clk (3387:3387:3387) (3335:3335:3335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3392:3392:3392) (3339:3339:3339))
        (PORT d[0] (5319:5319:5319) (5307:5307:5307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3393:3393:3393) (3340:3340:3340))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3393:3393:3393) (3340:3340:3340))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3393:3393:3393) (3340:3340:3340))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3393:3393:3393) (3340:3340:3340))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2997:2997:2997) (2990:2990:2990))
        (PORT clk (3327:3327:3327) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4099:4099:4099) (4251:4251:4251))
        (PORT d[1] (3820:3820:3820) (4061:4061:4061))
        (PORT d[2] (3672:3672:3672) (3891:3891:3891))
        (PORT d[3] (2923:2923:2923) (3047:3047:3047))
        (PORT d[4] (2848:2848:2848) (2961:2961:2961))
        (PORT d[5] (3041:3041:3041) (3195:3195:3195))
        (PORT d[6] (2873:2873:2873) (2939:2939:2939))
        (PORT d[7] (3642:3642:3642) (3748:3748:3748))
        (PORT d[8] (3200:3200:3200) (3294:3294:3294))
        (PORT d[9] (3274:3274:3274) (3374:3374:3374))
        (PORT d[10] (3585:3585:3585) (3696:3696:3696))
        (PORT d[11] (3678:3678:3678) (3792:3792:3792))
        (PORT d[12] (1960:1960:1960) (2062:2062:2062))
        (PORT clk (3323:3323:3323) (3355:3355:3355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2418:2418:2418))
        (PORT clk (3323:3323:3323) (3355:3355:3355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3327:3327:3327) (3359:3359:3359))
        (PORT d[0] (3026:3026:3026) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3328:3328:3328) (3360:3360:3360))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3328:3328:3328) (3360:3360:3360))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3328:3328:3328) (3360:3360:3360))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3328:3328:3328) (3360:3360:3360))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5682:5682:5682) (5763:5763:5763))
        (PORT clk (3293:3293:3293) (3293:3293:3293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8515:8515:8515) (8964:8964:8964))
        (PORT d[1] (6271:6271:6271) (6735:6735:6735))
        (PORT d[2] (4613:4613:4613) (4939:4939:4939))
        (PORT d[3] (6228:6228:6228) (6629:6629:6629))
        (PORT d[4] (5000:5000:5000) (5368:5368:5368))
        (PORT d[5] (6684:6684:6684) (7131:7131:7131))
        (PORT d[6] (8184:8184:8184) (8560:8560:8560))
        (PORT d[7] (4684:4684:4684) (5046:5046:5046))
        (PORT d[8] (5521:5521:5521) (5849:5849:5849))
        (PORT d[9] (8164:8164:8164) (8650:8650:8650))
        (PORT d[10] (6328:6328:6328) (6676:6676:6676))
        (PORT d[11] (8374:8374:8374) (8858:8858:8858))
        (PORT d[12] (6161:6161:6161) (6604:6604:6604))
        (PORT clk (3288:3288:3288) (3289:3289:3289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2177:2177:2177))
        (PORT clk (3288:3288:3288) (3289:3289:3289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3293:3293:3293) (3293:3293:3293))
        (PORT d[0] (3417:3417:3417) (3305:3305:3305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3294:3294:3294) (3294:3294:3294))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3294:3294:3294) (3294:3294:3294))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3294:3294:3294) (3294:3294:3294))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3294:3294:3294) (3294:3294:3294))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1692w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1325:1325:1325))
        (PORT datab (400:400:400) (544:544:544))
        (PORT datac (1226:1226:1226) (1317:1317:1317))
        (PORT datad (1599:1599:1599) (1588:1588:1588))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1692w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4323:4323:4323) (4693:4693:4693))
        (PORT datab (4504:4504:4504) (4899:4899:4899))
        (PORT datac (4631:4631:4631) (4985:4985:4985))
        (PORT datad (330:330:330) (414:414:414))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1784w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1276:1276:1276) (1363:1363:1363))
        (PORT datab (401:401:401) (545:545:545))
        (PORT datac (1180:1180:1180) (1267:1267:1267))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1692w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4501:4501:4501) (4894:4894:4894))
        (PORT datac (4627:4627:4627) (4981:4981:4981))
        (PORT datad (4280:4280:4280) (4631:4631:4631))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3423:3423:3423) (3472:3472:3472))
        (PORT clk (3559:3559:3559) (3533:3533:3533))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4291:4291:4291) (4535:4535:4535))
        (PORT d[1] (3914:3914:3914) (4195:4195:4195))
        (PORT d[2] (3997:3997:3997) (4203:4203:4203))
        (PORT d[3] (3848:3848:3848) (4100:4100:4100))
        (PORT d[4] (3108:3108:3108) (3238:3238:3238))
        (PORT d[5] (3388:3388:3388) (3528:3528:3528))
        (PORT d[6] (3357:3357:3357) (3509:3509:3509))
        (PORT d[7] (4010:4010:4010) (4202:4202:4202))
        (PORT d[8] (3625:3625:3625) (3773:3773:3773))
        (PORT d[9] (3974:3974:3974) (4093:4093:4093))
        (PORT d[10] (3043:3043:3043) (3183:3183:3183))
        (PORT d[11] (4033:4033:4033) (4160:4160:4160))
        (PORT d[12] (3415:3415:3415) (3589:3589:3589))
        (PORT clk (3555:3555:3555) (3529:3529:3529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2661:2661:2661))
        (PORT clk (3555:3555:3555) (3529:3529:3529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3559:3559:3559) (3533:3533:3533))
        (PORT d[0] (3600:3600:3600) (3610:3610:3610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3560:3560:3560) (3534:3534:3534))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3560:3560:3560) (3534:3534:3534))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3560:3560:3560) (3534:3534:3534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3560:3560:3560) (3534:3534:3534))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5445:5445:5445) (5537:5537:5537))
        (PORT clk (3434:3434:3434) (3385:3385:3385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4974:4974:4974) (5310:5310:5310))
        (PORT d[1] (4696:4696:4696) (5077:5077:5077))
        (PORT d[2] (5830:5830:5830) (6245:6245:6245))
        (PORT d[3] (5043:5043:5043) (5372:5372:5372))
        (PORT d[4] (4709:4709:4709) (5075:5075:5075))
        (PORT d[5] (5105:5105:5105) (5514:5514:5514))
        (PORT d[6] (5727:5727:5727) (6085:6085:6085))
        (PORT d[7] (4751:4751:4751) (5127:5127:5127))
        (PORT d[8] (8335:8335:8335) (8729:8729:8729))
        (PORT d[9] (4660:4660:4660) (5023:5023:5023))
        (PORT d[10] (5356:5356:5356) (5764:5764:5764))
        (PORT d[11] (5134:5134:5134) (5545:5545:5545))
        (PORT d[12] (5437:5437:5437) (5845:5845:5845))
        (PORT clk (3429:3429:3429) (3381:3381:3381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2523:2523:2523) (2542:2542:2542))
        (PORT clk (3429:3429:3429) (3381:3381:3381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3434:3434:3434) (3385:3385:3385))
        (PORT d[0] (4156:4156:4156) (4011:4011:4011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3386:3386:3386))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3386:3386:3386))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3386:3386:3386))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3386:3386:3386))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1770:1770:1770) (1878:1878:1878))
        (PORT datab (2487:2487:2487) (2522:2522:2522))
        (PORT datac (1678:1678:1678) (1630:1630:1630))
        (PORT datad (1723:1723:1723) (1746:1746:1746))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1769:1769:1769) (1877:1877:1877))
        (PORT datab (1959:1959:1959) (1943:1943:1943))
        (PORT datac (2326:2326:2326) (2337:2337:2337))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (2635:2635:2635))
        (PORT clk (3338:3338:3338) (3354:3354:3354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3782:3782:3782) (3937:3937:3937))
        (PORT d[1] (3500:3500:3500) (3736:3736:3736))
        (PORT d[2] (4044:4044:4044) (4255:4255:4255))
        (PORT d[3] (2940:2940:2940) (3063:3063:3063))
        (PORT d[4] (2829:2829:2829) (2940:2940:2940))
        (PORT d[5] (2997:2997:2997) (3153:3153:3153))
        (PORT d[6] (4146:4146:4146) (4327:4327:4327))
        (PORT d[7] (3255:3255:3255) (3363:3363:3363))
        (PORT d[8] (3337:3337:3337) (3441:3441:3441))
        (PORT d[9] (2892:2892:2892) (2990:2990:2990))
        (PORT d[10] (2709:2709:2709) (2781:2781:2781))
        (PORT d[11] (4108:4108:4108) (4212:4212:4212))
        (PORT d[12] (2790:2790:2790) (2973:2973:2973))
        (PORT clk (3334:3334:3334) (3350:3350:3350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2533:2533:2533))
        (PORT clk (3334:3334:3334) (3350:3350:3350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3338:3338:3338) (3354:3354:3354))
        (PORT d[0] (3154:3154:3154) (3170:3170:3170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3339:3339:3339) (3355:3355:3355))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3339:3339:3339) (3355:3355:3355))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3339:3339:3339) (3355:3355:3355))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3339:3339:3339) (3355:3355:3355))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5319:5319:5319) (5399:5399:5399))
        (PORT clk (3387:3387:3387) (3343:3343:3343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5454:5454:5454) (5816:5816:5816))
        (PORT d[1] (6647:6647:6647) (7105:7105:7105))
        (PORT d[2] (4614:4614:4614) (4949:4949:4949))
        (PORT d[3] (6571:6571:6571) (6966:6966:6966))
        (PORT d[4] (5076:5076:5076) (5449:5449:5449))
        (PORT d[5] (7023:7023:7023) (7464:7464:7464))
        (PORT d[6] (4381:4381:4381) (4730:4730:4730))
        (PORT d[7] (5015:5015:5015) (5378:5378:5378))
        (PORT d[8] (5591:5591:5591) (5919:5919:5919))
        (PORT d[9] (8495:8495:8495) (8974:8974:8974))
        (PORT d[10] (5947:5947:5947) (6294:6294:6294))
        (PORT d[11] (5837:5837:5837) (6274:6274:6274))
        (PORT d[12] (6532:6532:6532) (6976:6976:6976))
        (PORT clk (3382:3382:3382) (3339:3339:3339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2119:2119:2119))
        (PORT clk (3382:3382:3382) (3339:3339:3339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3387:3387:3387) (3343:3343:3343))
        (PORT d[0] (3991:3991:3991) (4052:4052:4052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3388:3388:3388) (3344:3344:3344))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3388:3388:3388) (3344:3344:3344))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3388:3388:3388) (3344:3344:3344))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3388:3388:3388) (3344:3344:3344))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1456:1456:1456))
        (PORT clk (3259:3259:3259) (3334:3334:3334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3514:3514:3514))
        (PORT d[1] (3674:3674:3674) (3862:3862:3862))
        (PORT d[2] (3982:3982:3982) (4150:4150:4150))
        (PORT d[3] (3641:3641:3641) (3753:3753:3753))
        (PORT d[4] (2838:2838:2838) (2985:2985:2985))
        (PORT d[5] (2619:2619:2619) (2746:2746:2746))
        (PORT d[6] (3289:3289:3289) (3359:3359:3359))
        (PORT d[7] (3625:3625:3625) (3751:3751:3751))
        (PORT d[8] (3906:3906:3906) (3998:3998:3998))
        (PORT d[9] (2827:2827:2827) (2924:2924:2924))
        (PORT d[10] (4319:4319:4319) (4426:4426:4426))
        (PORT d[11] (3714:3714:3714) (3826:3826:3826))
        (PORT d[12] (1670:1670:1670) (1780:1780:1780))
        (PORT clk (3255:3255:3255) (3330:3330:3330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2307:2307:2307))
        (PORT clk (3255:3255:3255) (3330:3330:3330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3259:3259:3259) (3334:3334:3334))
        (PORT d[0] (2986:2986:2986) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3260:3260:3260) (3335:3335:3335))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3260:3260:3260) (3335:3335:3335))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3260:3260:3260) (3335:3335:3335))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3260:3260:3260) (3335:3335:3335))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6483:6483:6483) (6564:6564:6564))
        (PORT clk (3234:3234:3234) (3245:3245:3245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7376:7376:7376) (7814:7814:7814))
        (PORT d[1] (5551:5551:5551) (6012:6012:6012))
        (PORT d[2] (5384:5384:5384) (5737:5737:5737))
        (PORT d[3] (5616:5616:5616) (6050:6050:6050))
        (PORT d[4] (5383:5383:5383) (5744:5744:5744))
        (PORT d[5] (6210:6210:6210) (6650:6650:6650))
        (PORT d[6] (7441:7441:7441) (7817:7817:7817))
        (PORT d[7] (5393:5393:5393) (5786:5786:5786))
        (PORT d[8] (8322:8322:8322) (8787:8787:8787))
        (PORT d[9] (7458:7458:7458) (7947:7947:7947))
        (PORT d[10] (5641:5641:5641) (5996:5996:5996))
        (PORT d[11] (7644:7644:7644) (8122:8122:8122))
        (PORT d[12] (5854:5854:5854) (6301:6301:6301))
        (PORT clk (3229:3229:3229) (3241:3241:3241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2039:2039:2039))
        (PORT clk (3229:3229:3229) (3241:3241:3241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3234:3234:3234) (3245:3245:3245))
        (PORT d[0] (3025:3025:3025) (2915:2915:2915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3235:3235:3235) (3246:3246:3246))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3235:3235:3235) (3246:3246:3246))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3235:3235:3235) (3246:3246:3246))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3235:3235:3235) (3246:3246:3246))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1672w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1322:1322:1322))
        (PORT datab (403:403:403) (548:548:548))
        (PORT datac (1222:1222:1222) (1311:1311:1311))
        (PORT datad (1601:1601:1601) (1590:1590:1590))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1672w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4320:4320:4320) (4691:4691:4691))
        (PORT datab (4501:4501:4501) (4895:4895:4895))
        (PORT datac (4628:4628:4628) (4982:4982:4982))
        (PORT datad (333:333:333) (417:417:417))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1762w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1319:1319:1319))
        (PORT datab (406:406:406) (550:550:550))
        (PORT datac (1218:1218:1218) (1307:1307:1307))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1762w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4500:4500:4500) (4893:4893:4893))
        (PORT datac (4626:4626:4626) (4980:4980:4980))
        (PORT datad (4279:4279:4279) (4631:4631:4631))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3341:3341:3341))
        (PORT clk (3516:3516:3516) (3502:3502:3502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3943:3943:3943) (4189:4189:4189))
        (PORT d[1] (3893:3893:3893) (4173:4173:4173))
        (PORT d[2] (3993:3993:3993) (4201:4201:4201))
        (PORT d[3] (3811:3811:3811) (4058:4058:4058))
        (PORT d[4] (3142:3142:3142) (3264:3264:3264))
        (PORT d[5] (3106:3106:3106) (3254:3254:3254))
        (PORT d[6] (3321:3321:3321) (3472:3472:3472))
        (PORT d[7] (3990:3990:3990) (4182:4182:4182))
        (PORT d[8] (3046:3046:3046) (3214:3214:3214))
        (PORT d[9] (3643:3643:3643) (3771:3771:3771))
        (PORT d[10] (3583:3583:3583) (3697:3697:3697))
        (PORT d[11] (4177:4177:4177) (4313:4313:4313))
        (PORT d[12] (3104:3104:3104) (3284:3284:3284))
        (PORT clk (3512:3512:3512) (3498:3498:3498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2550:2550:2550))
        (PORT clk (3512:3512:3512) (3498:3498:3498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3516:3516:3516) (3502:3502:3502))
        (PORT d[0] (3506:3506:3506) (3547:3547:3547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3517:3517:3517) (3503:3503:3503))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3517:3517:3517) (3503:3503:3503))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3517:3517:3517) (3503:3503:3503))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3517:3517:3517) (3503:3503:3503))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5384:5384:5384) (5467:5467:5467))
        (PORT clk (3383:3383:3383) (3339:3339:3339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5302:5302:5302) (5635:5635:5635))
        (PORT d[1] (4730:4730:4730) (5100:5100:5100))
        (PORT d[2] (4630:4630:4630) (4999:4999:4999))
        (PORT d[3] (5034:5034:5034) (5364:5364:5364))
        (PORT d[4] (4734:4734:4734) (5106:5106:5106))
        (PORT d[5] (5096:5096:5096) (5506:5506:5506))
        (PORT d[6] (6039:6039:6039) (6397:6397:6397))
        (PORT d[7] (4667:4667:4667) (5036:5036:5036))
        (PORT d[8] (8271:8271:8271) (8665:8665:8665))
        (PORT d[9] (4993:4993:4993) (5356:5356:5356))
        (PORT d[10] (5395:5395:5395) (5809:5809:5809))
        (PORT d[11] (5063:5063:5063) (5468:5468:5468))
        (PORT d[12] (5769:5769:5769) (6172:6172:6172))
        (PORT clk (3378:3378:3378) (3335:3335:3335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2466:2466:2466))
        (PORT clk (3378:3378:3378) (3335:3335:3335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3383:3383:3383) (3339:3339:3339))
        (PORT d[0] (5687:5687:5687) (5681:5681:5681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3384:3384:3384) (3340:3340:3340))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3384:3384:3384) (3340:3340:3340))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3384:3384:3384) (3340:3340:3340))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3384:3384:3384) (3340:3340:3340))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1645w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1326:1326:1326))
        (PORT datab (399:399:399) (543:543:543))
        (PORT datac (1228:1228:1228) (1319:1319:1319))
        (PORT datad (1599:1599:1599) (1588:1588:1588))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1645w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (4582:4582:4582) (4937:4937:4937))
        (PORT datab (4503:4503:4503) (4897:4897:4897))
        (PORT datac (4298:4298:4298) (4647:4647:4647))
        (PORT datad (485:485:485) (533:533:533))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode1733w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1358:1358:1358))
        (PORT datab (404:404:404) (549:549:549))
        (PORT datac (1178:1178:1178) (1264:1264:1264))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode1645w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4507:4507:4507) (4902:4902:4902))
        (PORT datac (4634:4634:4634) (4989:4989:4989))
        (PORT datad (4285:4285:4285) (4637:4637:4637))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3753:3753:3753) (3794:3794:3794))
        (PORT clk (3361:3361:3361) (3415:3415:3415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3956:3956:3956) (4177:4177:4177))
        (PORT d[1] (3043:3043:3043) (3245:3245:3245))
        (PORT d[2] (3647:3647:3647) (3816:3816:3816))
        (PORT d[3] (3837:3837:3837) (4092:4092:4092))
        (PORT d[4] (3604:3604:3604) (3748:3748:3748))
        (PORT d[5] (3156:3156:3156) (3313:3313:3313))
        (PORT d[6] (2639:2639:2639) (2751:2751:2751))
        (PORT d[7] (3927:3927:3927) (4081:4081:4081))
        (PORT d[8] (3369:3369:3369) (3576:3576:3576))
        (PORT d[9] (3609:3609:3609) (3781:3781:3781))
        (PORT d[10] (4221:4221:4221) (4296:4296:4296))
        (PORT d[11] (3920:3920:3920) (4023:4023:4023))
        (PORT d[12] (2125:2125:2125) (2276:2276:2276))
        (PORT clk (3357:3357:3357) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2673:2673:2673))
        (PORT clk (3357:3357:3357) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3361:3361:3361) (3415:3415:3415))
        (PORT d[0] (3340:3340:3340) (3348:3348:3348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3416:3416:3416))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3416:3416:3416))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3416:3416:3416))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3416:3416:3416))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6092:6092:6092) (6165:6165:6165))
        (PORT clk (3358:3358:3358) (3348:3348:3348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7574:7574:7574) (7969:7969:7969))
        (PORT d[1] (5142:5142:5142) (5565:5565:5565))
        (PORT d[2] (5469:5469:5469) (5884:5884:5884))
        (PORT d[3] (7281:7281:7281) (7687:7687:7687))
        (PORT d[4] (5525:5525:5525) (5947:5947:5947))
        (PORT d[5] (5135:5135:5135) (5553:5553:5553))
        (PORT d[6] (5326:5326:5326) (5684:5684:5684))
        (PORT d[7] (5443:5443:5443) (5857:5857:5857))
        (PORT d[8] (7565:7565:7565) (7961:7961:7961))
        (PORT d[9] (5486:5486:5486) (5894:5894:5894))
        (PORT d[10] (8791:8791:8791) (9278:9278:9278))
        (PORT d[11] (5085:5085:5085) (5493:5493:5493))
        (PORT d[12] (5092:5092:5092) (5499:5499:5499))
        (PORT clk (3353:3353:3353) (3344:3344:3344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2386:2386:2386))
        (PORT clk (3353:3353:3353) (3344:3344:3344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3358:3358:3358) (3348:3348:3348))
        (PORT d[0] (5465:5465:5465) (5326:5326:5326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3359:3359:3359) (3349:3349:3349))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3359:3359:3359) (3349:3349:3349))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3359:3359:3359) (3349:3349:3349))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3359:3359:3359) (3349:3349:3349))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1768:1768:1768) (1877:1877:1877))
        (PORT datab (2485:2485:2485) (2521:2521:2521))
        (PORT datac (1701:1701:1701) (1747:1747:1747))
        (PORT datad (1917:1917:1917) (1954:1954:1954))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1678:1678:1678) (1722:1722:1722))
        (PORT datab (2488:2488:2488) (2524:2524:2524))
        (PORT datac (1483:1483:1483) (1456:1456:1456))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1982:1982:1982) (1958:1958:1958))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1224:1224:1224))
        (PORT datab (1210:1210:1210) (1276:1276:1276))
        (PORT datac (1112:1112:1112) (1159:1159:1159))
        (PORT datad (912:912:912) (985:985:985))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector13\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (284:284:284) (369:369:369))
        (PORT datad (721:721:721) (716:716:716))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp2\|SYNTHESIZED_WIRE_38\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1110:1110:1110) (1174:1174:1174))
        (PORT datad (1181:1181:1181) (1235:1235:1235))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (302:302:302))
        (PORT datab (842:842:842) (888:888:888))
        (PORT datac (1106:1106:1106) (1152:1152:1152))
        (PORT datad (918:918:918) (992:992:992))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|selMDR\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (638:638:638) (621:621:621))
        (PORT datad (798:798:798) (852:852:852))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|selMDR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1753:1753:1753))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (691:691:691) (771:771:771))
        (PORT sload (1534:1534:1534) (1634:1634:1634))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (811:811:811))
        (PORT datab (1105:1105:1105) (1157:1157:1157))
        (PORT datac (786:786:786) (859:859:859))
        (PORT datad (1060:1060:1060) (1103:1103:1103))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (318:318:318))
        (PORT datab (1106:1106:1106) (1147:1147:1147))
        (PORT datac (284:284:284) (369:369:369))
        (PORT datad (1119:1119:1119) (1170:1170:1170))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (318:318:318))
        (PORT datac (285:285:285) (370:370:370))
        (PORT datad (1118:1118:1118) (1170:1170:1170))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1125:1125:1125))
        (PORT datab (831:831:831) (896:896:896))
        (PORT datad (284:284:284) (360:360:360))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (318:318:318))
        (PORT datab (1108:1108:1108) (1161:1161:1161))
        (PORT datac (787:787:787) (860:860:860))
        (PORT datad (215:215:215) (242:242:242))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (288:288:288))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (319:319:319))
        (PORT datab (1103:1103:1103) (1155:1155:1155))
        (PORT datac (787:787:787) (861:861:861))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector6\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (214:214:214) (243:243:243))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|ldMDR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1606:1606:1606))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3414:3414:3414) (3429:3429:3429))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1831:1831:1831) (1870:1870:1870))
        (PORT sload (3469:3469:3469) (3569:3569:3569))
        (PORT ena (2718:2718:2718) (2771:2771:2771))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (1431:1431:1431) (1482:1482:1482))
        (PORT datad (1332:1332:1332) (1359:1359:1359))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1364:1364:1364))
        (PORT datac (1080:1080:1080) (1122:1122:1122))
        (PORT datad (1039:1039:1039) (1094:1094:1094))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1409:1409:1409))
        (PORT datab (994:994:994) (980:980:980))
        (PORT datad (937:937:937) (925:925:925))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1366:1366:1366))
        (PORT datab (1401:1401:1401) (1452:1452:1452))
        (PORT datac (1341:1341:1341) (1391:1391:1391))
        (PORT datad (1159:1159:1159) (1226:1226:1226))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector19\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1039:1039:1039))
        (PORT datab (1380:1380:1380) (1432:1432:1432))
        (PORT datac (1147:1147:1147) (1104:1104:1104))
        (PORT datad (222:222:222) (255:255:255))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1426:1426:1426))
        (PORT datab (1215:1215:1215) (1279:1279:1279))
        (PORT datac (1290:1290:1290) (1326:1326:1326))
        (PORT datad (1041:1041:1041) (1097:1097:1097))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|SR2\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (296:296:296))
        (PORT datab (1384:1384:1384) (1436:1436:1436))
        (PORT datac (578:578:578) (567:567:567))
        (PORT datad (213:213:213) (242:242:242))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1980:1980:1980))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1370:1370:1370))
        (PORT datab (1339:1339:1339) (1358:1358:1358))
        (PORT datac (975:975:975) (966:966:966))
        (PORT datad (1218:1218:1218) (1201:1201:1201))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1041:1041:1041))
        (PORT datab (253:253:253) (295:295:295))
        (PORT datac (1342:1342:1342) (1391:1391:1391))
        (PORT datad (1199:1199:1199) (1148:1148:1148))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1980:1980:1980))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (844:844:844))
        (PORT datab (1148:1148:1148) (1190:1190:1190))
        (PORT datad (1124:1124:1124) (1179:1179:1179))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1161:1161:1161))
        (PORT datab (854:854:854) (904:904:904))
        (PORT datad (367:367:367) (371:371:371))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1121:1121:1121))
        (PORT datab (515:515:515) (575:575:575))
        (PORT datac (1270:1270:1270) (1276:1276:1276))
        (PORT datad (846:846:846) (921:921:921))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (964:964:964))
        (PORT datab (517:517:517) (578:578:578))
        (PORT datac (785:785:785) (837:837:837))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1358:1358:1358))
        (PORT datab (970:970:970) (967:967:967))
        (PORT datad (950:950:950) (939:939:939))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector20\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1044:1044:1044))
        (PORT datab (252:252:252) (294:294:294))
        (PORT datac (1344:1344:1344) (1394:1394:1394))
        (PORT datad (889:889:889) (864:864:864))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1980:1980:1980))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (956:956:956) (961:961:961))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (420:420:420))
        (PORT datab (1281:1281:1281) (1298:1298:1298))
        (PORT datac (406:406:406) (416:416:416))
        (PORT datad (1023:1023:1023) (1051:1051:1051))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1341:1341:1341))
        (PORT datab (1089:1089:1089) (1135:1135:1135))
        (PORT datac (1668:1668:1668) (1674:1674:1674))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1712:1712:1712) (1714:1714:1714))
        (PORT datac (1296:1296:1296) (1297:1297:1297))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1064:1064:1064))
        (PORT datab (1064:1064:1064) (1113:1113:1113))
        (PORT datac (1073:1073:1073) (1103:1103:1103))
        (PORT datad (1155:1155:1155) (1205:1205:1205))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (576:576:576))
        (PORT datab (1399:1399:1399) (1432:1432:1432))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (1370:1370:1370) (1391:1391:1391))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (892:892:892))
        (PORT datab (820:820:820) (859:859:859))
        (PORT datac (1072:1072:1072) (1103:1103:1103))
        (PORT datad (1162:1162:1162) (1213:1213:1213))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (533:533:533))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (1159:1159:1159) (1210:1210:1210))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1178:1178:1178))
        (PORT datab (1320:1320:1320) (1344:1344:1344))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (1319:1319:1319) (1342:1342:1342))
        (PORT datac (1207:1207:1207) (1264:1264:1264))
        (PORT datad (227:227:227) (249:249:249))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1939:1939:1939))
        (PORT asdata (1085:1085:1085) (1073:1073:1073))
        (PORT ena (1727:1727:1727) (1658:1658:1658))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1893:1893:1893))
        (PORT asdata (1085:1085:1085) (1074:1074:1074))
        (PORT ena (1751:1751:1751) (1713:1713:1713))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (695:695:695) (688:688:688))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1964:1964:1964) (1937:1937:1937))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1932:1932:1932) (1880:1880:1880))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (253:253:253) (276:276:276))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1968:1968:1968))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2384:2384:2384) (2333:2333:2333))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (768:768:768))
        (PORT datab (752:752:752) (781:781:781))
        (PORT datac (830:830:830) (888:888:888))
        (PORT datad (831:831:831) (896:896:896))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1191:1191:1191))
        (PORT datab (315:315:315) (402:402:402))
        (PORT datad (373:373:373) (379:379:379))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1840:1840:1840))
        (PORT asdata (1151:1151:1151) (1149:1149:1149))
        (PORT ena (2502:2502:2502) (2415:2415:2415))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1965:1965:1965))
        (PORT asdata (1218:1218:1218) (1220:1220:1220))
        (PORT ena (2699:2699:2699) (2564:2564:2564))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (810:810:810) (816:816:816))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1929:1929:1929))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2650:2650:2650) (2577:2577:2577))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2201:2201:2201))
        (PORT asdata (1405:1405:1405) (1380:1380:1380))
        (PORT ena (2287:2287:2287) (2207:2207:2207))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (409:409:409))
        (PORT datab (848:848:848) (896:896:896))
        (PORT datac (1106:1106:1106) (1154:1154:1154))
        (PORT datad (1122:1122:1122) (1176:1176:1176))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1336:1336:1336))
        (PORT datab (306:306:306) (389:389:389))
        (PORT datac (1104:1104:1104) (1150:1150:1150))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1204:1204:1204))
        (PORT datab (586:586:586) (680:680:680))
        (PORT datac (743:743:743) (745:745:745))
        (PORT datad (704:704:704) (704:704:704))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (590:590:590) (684:684:684))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (754:754:754))
        (PORT datab (718:718:718) (777:777:777))
        (PORT datac (756:756:756) (818:818:818))
        (PORT datad (1029:1029:1029) (1074:1074:1074))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1136:1136:1136))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (1663:1663:1663) (1692:1692:1692))
        (PORT datad (684:684:684) (686:686:686))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1309:1309:1309))
        (PORT datab (796:796:796) (852:852:852))
        (PORT datad (1029:1029:1029) (1073:1073:1073))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1186:1186:1186))
        (PORT datab (729:729:729) (777:777:777))
        (PORT datad (689:689:689) (691:691:691))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1280:1280:1280))
        (PORT datab (990:990:990) (1016:1016:1016))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (400:400:400) (404:404:404))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (748:748:748))
        (PORT datab (994:994:994) (1020:1020:1020))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1970:1970:1970) (1962:1962:1962))
        (PORT asdata (1424:1424:1424) (1411:1411:1411))
        (PORT ena (2232:2232:2232) (2159:2159:2159))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2012:2012:2012))
        (PORT asdata (1468:1468:1468) (1448:1448:1448))
        (PORT ena (1385:1385:1385) (1354:1354:1354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (PORT datab (497:497:497) (546:546:546))
        (PORT datac (697:697:697) (741:741:741))
        (PORT datad (765:765:765) (820:820:820))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1154:1154:1154))
        (PORT datab (766:766:766) (794:794:794))
        (PORT datad (731:731:731) (735:735:735))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1914:1914:1914))
        (PORT asdata (1114:1114:1114) (1099:1099:1099))
        (PORT ena (2841:2841:2841) (2722:2722:2722))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1878:1878:1878))
        (PORT asdata (1116:1116:1116) (1101:1101:1101))
        (PORT ena (2373:2373:2373) (2321:2321:2321))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (771:771:771) (777:777:777))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (1957:1957:1957))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1801:1801:1801) (1766:1766:1766))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2010:2010:2010))
        (PORT asdata (1424:1424:1424) (1410:1410:1410))
        (PORT ena (2331:2331:2331) (2258:2258:2258))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (872:872:872))
        (PORT datab (1209:1209:1209) (1245:1245:1245))
        (PORT datad (741:741:741) (785:785:785))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1187:1187:1187))
        (PORT datab (1379:1379:1379) (1396:1396:1396))
        (PORT datad (699:699:699) (705:705:705))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1474:1474:1474))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1096:1096:1096) (1159:1159:1159))
        (PORT datad (373:373:373) (365:365:365))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (591:591:591) (686:686:686))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (832:832:832))
        (PORT datab (709:709:709) (754:754:754))
        (PORT datad (765:765:765) (821:821:821))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1294:1294:1294))
        (PORT datab (1248:1248:1248) (1272:1272:1272))
        (PORT datac (1052:1052:1052) (1099:1099:1099))
        (PORT datad (733:733:733) (731:731:731))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1322:1322:1322))
        (PORT datab (1053:1053:1053) (1098:1098:1098))
        (PORT datac (1029:1029:1029) (1064:1064:1064))
        (PORT datad (1022:1022:1022) (1065:1065:1065))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (542:542:542))
        (PORT datab (1062:1062:1062) (1100:1100:1100))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1208:1208:1208))
        (PORT datab (583:583:583) (676:676:676))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (653:653:653) (633:633:633))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1632:1632:1632) (1626:1626:1626))
        (PORT datac (551:551:551) (642:642:642))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (227:227:227) (259:259:259))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1874:1874:1874))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1479:1479:1479) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r6\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (766:766:766) (774:774:774))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2052:2052:2052))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1976:1976:1976) (1900:1900:1900))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2045:2045:2045))
        (PORT asdata (1474:1474:1474) (1468:1468:1468))
        (PORT ena (2667:2667:2667) (2603:2603:2603))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2002:2002:2002))
        (PORT asdata (1491:1491:1491) (1484:1484:1484))
        (PORT ena (2332:2332:2332) (2282:2282:2282))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1115:1115:1115))
        (PORT datab (1312:1312:1312) (1306:1306:1306))
        (PORT datac (1054:1054:1054) (1101:1101:1101))
        (PORT datad (1065:1065:1065) (1100:1100:1100))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (767:767:767))
        (PORT datab (1334:1334:1334) (1335:1335:1335))
        (PORT datac (1055:1055:1055) (1091:1091:1091))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1914:1914:1914))
        (PORT asdata (1049:1049:1049) (1036:1036:1036))
        (PORT ena (2841:2841:2841) (2722:2722:2722))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (769:769:769) (789:789:789))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2019:2019:2019))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2086:2086:2086))
        (PORT asdata (1491:1491:1491) (1484:1484:1484))
        (PORT ena (2955:2955:2955) (2874:2874:2874))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (920:920:920))
        (PORT datab (796:796:796) (851:851:851))
        (PORT datad (1028:1028:1028) (1072:1072:1072))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1186:1186:1186))
        (PORT datab (308:308:308) (391:391:391))
        (PORT datad (676:676:676) (675:675:675))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1205:1205:1205))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datad (369:369:369) (372:372:372))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (586:586:586) (680:680:680))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (998:998:998))
        (PORT datab (783:783:783) (785:785:785))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (791:791:791))
        (PORT datab (831:831:831) (837:837:837))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (806:806:806))
        (PORT datab (743:743:743) (761:761:761))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (798:798:798))
        (PORT datab (1070:1070:1070) (1046:1046:1046))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1173:1173:1173))
        (PORT datab (772:772:772) (779:779:779))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1047:1047:1047))
        (PORT datab (776:776:776) (771:771:771))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (739:739:739))
        (PORT datab (796:796:796) (817:817:817))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[6\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (313:313:313))
        (PORT datab (1690:1690:1690) (1693:1693:1693))
        (PORT datac (733:733:733) (781:781:781))
        (PORT datad (673:673:673) (671:671:671))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[6\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (315:315:315))
        (PORT datab (1689:1689:1689) (1692:1692:1692))
        (PORT datac (1467:1467:1467) (1433:1433:1433))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[6\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (986:986:986))
        (PORT datab (977:977:977) (957:957:957))
        (PORT datac (2522:2522:2522) (2422:2422:2422))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1385:1385:1385))
        (PORT datab (1312:1312:1312) (1307:1307:1307))
        (PORT datac (1498:1498:1498) (1451:1451:1451))
        (PORT datad (587:587:587) (569:569:569))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3009:3009:3009))
        (PORT asdata (1553:1553:1553) (1514:1514:1514))
        (PORT ena (3455:3455:3455) (3454:3454:3454))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2444:2444:2444))
        (PORT clk (3322:3322:3322) (3370:3370:3370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2987:2987:2987) (3082:3082:3082))
        (PORT d[1] (3413:3413:3413) (3485:3485:3485))
        (PORT d[2] (2680:2680:2680) (2731:2731:2731))
        (PORT d[3] (3241:3241:3241) (3390:3390:3390))
        (PORT d[4] (4337:4337:4337) (4544:4544:4544))
        (PORT d[5] (2624:2624:2624) (2757:2757:2757))
        (PORT d[6] (4131:4131:4131) (4345:4345:4345))
        (PORT d[7] (4343:4343:4343) (4508:4508:4508))
        (PORT d[8] (2964:2964:2964) (3042:3042:3042))
        (PORT d[9] (2124:2124:2124) (2208:2208:2208))
        (PORT d[10] (4914:4914:4914) (5196:5196:5196))
        (PORT d[11] (2941:2941:2941) (2972:2972:2972))
        (PORT d[12] (2592:2592:2592) (2672:2672:2672))
        (PORT clk (3318:3318:3318) (3366:3366:3366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2341:2341:2341))
        (PORT clk (3318:3318:3318) (3366:3366:3366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3322:3322:3322) (3370:3370:3370))
        (PORT d[0] (3350:3350:3350) (3297:3297:3297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3323:3323:3323) (3371:3371:3371))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3323:3323:3323) (3371:3371:3371))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3323:3323:3323) (3371:3371:3371))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3323:3323:3323) (3371:3371:3371))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (1672:1672:1672))
        (PORT clk (3213:3213:3213) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5352:5352:5352) (5688:5688:5688))
        (PORT d[1] (5101:5101:5101) (5513:5513:5513))
        (PORT d[2] (6579:6579:6579) (7081:7081:7081))
        (PORT d[3] (6625:6625:6625) (7125:7125:7125))
        (PORT d[4] (6352:6352:6352) (6887:6887:6887))
        (PORT d[5] (5465:5465:5465) (5854:5854:5854))
        (PORT d[6] (5624:5624:5624) (6003:6003:6003))
        (PORT d[7] (6936:6936:6936) (7444:7444:7444))
        (PORT d[8] (6629:6629:6629) (7131:7131:7131))
        (PORT d[9] (6682:6682:6682) (7203:7203:7203))
        (PORT d[10] (6128:6128:6128) (6583:6583:6583))
        (PORT d[11] (7019:7019:7019) (7571:7571:7571))
        (PORT d[12] (5290:5290:5290) (5656:5656:5656))
        (PORT clk (3208:3208:3208) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2227:2227:2227))
        (PORT clk (3208:3208:3208) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3213:3213:3213) (3229:3229:3229))
        (PORT d[0] (4242:4242:4242) (4303:4303:4303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3214:3214:3214) (3230:3230:3230))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3214:3214:3214) (3230:3230:3230))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3214:3214:3214) (3230:3230:3230))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3214:3214:3214) (3230:3230:3230))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1595:1595:1595))
        (PORT clk (3332:3332:3332) (3348:3348:3348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2962:2962:2962) (3084:3084:3084))
        (PORT d[1] (3431:3431:3431) (3637:3637:3637))
        (PORT d[2] (4072:4072:4072) (4285:4285:4285))
        (PORT d[3] (3288:3288:3288) (3413:3413:3413))
        (PORT d[4] (2476:2476:2476) (2576:2576:2576))
        (PORT d[5] (2979:2979:2979) (3102:3102:3102))
        (PORT d[6] (2897:2897:2897) (2969:2969:2969))
        (PORT d[7] (3991:3991:3991) (4094:4094:4094))
        (PORT d[8] (3558:3558:3558) (3653:3653:3653))
        (PORT d[9] (3625:3625:3625) (3720:3720:3720))
        (PORT d[10] (3963:3963:3963) (4071:4071:4071))
        (PORT d[11] (3709:3709:3709) (3847:3847:3847))
        (PORT d[12] (1630:1630:1630) (1736:1736:1736))
        (PORT clk (3328:3328:3328) (3344:3344:3344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2138:2138:2138))
        (PORT clk (3328:3328:3328) (3344:3344:3344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3348:3348:3348))
        (PORT d[0] (2950:2950:2950) (2910:2910:2910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3349:3349:3349))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3349:3349:3349))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3349:3349:3349))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3349:3349:3349))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6096:6096:6096) (6179:6179:6179))
        (PORT clk (3282:3282:3282) (3269:3269:3269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8153:8153:8153) (8603:8603:8603))
        (PORT d[1] (5947:5947:5947) (6408:6408:6408))
        (PORT d[2] (4605:4605:4605) (4936:4936:4936))
        (PORT d[3] (5202:5202:5202) (5629:5629:5629))
        (PORT d[4] (4940:4940:4940) (5300:5300:5300))
        (PORT d[5] (6264:6264:6264) (6708:6708:6708))
        (PORT d[6] (7851:7851:7851) (8235:8235:8235))
        (PORT d[7] (5400:5400:5400) (5802:5802:5802))
        (PORT d[8] (5603:5603:5603) (5925:5925:5925))
        (PORT d[9] (7823:7823:7823) (8312:8312:8312))
        (PORT d[10] (5990:5990:5990) (6341:6341:6341))
        (PORT d[11] (8033:8033:8033) (8526:8526:8526))
        (PORT d[12] (5857:5857:5857) (6309:6309:6309))
        (PORT clk (3277:3277:3277) (3265:3265:3265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2128:2128:2128))
        (PORT clk (3277:3277:3277) (3265:3265:3265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3282:3282:3282) (3269:3269:3269))
        (PORT d[0] (3000:3000:3000) (2892:2892:2892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3283:3283:3283) (3270:3270:3270))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3283:3283:3283) (3270:3270:3270))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3283:3283:3283) (3270:3270:3270))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3283:3283:3283) (3270:3270:3270))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2583:2583:2583))
        (PORT clk (3378:3378:3378) (3389:3389:3389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3540:3540:3540))
        (PORT d[1] (3802:3802:3802) (4041:4041:4041))
        (PORT d[2] (4028:4028:4028) (4235:4235:4235))
        (PORT d[3] (2899:2899:2899) (3024:3024:3024))
        (PORT d[4] (2508:2508:2508) (2628:2628:2628))
        (PORT d[5] (2701:2701:2701) (2868:2868:2868))
        (PORT d[6] (3212:3212:3212) (3271:3271:3271))
        (PORT d[7] (4057:4057:4057) (4216:4216:4216))
        (PORT d[8] (3362:3362:3362) (3468:3468:3468))
        (PORT d[9] (2897:2897:2897) (2997:2997:2997))
        (PORT d[10] (3257:3257:3257) (3380:3380:3380))
        (PORT d[11] (4063:4063:4063) (4161:4161:4161))
        (PORT d[12] (2811:2811:2811) (2995:2995:2995))
        (PORT clk (3374:3374:3374) (3385:3385:3385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2365:2365:2365))
        (PORT clk (3374:3374:3374) (3385:3385:3385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3378:3378:3378) (3389:3389:3389))
        (PORT d[0] (3083:3083:3083) (3075:3075:3075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3379:3379:3379) (3390:3390:3390))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3379:3379:3379) (3390:3390:3390))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3379:3379:3379) (3390:3390:3390))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3379:3379:3379) (3390:3390:3390))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5304:5304:5304) (5380:5380:5380))
        (PORT clk (3228:3228:3228) (3236:3236:3236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5119:5119:5119) (5491:5491:5491))
        (PORT d[1] (6647:6647:6647) (7106:7106:7106))
        (PORT d[2] (4642:4642:4642) (4980:4980:4980))
        (PORT d[3] (6578:6578:6578) (6980:6980:6980))
        (PORT d[4] (5063:5063:5063) (5436:5436:5436))
        (PORT d[5] (4635:4635:4635) (4993:4993:4993))
        (PORT d[6] (4382:4382:4382) (4732:4732:4732))
        (PORT d[7] (4996:4996:4996) (5358:5358:5358))
        (PORT d[8] (5876:5876:5876) (6194:6194:6194))
        (PORT d[9] (4243:4243:4243) (4568:4568:4568))
        (PORT d[10] (5933:5933:5933) (6278:6278:6278))
        (PORT d[11] (5858:5858:5858) (6300:6300:6300))
        (PORT d[12] (6578:6578:6578) (7029:7029:7029))
        (PORT clk (3223:3223:3223) (3232:3232:3232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2203:2203:2203))
        (PORT clk (3223:3223:3223) (3232:3232:3232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3228:3228:3228) (3236:3236:3236))
        (PORT d[0] (5584:5584:5584) (5634:5634:5634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3229:3229:3229) (3237:3237:3237))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3229:3229:3229) (3237:3237:3237))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3229:3229:3229) (3237:3237:3237))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3229:3229:3229) (3237:3237:3237))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1780:1780:1780) (1880:1880:1880))
        (PORT datab (2040:2040:2040) (2040:2040:2040))
        (PORT datac (1310:1310:1310) (1266:1266:1266))
        (PORT datad (1689:1689:1689) (1700:1700:1700))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (2016:2016:2016))
        (PORT clk (3399:3399:3399) (3433:3433:3433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3820:3820:3820) (3969:3969:3969))
        (PORT d[1] (3456:3456:3456) (3536:3536:3536))
        (PORT d[2] (3349:3349:3349) (3399:3399:3399))
        (PORT d[3] (2221:2221:2221) (2262:2262:2262))
        (PORT d[4] (3604:3604:3604) (3773:3773:3773))
        (PORT d[5] (2615:2615:2615) (2745:2745:2745))
        (PORT d[6] (4113:4113:4113) (4279:4279:4279))
        (PORT d[7] (4252:4252:4252) (4416:4416:4416))
        (PORT d[8] (3257:3257:3257) (3318:3318:3318))
        (PORT d[9] (2158:2158:2158) (2218:2218:2218))
        (PORT d[10] (4019:4019:4019) (4207:4207:4207))
        (PORT d[11] (2541:2541:2541) (2570:2570:2570))
        (PORT d[12] (2221:2221:2221) (2269:2269:2269))
        (PORT clk (3395:3395:3395) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2124:2124:2124))
        (PORT clk (3395:3395:3395) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3399:3399:3399) (3433:3433:3433))
        (PORT d[0] (3162:3162:3162) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3400:3400:3400) (3434:3434:3434))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3400:3400:3400) (3434:3434:3434))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3400:3400:3400) (3434:3434:3434))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3400:3400:3400) (3434:3434:3434))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2459:2459:2459))
        (PORT clk (3255:3255:3255) (3237:3237:3237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5392:5392:5392) (5714:5714:5714))
        (PORT d[1] (5051:5051:5051) (5460:5460:5460))
        (PORT d[2] (7272:7272:7272) (7769:7769:7769))
        (PORT d[3] (7010:7010:7010) (7512:7512:7512))
        (PORT d[4] (6778:6778:6778) (7322:7322:7322))
        (PORT d[5] (5007:5007:5007) (5391:5391:5391))
        (PORT d[6] (6044:6044:6044) (6428:6428:6428))
        (PORT d[7] (7351:7351:7351) (7863:7863:7863))
        (PORT d[8] (7481:7481:7481) (7988:7988:7988))
        (PORT d[9] (6672:6672:6672) (7196:7196:7196))
        (PORT d[10] (6642:6642:6642) (7121:7121:7121))
        (PORT d[11] (7368:7368:7368) (7924:7924:7924))
        (PORT d[12] (6063:6063:6063) (6434:6434:6434))
        (PORT clk (3250:3250:3250) (3233:3233:3233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2133:2133:2133))
        (PORT clk (3250:3250:3250) (3233:3233:3233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3255:3255:3255) (3237:3237:3237))
        (PORT d[0] (3944:3944:3944) (3764:3764:3764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3256:3256:3256) (3238:3238:3238))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3256:3256:3256) (3238:3238:3238))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3256:3256:3256) (3238:3238:3238))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3256:3256:3256) (3238:3238:3238))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2298:2298:2298) (2350:2350:2350))
        (PORT datab (2038:2038:2038) (2037:2037:2037))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (2049:2049:2049) (2076:2076:2076))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2906:2906:2906))
        (PORT clk (3358:3358:3358) (3372:3372:3372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4424:4424:4424) (4549:4549:4549))
        (PORT d[1] (3464:3464:3464) (3713:3713:3713))
        (PORT d[2] (3691:3691:3691) (3911:3911:3911))
        (PORT d[3] (3946:3946:3946) (4101:4101:4101))
        (PORT d[4] (2860:2860:2860) (2977:2977:2977))
        (PORT d[5] (3395:3395:3395) (3541:3541:3541))
        (PORT d[6] (3769:3769:3769) (3949:3949:3949))
        (PORT d[7] (3701:3701:3701) (3865:3865:3865))
        (PORT d[8] (3338:3338:3338) (3491:3491:3491))
        (PORT d[9] (2572:2572:2572) (2674:2674:2674))
        (PORT d[10] (3563:3563:3563) (3667:3667:3667))
        (PORT d[11] (3701:3701:3701) (3801:3801:3801))
        (PORT d[12] (2471:2471:2471) (2662:2662:2662))
        (PORT clk (3354:3354:3354) (3368:3368:3368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2578:2578:2578) (2587:2587:2587))
        (PORT clk (3354:3354:3354) (3368:3368:3368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3358:3358:3358) (3372:3372:3372))
        (PORT d[0] (3310:3310:3310) (3314:3314:3314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3359:3359:3359) (3373:3373:3373))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3359:3359:3359) (3373:3373:3373))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3359:3359:3359) (3373:3373:3373))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3359:3359:3359) (3373:3373:3373))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4586:4586:4586) (4665:4665:4665))
        (PORT clk (3376:3376:3376) (3348:3348:3348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4785:4785:4785) (5162:5162:5162))
        (PORT d[1] (6990:6990:6990) (7447:7447:7447))
        (PORT d[2] (4207:4207:4207) (4533:4533:4533))
        (PORT d[3] (6920:6920:6920) (7321:7321:7321))
        (PORT d[4] (5420:5420:5420) (5794:5794:5794))
        (PORT d[5] (5280:5280:5280) (5630:5630:5630))
        (PORT d[6] (4363:4363:4363) (4720:4720:4720))
        (PORT d[7] (5362:5362:5362) (5722:5722:5722))
        (PORT d[8] (6224:6224:6224) (6535:6535:6535))
        (PORT d[9] (4239:4239:4239) (4564:4564:4564))
        (PORT d[10] (5265:5265:5265) (5623:5623:5623))
        (PORT d[11] (6171:6171:6171) (6609:6609:6609))
        (PORT d[12] (6946:6946:6946) (7397:7397:7397))
        (PORT clk (3371:3371:3371) (3344:3344:3344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2421:2421:2421))
        (PORT clk (3371:3371:3371) (3344:3344:3344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3376:3376:3376) (3348:3348:3348))
        (PORT d[0] (4604:4604:4604) (4584:4584:4584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3377:3377:3377) (3349:3349:3349))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3377:3377:3377) (3349:3349:3349))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3377:3377:3377) (3349:3349:3349))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3377:3377:3377) (3349:3349:3349))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (1929:1929:1929))
        (PORT clk (3453:3453:3453) (3434:3434:3434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4112:4112:4112) (4263:4263:4263))
        (PORT d[1] (3783:3783:3783) (4019:4019:4019))
        (PORT d[2] (4050:4050:4050) (4261:4261:4261))
        (PORT d[3] (3291:3291:3291) (3415:3415:3415))
        (PORT d[4] (2755:2755:2755) (2852:2852:2852))
        (PORT d[5] (3073:3073:3073) (3229:3229:3229))
        (PORT d[6] (2859:2859:2859) (2923:2923:2923))
        (PORT d[7] (2972:2972:2972) (3106:3106:3106))
        (PORT d[8] (3201:3201:3201) (3295:3295:3295))
        (PORT d[9] (3243:3243:3243) (3339:3339:3339))
        (PORT d[10] (3311:3311:3311) (3438:3438:3438))
        (PORT d[11] (3721:3721:3721) (3853:3853:3853))
        (PORT d[12] (1983:1983:1983) (2085:2085:2085))
        (PORT clk (3449:3449:3449) (3430:3430:3430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2464:2464:2464))
        (PORT clk (3449:3449:3449) (3430:3430:3430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3434:3434:3434))
        (PORT d[0] (3059:3059:3059) (3020:3020:3020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3435:3435:3435))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3435:3435:3435))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3435:3435:3435))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3435:3435:3435))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5700:5700:5700) (5785:5785:5785))
        (PORT clk (3315:3315:3315) (3314:3314:3314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8486:8486:8486) (8918:8918:8918))
        (PORT d[1] (6303:6303:6303) (6757:6757:6757))
        (PORT d[2] (4609:4609:4609) (4938:4938:4938))
        (PORT d[3] (5596:5596:5596) (6019:6019:6019))
        (PORT d[4] (5045:5045:5045) (5402:5402:5402))
        (PORT d[5] (6652:6652:6652) (7094:7094:7094))
        (PORT d[6] (4747:4747:4747) (5091:5091:5091))
        (PORT d[7] (5730:5730:5730) (6127:6127:6127))
        (PORT d[8] (5513:5513:5513) (5838:5838:5838))
        (PORT d[9] (4272:4272:4272) (4594:4594:4594))
        (PORT d[10] (6014:6014:6014) (6378:6378:6378))
        (PORT d[11] (5790:5790:5790) (6223:6223:6223))
        (PORT d[12] (6168:6168:6168) (6613:6613:6613))
        (PORT clk (3310:3310:3310) (3310:3310:3310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2111:2111:2111))
        (PORT clk (3310:3310:3310) (3310:3310:3310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3314:3314:3314))
        (PORT d[0] (6367:6367:6367) (6348:6348:6348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3316:3316:3316) (3315:3315:3315))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3316:3316:3316) (3315:3315:3315))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3316:3316:3316) (3315:3315:3315))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3316:3316:3316) (3315:3315:3315))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2469:2469:2469))
        (PORT clk (3127:3127:3127) (3215:3215:3215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (2815:2815:2815))
        (PORT d[1] (1972:1972:1972) (1989:1989:1989))
        (PORT d[2] (3100:3100:3100) (3253:3253:3253))
        (PORT d[3] (3969:3969:3969) (4131:4131:4131))
        (PORT d[4] (2858:2858:2858) (2955:2955:2955))
        (PORT d[5] (2120:2120:2120) (2148:2148:2148))
        (PORT d[6] (2858:2858:2858) (2937:2937:2937))
        (PORT d[7] (3115:3115:3115) (3208:3208:3208))
        (PORT d[8] (2774:2774:2774) (2820:2820:2820))
        (PORT d[9] (2347:2347:2347) (2349:2349:2349))
        (PORT d[10] (2693:2693:2693) (2705:2705:2705))
        (PORT d[11] (2516:2516:2516) (2532:2532:2532))
        (PORT d[12] (2403:2403:2403) (2580:2580:2580))
        (PORT clk (3123:3123:3123) (3211:3211:3211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (1885:1885:1885))
        (PORT clk (3123:3123:3123) (3211:3211:3211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3127:3127:3127) (3215:3215:3215))
        (PORT d[0] (3224:3224:3224) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3216:3216:3216))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3216:3216:3216))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3216:3216:3216))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3216:3216:3216))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5101:5101:5101) (5141:5141:5141))
        (PORT clk (3299:3299:3299) (3284:3284:3284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4253:4253:4253) (4539:4539:4539))
        (PORT d[1] (6176:6176:6176) (6537:6537:6537))
        (PORT d[2] (4243:4243:4243) (4529:4529:4529))
        (PORT d[3] (5879:5879:5879) (6314:6314:6314))
        (PORT d[4] (4219:4219:4219) (4488:4488:4488))
        (PORT d[5] (4592:4592:4592) (4941:4941:4941))
        (PORT d[6] (6408:6408:6408) (6759:6759:6759))
        (PORT d[7] (4278:4278:4278) (4600:4600:4600))
        (PORT d[8] (8008:8008:8008) (8476:8476:8476))
        (PORT d[9] (4218:4218:4218) (4506:4506:4506))
        (PORT d[10] (5522:5522:5522) (5937:5937:5937))
        (PORT d[11] (4605:4605:4605) (4918:4918:4918))
        (PORT d[12] (4563:4563:4563) (4876:4876:4876))
        (PORT clk (3294:3294:3294) (3280:3280:3280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2107:2107:2107))
        (PORT clk (3294:3294:3294) (3280:3280:3280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3299:3299:3299) (3284:3284:3284))
        (PORT d[0] (3841:3841:3841) (3647:3647:3647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3300:3300:3300) (3285:3285:3285))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3300:3300:3300) (3285:3285:3285))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3300:3300:3300) (3285:3285:3285))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3300:3300:3300) (3285:3285:3285))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2584:2584:2584))
        (PORT clk (3406:3406:3406) (3419:3419:3419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4060:4060:4060) (4197:4197:4197))
        (PORT d[1] (3501:3501:3501) (3747:3747:3747))
        (PORT d[2] (4057:4057:4057) (4255:4255:4255))
        (PORT d[3] (2951:2951:2951) (3080:3080:3080))
        (PORT d[4] (2484:2484:2484) (2579:2579:2579))
        (PORT d[5] (3033:3033:3033) (3186:3186:3186))
        (PORT d[6] (4127:4127:4127) (4308:4308:4308))
        (PORT d[7] (4082:4082:4082) (4242:4242:4242))
        (PORT d[8] (3328:3328:3328) (3432:3432:3432))
        (PORT d[9] (2936:2936:2936) (3033:3033:3033))
        (PORT d[10] (3580:3580:3580) (3684:3684:3684))
        (PORT d[11] (3727:3727:3727) (3830:3830:3830))
        (PORT d[12] (2462:2462:2462) (2652:2652:2652))
        (PORT clk (3402:3402:3402) (3415:3415:3415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2337:2337:2337))
        (PORT clk (3402:3402:3402) (3415:3415:3415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3406:3406:3406) (3419:3419:3419))
        (PORT d[0] (3376:3376:3376) (3377:3377:3377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3407:3407:3407) (3420:3420:3420))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3407:3407:3407) (3420:3420:3420))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3407:3407:3407) (3420:3420:3420))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3407:3407:3407) (3420:3420:3420))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4981:4981:4981) (5060:5060:5060))
        (PORT clk (3226:3226:3226) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5092:5092:5092) (5463:5463:5463))
        (PORT d[1] (6606:6606:6606) (7055:7055:7055))
        (PORT d[2] (4990:4990:4990) (5323:5323:5323))
        (PORT d[3] (6577:6577:6577) (6973:6973:6973))
        (PORT d[4] (5071:5071:5071) (5445:5445:5445))
        (PORT d[5] (7349:7349:7349) (7784:7784:7784))
        (PORT d[6] (4376:4376:4376) (4725:4725:4725))
        (PORT d[7] (5002:5002:5002) (5365:5365:5365))
        (PORT d[8] (5894:5894:5894) (6212:6212:6212))
        (PORT d[9] (4260:4260:4260) (4587:4587:4587))
        (PORT d[10] (4895:4895:4895) (5263:5263:5263))
        (PORT d[11] (5860:5860:5860) (6300:6300:6300))
        (PORT d[12] (6554:6554:6554) (7002:7002:7002))
        (PORT clk (3221:3221:3221) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2228:2228:2228))
        (PORT clk (3221:3221:3221) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3226:3226:3226) (3225:3225:3225))
        (PORT d[0] (3720:3720:3720) (3593:3593:3593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3227:3227:3227) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3227:3227:3227) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3227:3227:3227) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3227:3227:3227) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1779:1779:1779) (1879:1879:1879))
        (PORT datab (1826:1826:1826) (1871:1871:1871))
        (PORT datac (1642:1642:1642) (1682:1682:1682))
        (PORT datad (1992:1992:1992) (1997:1997:1997))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1780:1780:1780) (1880:1880:1880))
        (PORT datab (2203:2203:2203) (2189:2189:2189))
        (PORT datac (1623:1623:1623) (1669:1669:1669))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1925:1925:1925) (1910:1910:1910))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3307:3307:3307) (3335:3335:3335))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1850:1850:1850) (1878:1878:1878))
        (PORT sload (4514:4514:4514) (4640:4640:4640))
        (PORT ena (2700:2700:2700) (2770:2770:2770))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[5\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2519:2519:2519) (2541:2541:2541))
        (PORT datab (1370:1370:1370) (1364:1364:1364))
        (PORT datac (1615:1615:1615) (1629:1629:1629))
        (PORT datad (2006:2006:2006) (2022:2022:2022))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1403:1403:1403))
        (PORT datab (1650:1650:1650) (1665:1665:1665))
        (PORT datac (756:756:756) (763:763:763))
        (PORT datad (776:776:776) (783:783:783))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[5\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (835:835:835))
        (PORT datab (1365:1365:1365) (1390:1390:1390))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[5\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1270:1270:1270) (1257:1257:1257))
        (PORT datab (1300:1300:1300) (1288:1288:1288))
        (PORT datac (950:950:950) (965:965:965))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[5\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2698:2698:2698) (2768:2768:2768))
        (PORT datab (1370:1370:1370) (1365:1365:1365))
        (PORT datac (602:602:602) (587:587:587))
        (PORT datad (396:396:396) (399:399:399))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (684:684:684) (685:685:685))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2168:2168:2168) (2196:2196:2196))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2447:2447:2447))
        (PORT clk (3442:3442:3442) (3472:3472:3472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3717:3717:3717))
        (PORT d[1] (3716:3716:3716) (3898:3898:3898))
        (PORT d[2] (2878:2878:2878) (3005:3005:3005))
        (PORT d[3] (2991:2991:2991) (3157:3157:3157))
        (PORT d[4] (3298:3298:3298) (3440:3440:3440))
        (PORT d[5] (3008:3008:3008) (3153:3153:3153))
        (PORT d[6] (3407:3407:3407) (3601:3601:3601))
        (PORT d[7] (3579:3579:3579) (3694:3694:3694))
        (PORT d[8] (3632:3632:3632) (3741:3741:3741))
        (PORT d[9] (2642:2642:2642) (2786:2786:2786))
        (PORT d[10] (4926:4926:4926) (5178:5178:5178))
        (PORT d[11] (4086:4086:4086) (4213:4213:4213))
        (PORT d[12] (2710:2710:2710) (2889:2889:2889))
        (PORT clk (3438:3438:3438) (3468:3468:3468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2390:2390:2390))
        (PORT clk (3438:3438:3438) (3468:3468:3468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3442:3442:3442) (3472:3472:3472))
        (PORT d[0] (3324:3324:3324) (3315:3315:3315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3443:3443:3443) (3473:3473:3473))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3443:3443:3443) (3473:3473:3473))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3443:3443:3443) (3473:3473:3473))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3443:3443:3443) (3473:3473:3473))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4084:4084:4084) (4082:4082:4082))
        (PORT clk (3314:3314:3314) (3297:3297:3297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5914:5914:5914) (6364:6364:6364))
        (PORT d[1] (6285:6285:6285) (6756:6756:6756))
        (PORT d[2] (6213:6213:6213) (6677:6677:6677))
        (PORT d[3] (6277:6277:6277) (6625:6625:6625))
        (PORT d[4] (5495:5495:5495) (5934:5934:5934))
        (PORT d[5] (6198:6198:6198) (6678:6678:6678))
        (PORT d[6] (5685:5685:5685) (6068:6068:6068))
        (PORT d[7] (6319:6319:6319) (6818:6818:6818))
        (PORT d[8] (6549:6549:6549) (7026:7026:7026))
        (PORT d[9] (6696:6696:6696) (7215:7215:7215))
        (PORT d[10] (6643:6643:6643) (7113:7113:7113))
        (PORT d[11] (6636:6636:6636) (7164:7164:7164))
        (PORT d[12] (6979:6979:6979) (7493:7493:7493))
        (PORT clk (3309:3309:3309) (3293:3293:3293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2214:2214:2214))
        (PORT clk (3309:3309:3309) (3293:3293:3293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3314:3314:3314) (3297:3297:3297))
        (PORT d[0] (4033:4033:4033) (3914:3914:3914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3298:3298:3298))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3298:3298:3298))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3298:3298:3298))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3298:3298:3298))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2478:2478:2478))
        (PORT clk (3317:3317:3317) (3375:3375:3375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3077:3077:3077) (3227:3227:3227))
        (PORT d[1] (2434:2434:2434) (2532:2532:2532))
        (PORT d[2] (2682:2682:2682) (2744:2744:2744))
        (PORT d[3] (3311:3311:3311) (3466:3466:3466))
        (PORT d[4] (4383:4383:4383) (4580:4580:4580))
        (PORT d[5] (2644:2644:2644) (2777:2777:2777))
        (PORT d[6] (4066:4066:4066) (4275:4275:4275))
        (PORT d[7] (3918:3918:3918) (4060:4060:4060))
        (PORT d[8] (2941:2941:2941) (3014:3014:3014))
        (PORT d[9] (2441:2441:2441) (2517:2517:2517))
        (PORT d[10] (4021:4021:4021) (4201:4201:4201))
        (PORT d[11] (2945:2945:2945) (2979:2979:2979))
        (PORT d[12] (2906:2906:2906) (2942:2942:2942))
        (PORT clk (3313:3313:3313) (3371:3371:3371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2522:2522:2522))
        (PORT clk (3313:3313:3313) (3371:3371:3371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3317:3317:3317) (3375:3375:3375))
        (PORT d[0] (3044:3044:3044) (3003:3003:3003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3318:3318:3318) (3376:3376:3376))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3318:3318:3318) (3376:3376:3376))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3318:3318:3318) (3376:3376:3376))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3318:3318:3318) (3376:3376:3376))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2025:2025:2025))
        (PORT clk (3221:3221:3221) (3236:3236:3236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5733:5733:5733) (6077:6077:6077))
        (PORT d[1] (5065:5065:5065) (5475:5475:5475))
        (PORT d[2] (6556:6556:6556) (7044:7044:7044))
        (PORT d[3] (6614:6614:6614) (7115:7115:7115))
        (PORT d[4] (6382:6382:6382) (6918:6918:6918))
        (PORT d[5] (5069:5069:5069) (5463:5463:5463))
        (PORT d[6] (5640:5640:5640) (6021:6021:6021))
        (PORT d[7] (6284:6284:6284) (6806:6806:6806))
        (PORT d[8] (6701:6701:6701) (7211:7211:7211))
        (PORT d[9] (6670:6670:6670) (7189:7189:7189))
        (PORT d[10] (6167:6167:6167) (6623:6623:6623))
        (PORT d[11] (7042:7042:7042) (7596:7596:7596))
        (PORT d[12] (5615:5615:5615) (5982:5982:5982))
        (PORT clk (3216:3216:3216) (3232:3232:3232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2226:2226:2226))
        (PORT clk (3216:3216:3216) (3232:3232:3232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3221:3221:3221) (3236:3236:3236))
        (PORT d[0] (3896:3896:3896) (3966:3966:3966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3222:3222:3222) (3237:3237:3237))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3222:3222:3222) (3237:3237:3237))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3222:3222:3222) (3237:3237:3237))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3222:3222:3222) (3237:3237:3237))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (1971:1971:1971))
        (PORT clk (2973:2973:2973) (3114:3114:3114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1571:1571:1571))
        (PORT d[1] (2553:2553:2553) (2650:2650:2650))
        (PORT d[2] (2930:2930:2930) (2961:2961:2961))
        (PORT d[3] (1498:1498:1498) (1547:1547:1547))
        (PORT d[4] (1897:1897:1897) (1900:1900:1900))
        (PORT d[5] (2429:2429:2429) (2472:2472:2472))
        (PORT d[6] (2562:2562:2562) (2578:2578:2578))
        (PORT d[7] (2231:2231:2231) (2265:2265:2265))
        (PORT d[8] (1501:1501:1501) (1543:1543:1543))
        (PORT d[9] (1788:1788:1788) (1842:1842:1842))
        (PORT d[10] (1977:1977:1977) (1949:1949:1949))
        (PORT d[11] (1845:1845:1845) (1874:1874:1874))
        (PORT d[12] (1817:1817:1817) (1851:1851:1851))
        (PORT clk (2969:2969:2969) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1703:1703:1703))
        (PORT clk (2969:2969:2969) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3114:3114:3114))
        (PORT d[0] (2070:2070:2070) (2020:2020:2020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3115:3115:3115))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3115:3115:3115))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3115:3115:3115))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2974:2974:2974) (3115:3115:3115))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4379:4379:4379) (4394:4394:4394))
        (PORT clk (3152:3152:3152) (3263:3263:3263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5017:5017:5017) (5343:5343:5343))
        (PORT d[1] (4666:4666:4666) (5036:5036:5036))
        (PORT d[2] (4591:4591:4591) (4904:4904:4904))
        (PORT d[3] (8141:8141:8141) (8645:8645:8645))
        (PORT d[4] (7814:7814:7814) (8355:8355:8355))
        (PORT d[5] (5015:5015:5015) (5404:5404:5404))
        (PORT d[6] (4925:4925:4925) (5280:5280:5280))
        (PORT d[7] (8492:8492:8492) (8992:8992:8992))
        (PORT d[8] (6578:6578:6578) (7049:7049:7049))
        (PORT d[9] (7044:7044:7044) (7568:7568:7568))
        (PORT d[10] (7355:7355:7355) (7832:7832:7832))
        (PORT d[11] (4637:4637:4637) (4990:4990:4990))
        (PORT d[12] (4928:4928:4928) (5275:5275:5275))
        (PORT clk (3147:3147:3147) (3259:3259:3259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2072:2072:2072))
        (PORT clk (3147:3147:3147) (3259:3259:3259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3263:3263:3263))
        (PORT d[0] (2785:2785:2785) (2688:2688:2688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3153:3153:3153) (3264:3264:3264))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3153:3153:3153) (3264:3264:3264))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3153:3153:3153) (3264:3264:3264))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3153:3153:3153) (3264:3264:3264))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2290:2290:2290))
        (PORT clk (3363:3363:3363) (3380:3380:3380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3438:3438:3438) (3587:3587:3587))
        (PORT d[1] (3092:3092:3092) (3173:3173:3173))
        (PORT d[2] (2432:2432:2432) (2494:2494:2494))
        (PORT d[3] (2974:2974:2974) (3135:3135:3135))
        (PORT d[4] (3931:3931:3931) (4172:4172:4172))
        (PORT d[5] (2545:2545:2545) (2674:2674:2674))
        (PORT d[6] (4180:4180:4180) (4404:4404:4404))
        (PORT d[7] (3926:3926:3926) (4069:4069:4069))
        (PORT d[8] (2905:2905:2905) (2975:2975:2975))
        (PORT d[9] (2458:2458:2458) (2535:2535:2535))
        (PORT d[10] (3994:3994:3994) (4169:4169:4169))
        (PORT d[11] (2936:2936:2936) (2959:2959:2959))
        (PORT d[12] (2889:2889:2889) (2924:2924:2924))
        (PORT clk (3359:3359:3359) (3376:3376:3376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2099:2099:2099))
        (PORT clk (3359:3359:3359) (3376:3376:3376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3363:3363:3363) (3380:3380:3380))
        (PORT d[0] (3048:3048:3048) (2960:2960:2960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3381:3381:3381))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3381:3381:3381))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3381:3381:3381))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3381:3381:3381))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2196:2196:2196) (2084:2084:2084))
        (PORT clk (3290:3290:3290) (3372:3372:3372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5418:5418:5418) (5774:5774:5774))
        (PORT d[1] (5085:5085:5085) (5496:5496:5496))
        (PORT d[2] (6278:6278:6278) (6783:6783:6783))
        (PORT d[3] (6649:6649:6649) (7152:7152:7152))
        (PORT d[4] (6383:6383:6383) (6924:6924:6924))
        (PORT d[5] (5085:5085:5085) (5481:5481:5481))
        (PORT d[6] (5649:5649:5649) (6031:6031:6031))
        (PORT d[7] (6990:6990:6990) (7504:7504:7504))
        (PORT d[8] (6710:6710:6710) (7221:7221:7221))
        (PORT d[9] (6350:6350:6350) (6876:6876:6876))
        (PORT d[10] (6299:6299:6299) (6786:6786:6786))
        (PORT d[11] (6681:6681:6681) (7245:7245:7245))
        (PORT d[12] (5698:5698:5698) (6079:6079:6079))
        (PORT clk (3285:3285:3285) (3368:3368:3368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2498:2498:2498))
        (PORT clk (3285:3285:3285) (3368:3368:3368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3290:3290:3290) (3372:3372:3372))
        (PORT d[0] (5384:5384:5384) (5278:5278:5278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3291:3291:3291) (3373:3373:3373))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3291:3291:3291) (3373:3373:3373))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3291:3291:3291) (3373:3373:3373))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3291:3291:3291) (3373:3373:3373))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1350:1350:1350))
        (PORT datab (1158:1158:1158) (1205:1205:1205))
        (PORT datac (1098:1098:1098) (1094:1094:1094))
        (PORT datad (1610:1610:1610) (1602:1602:1602))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1864:1864:1864) (1910:1910:1910))
        (PORT datab (1155:1155:1155) (1201:1201:1201))
        (PORT datac (1832:1832:1832) (1860:1860:1860))
        (PORT datad (208:208:208) (231:231:231))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (1990:1990:1990))
        (PORT clk (3308:3308:3308) (3338:3338:3338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2367:2367:2367))
        (PORT d[1] (3814:3814:3814) (3892:3892:3892))
        (PORT d[2] (2597:2597:2597) (2652:2652:2652))
        (PORT d[3] (1870:1870:1870) (1909:1909:1909))
        (PORT d[4] (3874:3874:3874) (4028:4028:4028))
        (PORT d[5] (3626:3626:3626) (3737:3737:3737))
        (PORT d[6] (2172:2172:2172) (2199:2199:2199))
        (PORT d[7] (2483:2483:2483) (2504:2504:2504))
        (PORT d[8] (3249:3249:3249) (3309:3309:3309))
        (PORT d[9] (2518:2518:2518) (2567:2567:2567))
        (PORT d[10] (2593:2593:2593) (2560:2560:2560))
        (PORT d[11] (2264:2264:2264) (2283:2283:2283))
        (PORT d[12] (2198:2198:2198) (2244:2244:2244))
        (PORT clk (3304:3304:3304) (3334:3334:3334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2227:2227:2227))
        (PORT clk (3304:3304:3304) (3334:3334:3334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3308:3308:3308) (3338:3338:3338))
        (PORT d[0] (2389:2389:2389) (2349:2349:2349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3309:3309:3309) (3339:3339:3339))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3309:3309:3309) (3339:3339:3339))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3309:3309:3309) (3339:3339:3339))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3309:3309:3309) (3339:3339:3339))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5065:5065:5065) (5072:5072:5072))
        (PORT clk (3289:3289:3289) (3367:3367:3367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5021:5021:5021) (5349:5349:5349))
        (PORT d[1] (5087:5087:5087) (5499:5499:5499))
        (PORT d[2] (7652:7652:7652) (8144:8144:8144))
        (PORT d[3] (7401:7401:7401) (7902:7902:7902))
        (PORT d[4] (7109:7109:7109) (7652:7652:7652))
        (PORT d[5] (5009:5009:5009) (5399:5399:5399))
        (PORT d[6] (5658:5658:5658) (6010:6010:6010))
        (PORT d[7] (7744:7744:7744) (8256:8256:8256))
        (PORT d[8] (7765:7765:7765) (8262:8262:8262))
        (PORT d[9] (7023:7023:7023) (7543:7543:7543))
        (PORT d[10] (7012:7012:7012) (7491:7491:7491))
        (PORT d[11] (7377:7377:7377) (7935:7935:7935))
        (PORT d[12] (6375:6375:6375) (6743:6743:6743))
        (PORT clk (3284:3284:3284) (3363:3363:3363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2125:2125:2125))
        (PORT clk (3284:3284:3284) (3363:3363:3363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3289:3289:3289) (3367:3367:3367))
        (PORT d[0] (4469:4469:4469) (4255:4255:4255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3290:3290:3290) (3368:3368:3368))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3290:3290:3290) (3368:3368:3368))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3290:3290:3290) (3368:3368:3368))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3290:3290:3290) (3368:3368:3368))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2319:2319:2319))
        (PORT clk (3414:3414:3414) (3446:3446:3446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2818:2818:2818))
        (PORT d[1] (4171:4171:4171) (4436:4436:4436))
        (PORT d[2] (3115:3115:3115) (3269:3269:3269))
        (PORT d[3] (4325:4325:4325) (4489:4489:4489))
        (PORT d[4] (2395:2395:2395) (2482:2482:2482))
        (PORT d[5] (2832:2832:2832) (2857:2857:2857))
        (PORT d[6] (4197:4197:4197) (4416:4416:4416))
        (PORT d[7] (4182:4182:4182) (4294:4294:4294))
        (PORT d[8] (3791:3791:3791) (3988:3988:3988))
        (PORT d[9] (2393:2393:2393) (2423:2423:2423))
        (PORT d[10] (2640:2640:2640) (2655:2655:2655))
        (PORT d[11] (2351:2351:2351) (2383:2383:2383))
        (PORT d[12] (3434:3434:3434) (3592:3592:3592))
        (PORT clk (3410:3410:3410) (3442:3442:3442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2112:2112:2112))
        (PORT clk (3410:3410:3410) (3442:3442:3442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3414:3414:3414) (3446:3446:3446))
        (PORT d[0] (2542:2542:2542) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3415:3415:3415) (3447:3447:3447))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3415:3415:3415) (3447:3447:3447))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3415:3415:3415) (3447:3447:3447))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3415:3415:3415) (3447:3447:3447))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4084:4084:4084) (4146:4146:4146))
        (PORT clk (3223:3223:3223) (3232:3232:3232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3926:3926:3926) (4170:4170:4170))
        (PORT d[1] (4230:4230:4230) (4484:4484:4484))
        (PORT d[2] (4630:4630:4630) (4920:4920:4920))
        (PORT d[3] (4181:4181:4181) (4426:4426:4426))
        (PORT d[4] (4916:4916:4916) (5182:5182:5182))
        (PORT d[5] (4224:4224:4224) (4544:4544:4544))
        (PORT d[6] (4829:4829:4829) (5109:5109:5109))
        (PORT d[7] (4583:4583:4583) (4900:4900:4900))
        (PORT d[8] (4959:4959:4959) (5246:5246:5246))
        (PORT d[9] (3894:3894:3894) (4159:4159:4159))
        (PORT d[10] (6221:6221:6221) (6633:6633:6633))
        (PORT d[11] (4200:4200:4200) (4477:4477:4477))
        (PORT d[12] (4382:4382:4382) (4643:4643:4643))
        (PORT clk (3218:3218:3218) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2398:2398:2398) (2371:2371:2371))
        (PORT clk (3218:3218:3218) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3223:3223:3223) (3232:3232:3232))
        (PORT d[0] (4107:4107:4107) (4027:4027:4027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3224:3224:3224) (3233:3233:3233))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3224:3224:3224) (3233:3233:3233))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3224:3224:3224) (3233:3233:3233))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3224:3224:3224) (3233:3233:3233))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2441:2441:2441) (2537:2537:2537))
        (PORT clk (3361:3361:3361) (3416:3416:3416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2495:2495:2495))
        (PORT d[1] (2999:2999:2999) (3142:3142:3142))
        (PORT d[2] (3278:3278:3278) (3424:3424:3424))
        (PORT d[3] (2605:2605:2605) (2705:2705:2705))
        (PORT d[4] (2848:2848:2848) (2995:2995:2995))
        (PORT d[5] (2679:2679:2679) (2830:2830:2830))
        (PORT d[6] (3398:3398:3398) (3553:3553:3553))
        (PORT d[7] (3248:3248:3248) (3361:3361:3361))
        (PORT d[8] (3595:3595:3595) (3675:3675:3675))
        (PORT d[9] (2540:2540:2540) (2649:2649:2649))
        (PORT d[10] (4573:4573:4573) (4813:4813:4813))
        (PORT d[11] (3639:3639:3639) (3733:3733:3733))
        (PORT d[12] (2087:2087:2087) (2233:2233:2233))
        (PORT clk (3357:3357:3357) (3412:3412:3412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2462:2462:2462))
        (PORT clk (3357:3357:3357) (3412:3412:3412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3361:3361:3361) (3416:3416:3416))
        (PORT d[0] (3115:3115:3115) (3127:3127:3127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3417:3417:3417))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3417:3417:3417))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3417:3417:3417))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3417:3417:3417))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3360:3360:3360) (3361:3361:3361))
        (PORT clk (3336:3336:3336) (3291:3291:3291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6679:6679:6679) (7133:7133:7133))
        (PORT d[1] (6555:6555:6555) (7025:7025:7025))
        (PORT d[2] (7261:7261:7261) (7712:7712:7712))
        (PORT d[3] (7322:7322:7322) (7659:7659:7659))
        (PORT d[4] (6212:6212:6212) (6649:6649:6649))
        (PORT d[5] (7256:7256:7256) (7731:7731:7731))
        (PORT d[6] (6442:6442:6442) (6825:6825:6825))
        (PORT d[7] (7218:7218:7218) (7689:7689:7689))
        (PORT d[8] (7259:7259:7259) (7734:7734:7734))
        (PORT d[9] (6341:6341:6341) (6834:6834:6834))
        (PORT d[10] (7727:7727:7727) (8195:8195:8195))
        (PORT d[11] (6253:6253:6253) (6737:6737:6737))
        (PORT d[12] (7753:7753:7753) (8269:8269:8269))
        (PORT clk (3331:3331:3331) (3287:3287:3287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2332:2332:2332))
        (PORT clk (3331:3331:3331) (3287:3287:3287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3336:3336:3336) (3291:3291:3291))
        (PORT d[0] (6346:6346:6346) (6109:6109:6109))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3292:3292:3292))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3292:3292:3292))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3292:3292:3292))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3292:3292:3292))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2814:2814:2814))
        (PORT clk (3299:3299:3299) (3363:3363:3363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3897:3897:3897) (4075:4075:4075))
        (PORT d[1] (3293:3293:3293) (3427:3427:3427))
        (PORT d[2] (3267:3267:3267) (3419:3419:3419))
        (PORT d[3] (2934:2934:2934) (3048:3048:3048))
        (PORT d[4] (2855:2855:2855) (3003:3003:3003))
        (PORT d[5] (2661:2661:2661) (2788:2788:2788))
        (PORT d[6] (3732:3732:3732) (3880:3880:3880))
        (PORT d[7] (3317:3317:3317) (3473:3473:3473))
        (PORT d[8] (3595:3595:3595) (3680:3680:3680))
        (PORT d[9] (2264:2264:2264) (2381:2381:2381))
        (PORT d[10] (4617:4617:4617) (4904:4904:4904))
        (PORT d[11] (3345:3345:3345) (3446:3446:3446))
        (PORT d[12] (2000:2000:2000) (2145:2145:2145))
        (PORT clk (3295:3295:3295) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2134:2134:2134) (2098:2098:2098))
        (PORT clk (3295:3295:3295) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3299:3299:3299) (3363:3363:3363))
        (PORT d[0] (2856:2856:2856) (2869:2869:2869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3300:3300:3300) (3364:3364:3364))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3300:3300:3300) (3364:3364:3364))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3300:3300:3300) (3364:3364:3364))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3300:3300:3300) (3364:3364:3364))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3351:3351:3351) (3350:3350:3350))
        (PORT clk (3317:3317:3317) (3304:3304:3304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7039:7039:7039) (7494:7494:7494))
        (PORT d[1] (5554:5554:5554) (5996:5996:5996))
        (PORT d[2] (5297:5297:5297) (5648:5648:5648))
        (PORT d[3] (7340:7340:7340) (7682:7682:7682))
        (PORT d[4] (6564:6564:6564) (6998:6998:6998))
        (PORT d[5] (5844:5844:5844) (6281:6281:6281))
        (PORT d[6] (6769:6769:6769) (7148:7148:7148))
        (PORT d[7] (5385:5385:5385) (5776:5776:5776))
        (PORT d[8] (7606:7606:7606) (8080:8080:8080))
        (PORT d[9] (6716:6716:6716) (7212:7212:7212))
        (PORT d[10] (8068:8068:8068) (8536:8536:8536))
        (PORT d[11] (6617:6617:6617) (7103:7103:7103))
        (PORT d[12] (6216:6216:6216) (6658:6658:6658))
        (PORT clk (3312:3312:3312) (3300:3300:3300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2045:2045:2045))
        (PORT clk (3312:3312:3312) (3300:3300:3300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3317:3317:3317) (3304:3304:3304))
        (PORT d[0] (3107:3107:3107) (2969:2969:2969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3318:3318:3318) (3305:3305:3305))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3318:3318:3318) (3305:3305:3305))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3318:3318:3318) (3305:3305:3305))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3318:3318:3318) (3305:3305:3305))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1777:1777:1777) (1876:1876:1876))
        (PORT datab (2929:2929:2929) (3007:3007:3007))
        (PORT datac (1013:1013:1013) (990:990:990))
        (PORT datad (724:724:724) (710:710:710))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1712:1712:1712) (1720:1720:1720))
        (PORT datab (1302:1302:1302) (1336:1336:1336))
        (PORT datac (2074:2074:2074) (2065:2065:2065))
        (PORT datad (1383:1383:1383) (1407:1407:1407))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (899:899:899))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3284:3284:3284) (3238:3238:3238))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1426:1426:1426) (1427:1427:1427))
        (PORT sload (2993:2993:2993) (3022:3022:3022))
        (PORT ena (2308:2308:2308) (2367:2367:2367))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[3\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1130:1130:1130))
        (PORT datab (428:428:428) (445:445:445))
        (PORT datac (2047:2047:2047) (2118:2118:2118))
        (PORT datad (618:618:618) (606:606:606))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[3\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1124:1124:1124))
        (PORT datab (2081:2081:2081) (2151:2151:2151))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (718:718:718) (721:721:721))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[3\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2254:2254:2254) (2204:2204:2204))
        (PORT datab (1565:1565:1565) (1585:1585:1585))
        (PORT datac (1381:1381:1381) (1413:1413:1413))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[3\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1715:1715:1715) (1739:1739:1739))
        (PORT datab (1018:1018:1018) (993:993:993))
        (PORT datac (682:682:682) (680:680:680))
        (PORT datad (371:371:371) (376:376:376))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3009:3009:3009))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3455:3455:3455) (3454:3454:3454))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (2818:2818:2818))
        (PORT clk (3455:3455:3455) (3439:3439:3439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4063:4063:4063) (4187:4187:4187))
        (PORT d[1] (3750:3750:3750) (3984:3984:3984))
        (PORT d[2] (4190:4190:4190) (4461:4461:4461))
        (PORT d[3] (3195:3195:3195) (3345:3345:3345))
        (PORT d[4] (2859:2859:2859) (2969:2969:2969))
        (PORT d[5] (3359:3359:3359) (3548:3548:3548))
        (PORT d[6] (3797:3797:3797) (3982:3982:3982))
        (PORT d[7] (3383:3383:3383) (3552:3552:3552))
        (PORT d[8] (2963:2963:2963) (3112:3112:3112))
        (PORT d[9] (2466:2466:2466) (2554:2554:2554))
        (PORT d[10] (3598:3598:3598) (3717:3717:3717))
        (PORT d[11] (3723:3723:3723) (3820:3820:3820))
        (PORT d[12] (2748:2748:2748) (2938:2938:2938))
        (PORT clk (3451:3451:3451) (3435:3435:3435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2554:2554:2554))
        (PORT clk (3451:3451:3451) (3435:3435:3435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3455:3455:3455) (3439:3439:3439))
        (PORT d[0] (3504:3504:3504) (3546:3546:3546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3456:3456:3456) (3440:3440:3440))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3456:3456:3456) (3440:3440:3440))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3456:3456:3456) (3440:3440:3440))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3456:3456:3456) (3440:3440:3440))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4167:4167:4167) (4246:4246:4246))
        (PORT clk (3341:3341:3341) (3331:3331:3331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5111:5111:5111) (5484:5484:5484))
        (PORT d[1] (7305:7305:7305) (7758:7758:7758))
        (PORT d[2] (4525:4525:4525) (4843:4843:4843))
        (PORT d[3] (7307:7307:7307) (7705:7705:7705))
        (PORT d[4] (5782:5782:5782) (6152:6152:6152))
        (PORT d[5] (5032:5032:5032) (5392:5392:5392))
        (PORT d[6] (4328:4328:4328) (4673:4673:4673))
        (PORT d[7] (4939:4939:4939) (5295:5295:5295))
        (PORT d[8] (4610:4610:4610) (4930:4930:4930))
        (PORT d[9] (4300:4300:4300) (4631:4631:4631))
        (PORT d[10] (4828:4828:4828) (5130:5130:5130))
        (PORT d[11] (6532:6532:6532) (6969:6969:6969))
        (PORT d[12] (7304:7304:7304) (7749:7749:7749))
        (PORT clk (3336:3336:3336) (3327:3327:3327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2486:2486:2486))
        (PORT clk (3336:3336:3336) (3327:3327:3327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3341:3341:3341) (3331:3331:3331))
        (PORT d[0] (3868:3868:3868) (3905:3905:3905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3342:3342:3342) (3332:3332:3332))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3342:3342:3342) (3332:3332:3332))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3342:3342:3342) (3332:3332:3332))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3342:3342:3342) (3332:3332:3332))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2919:2919:2919))
        (PORT clk (3465:3465:3465) (3484:3484:3484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3914:3914:3914) (4097:4097:4097))
        (PORT d[1] (3005:3005:3005) (3165:3165:3165))
        (PORT d[2] (2946:2946:2946) (3083:3083:3083))
        (PORT d[3] (3403:3403:3403) (3609:3609:3609))
        (PORT d[4] (4735:4735:4735) (4924:4924:4924))
        (PORT d[5] (2745:2745:2745) (2907:2907:2907))
        (PORT d[6] (3996:3996:3996) (4124:4124:4124))
        (PORT d[7] (3565:3565:3565) (3681:3681:3681))
        (PORT d[8] (3773:3773:3773) (4000:4000:4000))
        (PORT d[9] (3784:3784:3784) (3970:3970:3970))
        (PORT d[10] (4144:4144:4144) (4345:4345:4345))
        (PORT d[11] (3607:3607:3607) (3693:3693:3693))
        (PORT d[12] (3480:3480:3480) (3644:3644:3644))
        (PORT clk (3461:3461:3461) (3480:3480:3480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2545:2545:2545))
        (PORT clk (3461:3461:3461) (3480:3480:3480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3465:3465:3465) (3484:3484:3484))
        (PORT d[0] (3490:3490:3490) (3501:3501:3501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3466:3466:3466) (3485:3485:3485))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3466:3466:3466) (3485:3485:3485))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3466:3466:3466) (3485:3485:3485))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3466:3466:3466) (3485:3485:3485))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7250:7250:7250) (7326:7326:7326))
        (PORT clk (3226:3226:3226) (3222:3222:3222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6498:6498:6498) (6887:6887:6887))
        (PORT d[1] (6211:6211:6211) (6656:6656:6656))
        (PORT d[2] (5105:5105:5105) (5520:5520:5520))
        (PORT d[3] (6593:6593:6593) (6994:6994:6994))
        (PORT d[4] (5114:5114:5114) (5528:5528:5528))
        (PORT d[5] (5443:5443:5443) (5853:5853:5853))
        (PORT d[6] (5574:5574:5574) (6031:6031:6031))
        (PORT d[7] (5119:5119:5119) (5535:5535:5535))
        (PORT d[8] (6411:6411:6411) (6806:6806:6806))
        (PORT d[9] (6547:6547:6547) (6978:6978:6978))
        (PORT d[10] (7676:7676:7676) (8164:8164:8164))
        (PORT d[11] (5524:5524:5524) (5977:5977:5977))
        (PORT d[12] (5491:5491:5491) (5898:5898:5898))
        (PORT clk (3221:3221:3221) (3218:3218:3218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2372:2372:2372))
        (PORT clk (3221:3221:3221) (3218:3218:3218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3226:3226:3226) (3222:3222:3222))
        (PORT d[0] (3887:3887:3887) (3743:3743:3743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3227:3227:3227) (3223:3223:3223))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3227:3227:3227) (3223:3223:3223))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3227:3227:3227) (3223:3223:3223))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3227:3227:3227) (3223:3223:3223))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2596:2596:2596))
        (PORT clk (3391:3391:3391) (3417:3417:3417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3525:3525:3525) (3707:3707:3707))
        (PORT d[1] (3722:3722:3722) (3905:3905:3905))
        (PORT d[2] (2944:2944:2944) (3095:3095:3095))
        (PORT d[3] (3396:3396:3396) (3563:3563:3563))
        (PORT d[4] (4010:4010:4010) (4215:4215:4215))
        (PORT d[5] (2729:2729:2729) (2889:2889:2889))
        (PORT d[6] (3299:3299:3299) (3439:3439:3439))
        (PORT d[7] (2909:2909:2909) (3027:3027:3027))
        (PORT d[8] (4062:4062:4062) (4284:4284:4284))
        (PORT d[9] (3108:3108:3108) (3300:3300:3300))
        (PORT d[10] (4464:4464:4464) (4643:4643:4643))
        (PORT d[11] (3944:3944:3944) (4022:4022:4022))
        (PORT d[12] (2794:2794:2794) (2970:2970:2970))
        (PORT clk (3387:3387:3387) (3413:3413:3413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2600:2600:2600))
        (PORT clk (3387:3387:3387) (3413:3413:3413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3391:3391:3391) (3417:3417:3417))
        (PORT d[0] (3423:3423:3423) (3445:3445:3445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3392:3392:3392) (3418:3418:3418))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3392:3392:3392) (3418:3418:3418))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3392:3392:3392) (3418:3418:3418))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3392:3392:3392) (3418:3418:3418))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4019:4019:4019) (4050:4050:4050))
        (PORT clk (3314:3314:3314) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5821:5821:5821) (6220:6220:6220))
        (PORT d[1] (5858:5858:5858) (6309:6309:6309))
        (PORT d[2] (5427:5427:5427) (5868:5868:5868))
        (PORT d[3] (5818:5818:5818) (6214:6214:6214))
        (PORT d[4] (5197:5197:5197) (5623:5623:5623))
        (PORT d[5] (6349:6349:6349) (6882:6882:6882))
        (PORT d[6] (5565:5565:5565) (6019:6019:6019))
        (PORT d[7] (5489:5489:5489) (5940:5940:5940))
        (PORT d[8] (5634:5634:5634) (6021:6021:6021))
        (PORT d[9] (5840:5840:5840) (6272:6272:6272))
        (PORT d[10] (6937:6937:6937) (7426:7426:7426))
        (PORT d[11] (5582:5582:5582) (6041:6041:6041))
        (PORT d[12] (6268:6268:6268) (6788:6788:6788))
        (PORT clk (3309:3309:3309) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2479:2479:2479))
        (PORT clk (3309:3309:3309) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3314:3314:3314) (3276:3276:3276))
        (PORT d[0] (4737:4737:4737) (4660:4660:4660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3277:3277:3277))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3277:3277:3277))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3277:3277:3277))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3277:3277:3277))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1787:1787:1787) (1889:1889:1889))
        (PORT datab (2036:2036:2036) (2035:2035:2035))
        (PORT datac (1825:1825:1825) (1864:1864:1864))
        (PORT datad (1821:1821:1821) (1862:1862:1862))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2782:2782:2782))
        (PORT clk (3420:3420:3420) (3445:3445:3445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3332:3332:3332))
        (PORT d[1] (3733:3733:3733) (3915:3915:3915))
        (PORT d[2] (2932:2932:2932) (3083:3083:3083))
        (PORT d[3] (2880:2880:2880) (2978:2978:2978))
        (PORT d[4] (2934:2934:2934) (3093:3093:3093))
        (PORT d[5] (3324:3324:3324) (3444:3444:3444))
        (PORT d[6] (3374:3374:3374) (3521:3521:3521))
        (PORT d[7] (3975:3975:3975) (4098:4098:4098))
        (PORT d[8] (3642:3642:3642) (3752:3752:3752))
        (PORT d[9] (2664:2664:2664) (2811:2811:2811))
        (PORT d[10] (4544:4544:4544) (4792:4792:4792))
        (PORT d[11] (3982:3982:3982) (4104:4104:4104))
        (PORT d[12] (2096:2096:2096) (2247:2247:2247))
        (PORT clk (3416:3416:3416) (3441:3441:3441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2412:2412:2412))
        (PORT clk (3416:3416:3416) (3441:3441:3441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3420:3420:3420) (3445:3445:3445))
        (PORT d[0] (3312:3312:3312) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3421:3421:3421) (3446:3446:3446))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3421:3421:3421) (3446:3446:3446))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3421:3421:3421) (3446:3446:3446))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3421:3421:3421) (3446:3446:3446))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3757:3757:3757) (3755:3755:3755))
        (PORT clk (3379:3379:3379) (3331:3331:3331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5958:5958:5958) (6403:6403:6403))
        (PORT d[1] (6278:6278:6278) (6749:6749:6749))
        (PORT d[2] (6536:6536:6536) (6991:6991:6991))
        (PORT d[3] (6673:6673:6673) (7018:7018:7018))
        (PORT d[4] (5847:5847:5847) (6285:6285:6285))
        (PORT d[5] (6551:6551:6551) (7032:7032:7032))
        (PORT d[6] (5359:5359:5359) (5745:5745:5745))
        (PORT d[7] (6851:6851:6851) (7323:7323:7323))
        (PORT d[8] (6927:6927:6927) (7407:7407:7407))
        (PORT d[9] (5986:5986:5986) (6485:6485:6485))
        (PORT d[10] (7031:7031:7031) (7505:7505:7505))
        (PORT d[11] (7024:7024:7024) (7551:7551:7551))
        (PORT d[12] (6986:6986:6986) (7506:7506:7506))
        (PORT clk (3374:3374:3374) (3327:3327:3327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2230:2230:2230))
        (PORT clk (3374:3374:3374) (3327:3327:3327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3379:3379:3379) (3331:3331:3331))
        (PORT d[0] (4026:4026:4026) (3906:3906:3906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3332:3332:3332))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3332:3332:3332))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3332:3332:3332))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3332:3332:3332))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2415:2415:2415) (2405:2405:2405))
        (PORT datab (2042:2042:2042) (2042:2042:2042))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1556:1556:1556) (1537:1537:1537))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2562:2562:2562))
        (PORT clk (3452:3452:3452) (3448:3448:3448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3865:3865:3865) (4044:4044:4044))
        (PORT d[1] (2685:2685:2685) (2856:2856:2856))
        (PORT d[2] (2937:2937:2937) (3085:3085:3085))
        (PORT d[3] (3390:3390:3390) (3557:3557:3557))
        (PORT d[4] (3942:3942:3942) (4144:4144:4144))
        (PORT d[5] (2702:2702:2702) (2860:2860:2860))
        (PORT d[6] (3664:3664:3664) (3800:3800:3800))
        (PORT d[7] (3248:3248:3248) (3370:3370:3370))
        (PORT d[8] (3778:3778:3778) (4005:4005:4005))
        (PORT d[9] (3444:3444:3444) (3627:3627:3627))
        (PORT d[10] (3755:3755:3755) (3957:3957:3957))
        (PORT d[11] (3707:3707:3707) (3805:3805:3805))
        (PORT d[12] (2419:2419:2419) (2601:2601:2601))
        (PORT clk (3448:3448:3448) (3444:3444:3444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (2954:2954:2954))
        (PORT clk (3448:3448:3448) (3444:3444:3444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3452:3452:3452) (3448:3448:3448))
        (PORT d[0] (3509:3509:3509) (3551:3551:3551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3449:3449:3449))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3449:3449:3449))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3449:3449:3449))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3449:3449:3449))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4032:4032:4032) (4054:4054:4054))
        (PORT clk (3306:3306:3306) (3274:3274:3274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6130:6130:6130) (6527:6527:6527))
        (PORT d[1] (6190:6190:6190) (6635:6635:6635))
        (PORT d[2] (5813:5813:5813) (6201:6201:6201))
        (PORT d[3] (6239:6239:6239) (6644:6644:6644))
        (PORT d[4] (5140:5140:5140) (5557:5557:5557))
        (PORT d[5] (6736:6736:6736) (7269:7269:7269))
        (PORT d[6] (5509:5509:5509) (5974:5974:5974))
        (PORT d[7] (5168:5168:5168) (5590:5590:5590))
        (PORT d[8] (6023:6023:6023) (6420:6420:6420))
        (PORT d[9] (6199:6199:6199) (6633:6633:6633))
        (PORT d[10] (7319:7319:7319) (7807:7807:7807))
        (PORT d[11] (5516:5516:5516) (5975:5975:5975))
        (PORT d[12] (6608:6608:6608) (7117:7117:7117))
        (PORT clk (3301:3301:3301) (3270:3270:3270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2358:2358:2358))
        (PORT clk (3301:3301:3301) (3270:3270:3270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3306:3306:3306) (3274:3274:3274))
        (PORT d[0] (5826:5826:5826) (5657:5657:5657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3307:3307:3307) (3275:3275:3275))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3307:3307:3307) (3275:3275:3275))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3307:3307:3307) (3275:3275:3275))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3307:3307:3307) (3275:3275:3275))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2577:2577:2577))
        (PORT clk (3520:3520:3520) (3492:3492:3492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4326:4326:4326) (4572:4572:4572))
        (PORT d[1] (3893:3893:3893) (4173:4173:4173))
        (PORT d[2] (4002:4002:4002) (4211:4211:4211))
        (PORT d[3] (3851:3851:3851) (4104:4104:4104))
        (PORT d[4] (3258:3258:3258) (3404:3404:3404))
        (PORT d[5] (3157:3157:3157) (3307:3307:3307))
        (PORT d[6] (3370:3370:3370) (3524:3524:3524))
        (PORT d[7] (4010:4010:4010) (4203:4203:4203))
        (PORT d[8] (3372:3372:3372) (3532:3532:3532))
        (PORT d[9] (4012:4012:4012) (4135:4135:4135))
        (PORT d[10] (3616:3616:3616) (3721:3721:3721))
        (PORT d[11] (3687:3687:3687) (3817:3817:3817))
        (PORT d[12] (3454:3454:3454) (3632:3632:3632))
        (PORT clk (3516:3516:3516) (3488:3488:3488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2558:2558:2558))
        (PORT clk (3516:3516:3516) (3488:3488:3488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3520:3520:3520) (3492:3492:3492))
        (PORT d[0] (3172:3172:3172) (3201:3201:3201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3521:3521:3521) (3493:3493:3493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3521:3521:3521) (3493:3493:3493))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3521:3521:3521) (3493:3493:3493))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3521:3521:3521) (3493:3493:3493))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5454:5454:5454) (5548:5548:5548))
        (PORT clk (3336:3336:3336) (3290:3290:3290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7916:7916:7916) (8303:8303:8303))
        (PORT d[1] (5781:5781:5781) (6183:6183:6183))
        (PORT d[2] (4675:4675:4675) (5043:5043:5043))
        (PORT d[3] (5384:5384:5384) (5707:5707:5707))
        (PORT d[4] (4691:4691:4691) (5059:5059:5059))
        (PORT d[5] (4707:4707:4707) (5078:5078:5078))
        (PORT d[6] (5700:5700:5700) (6057:6057:6057))
        (PORT d[7] (4700:4700:4700) (5072:5072:5072))
        (PORT d[8] (8366:8366:8366) (8763:8763:8763))
        (PORT d[9] (5044:5044:5044) (5410:5410:5410))
        (PORT d[10] (5422:5422:5422) (5831:5831:5831))
        (PORT d[11] (5133:5133:5133) (5544:5544:5544))
        (PORT d[12] (5429:5429:5429) (5837:5837:5837))
        (PORT clk (3331:3331:3331) (3286:3286:3286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2477:2477:2477))
        (PORT clk (3331:3331:3331) (3286:3286:3286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3336:3336:3336) (3290:3290:3290))
        (PORT d[0] (4124:4124:4124) (4063:4063:4063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3291:3291:3291))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3291:3291:3291))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3291:3291:3291))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3291:3291:3291))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1776:1776:1776) (1875:1875:1875))
        (PORT datab (2043:2043:2043) (2044:2044:2044))
        (PORT datac (1853:1853:1853) (1900:1900:1900))
        (PORT datad (1864:1864:1864) (1932:1932:1932))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2570:2570:2570))
        (PORT clk (3405:3405:3405) (3433:3433:3433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3560:3560:3560) (3744:3744:3744))
        (PORT d[1] (3702:3702:3702) (3884:3884:3884))
        (PORT d[2] (2854:2854:2854) (2996:2996:2996))
        (PORT d[3] (3389:3389:3389) (3556:3556:3556))
        (PORT d[4] (3624:3624:3624) (3824:3824:3824))
        (PORT d[5] (2714:2714:2714) (2874:2874:2874))
        (PORT d[6] (3638:3638:3638) (3772:3772:3772))
        (PORT d[7] (2895:2895:2895) (3027:3027:3027))
        (PORT d[8] (4072:4072:4072) (4303:4303:4303))
        (PORT d[9] (3143:3143:3143) (3337:3337:3337))
        (PORT d[10] (4086:4086:4086) (4271:4271:4271))
        (PORT d[11] (3681:3681:3681) (3776:3776:3776))
        (PORT d[12] (3135:3135:3135) (3303:3303:3303))
        (PORT clk (3401:3401:3401) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2704:2704:2704))
        (PORT clk (3401:3401:3401) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3405:3405:3405) (3433:3433:3433))
        (PORT d[0] (3212:3212:3212) (3259:3259:3259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3406:3406:3406) (3434:3434:3434))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3406:3406:3406) (3434:3434:3434))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3406:3406:3406) (3434:3434:3434))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3406:3406:3406) (3434:3434:3434))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3730:3730:3730) (3769:3769:3769))
        (PORT clk (3363:3363:3363) (3319:3319:3319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6129:6129:6129) (6526:6526:6526))
        (PORT d[1] (5867:5867:5867) (6319:6319:6319))
        (PORT d[2] (5458:5458:5458) (5867:5867:5867))
        (PORT d[3] (6196:6196:6196) (6595:6595:6595))
        (PORT d[4] (5146:5146:5146) (5566:5566:5566))
        (PORT d[5] (6697:6697:6697) (7226:7226:7226))
        (PORT d[6] (5545:5545:5545) (5997:5997:5997))
        (PORT d[7] (5169:5169:5169) (5591:5591:5591))
        (PORT d[8] (5983:5983:5983) (6374:6374:6374))
        (PORT d[9] (6192:6192:6192) (6624:6624:6624))
        (PORT d[10] (7304:7304:7304) (7791:7791:7791))
        (PORT d[11] (5504:5504:5504) (5956:5956:5956))
        (PORT d[12] (6632:6632:6632) (7144:7144:7144))
        (PORT clk (3358:3358:3358) (3315:3315:3315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2439:2439:2439))
        (PORT clk (3358:3358:3358) (3315:3315:3315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3363:3363:3363) (3319:3319:3319))
        (PORT d[0] (4828:4828:4828) (4696:4696:4696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3320:3320:3320))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3320:3320:3320))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3320:3320:3320))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3320:3320:3320))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2567:2567:2567))
        (PORT clk (3522:3522:3522) (3510:3510:3510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3906:3906:3906) (4156:4156:4156))
        (PORT d[1] (3905:3905:3905) (4185:4185:4185))
        (PORT d[2] (4004:4004:4004) (4210:4210:4210))
        (PORT d[3] (3853:3853:3853) (4099:4099:4099))
        (PORT d[4] (2921:2921:2921) (3058:3058:3058))
        (PORT d[5] (3159:3159:3159) (3312:3312:3312))
        (PORT d[6] (3305:3305:3305) (3456:3456:3456))
        (PORT d[7] (4023:4023:4023) (4215:4215:4215))
        (PORT d[8] (3018:3018:3018) (3194:3194:3194))
        (PORT d[9] (3305:3305:3305) (3441:3441:3441))
        (PORT d[10] (3902:3902:3902) (4006:4006:4006))
        (PORT d[11] (3841:3841:3841) (3983:3983:3983))
        (PORT d[12] (2748:2748:2748) (2924:2924:2924))
        (PORT clk (3518:3518:3518) (3506:3506:3506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2697:2697:2697) (2746:2746:2746))
        (PORT clk (3518:3518:3518) (3506:3506:3506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3522:3522:3522) (3510:3510:3510))
        (PORT d[0] (3448:3448:3448) (3492:3492:3492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3523:3523:3523) (3511:3511:3511))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3523:3523:3523) (3511:3511:3511))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3523:3523:3523) (3511:3511:3511))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3523:3523:3523) (3511:3511:3511))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5073:5073:5073) (5166:5166:5166))
        (PORT clk (3438:3438:3438) (3391:3391:3391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5681:5681:5681) (6010:6010:6010))
        (PORT d[1] (6206:6206:6206) (6622:6622:6622))
        (PORT d[2] (6213:6213:6213) (6625:6625:6625))
        (PORT d[3] (4945:4945:4945) (5269:5269:5269))
        (PORT d[4] (4686:4686:4686) (5050:5050:5050))
        (PORT d[5] (4663:4663:4663) (5032:5032:5032))
        (PORT d[6] (6032:6032:6032) (6393:6393:6393))
        (PORT d[7] (4686:4686:4686) (5056:5056:5056))
        (PORT d[8] (5234:5234:5234) (5587:5587:5587))
        (PORT d[9] (5009:5009:5009) (5371:5371:5371))
        (PORT d[10] (5775:5775:5775) (6178:6178:6178))
        (PORT d[11] (4720:4720:4720) (5090:5090:5090))
        (PORT d[12] (5781:5781:5781) (6184:6184:6184))
        (PORT clk (3433:3433:3433) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2447:2447:2447))
        (PORT clk (3433:3433:3433) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3438:3438:3438) (3391:3391:3391))
        (PORT d[0] (4998:4998:4998) (4992:4992:4992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3439:3439:3439) (3392:3392:3392))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3439:3439:3439) (3392:3392:3392))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3439:3439:3439) (3392:3392:3392))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3439:3439:3439) (3392:3392:3392))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1787:1787:1787) (1889:1889:1889))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (2082:2082:2082) (2115:2115:2115))
        (PORT datad (1926:1926:1926) (1953:1953:1953))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[7\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1928:1928:1928) (1914:1914:1914))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3307:3307:3307) (3335:3335:3335))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2122:2122:2122) (2143:2143:2143))
        (PORT sload (4514:4514:4514) (4640:4640:4640))
        (PORT ena (2700:2700:2700) (2770:2770:2770))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2347:2347:2347))
        (PORT asdata (892:892:892) (938:938:938))
        (PORT ena (2014:2014:2014) (1998:1998:1998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2052:2052:2052))
        (PORT asdata (1434:1434:1434) (1434:1434:1434))
        (PORT ena (1976:1976:1976) (1900:1900:1900))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (692:692:692) (695:695:695))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1874:1874:1874))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1479:1479:1479) (1452:1452:1452))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1027:1027:1027) (1031:1031:1031))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2012:2012:2012))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1385:1385:1385) (1354:1354:1354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (829:829:829) (843:843:843))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2201:2201:2201))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2287:2287:2287) (2207:2207:2207))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[7\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (741:741:741))
        (PORT datab (339:339:339) (423:423:423))
        (PORT datac (304:304:304) (386:386:386))
        (PORT datad (663:663:663) (693:693:693))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (760:760:760))
        (PORT datab (1261:1261:1261) (1264:1264:1264))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (307:307:307) (382:382:382))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1939:1939:1939))
        (PORT asdata (1410:1410:1410) (1392:1392:1392))
        (PORT ena (1727:1727:1727) (1658:1658:1658))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1893:1893:1893))
        (PORT asdata (1412:1412:1412) (1394:1394:1394))
        (PORT ena (1751:1751:1751) (1713:1713:1713))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1797:1797:1797))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2884:2884:2884) (2796:2796:2796))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (804:804:804) (811:811:811))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (1995:1995:1995))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2254:2254:2254) (2178:2178:2178))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1453:1453:1453) (1441:1441:1441))
        (PORT datab (809:809:809) (870:870:870))
        (PORT datac (891:891:891) (958:958:958))
        (PORT datad (910:910:910) (974:974:974))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[7\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (787:787:787))
        (PORT datab (1164:1164:1164) (1206:1206:1206))
        (PORT datac (894:894:894) (961:961:961))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[7\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1063:1063:1063))
        (PORT datac (748:748:748) (749:749:749))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1177:1177:1177))
        (PORT datab (722:722:722) (760:760:760))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (634:634:634))
        (PORT datab (1001:1001:1001) (1052:1052:1052))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[7\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (986:986:986))
        (PORT datab (722:722:722) (760:760:760))
        (PORT datac (1370:1370:1370) (1358:1358:1358))
        (PORT datad (669:669:669) (649:649:649))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1733:1733:1733) (1714:1714:1714))
        (PORT datab (472:472:472) (541:541:541))
        (PORT datac (791:791:791) (841:841:841))
        (PORT datad (475:475:475) (537:537:537))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1192:1192:1192))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datac (1321:1321:1321) (1345:1345:1345))
        (PORT datad (715:715:715) (719:719:719))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (744:744:744))
        (PORT datab (315:315:315) (401:401:401))
        (PORT datac (792:792:792) (841:841:841))
        (PORT datad (475:475:475) (537:537:537))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (767:767:767))
        (PORT datab (1048:1048:1048) (1087:1087:1087))
        (PORT datac (791:791:791) (841:841:841))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1164:1164:1164))
        (PORT datab (1388:1388:1388) (1419:1419:1419))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (682:682:682) (688:688:688))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1164:1164:1164))
        (PORT datac (1086:1086:1086) (1115:1115:1115))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1482:1482:1482) (1533:1533:1533))
        (PORT datab (1128:1128:1128) (1180:1180:1180))
        (PORT datad (1153:1153:1153) (1118:1118:1118))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1035:1035:1035))
        (PORT datab (991:991:991) (977:977:977))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1532:1532:1532))
        (PORT datab (1746:1746:1746) (1694:1694:1694))
        (PORT datac (591:591:591) (573:573:573))
        (PORT datad (366:366:366) (367:367:367))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[7\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1389:1389:1389))
        (PORT datab (3186:3186:3186) (3398:3398:3398))
        (PORT datac (405:405:405) (412:412:412))
        (PORT datad (729:729:729) (726:726:726))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1833:1833:1833))
        (PORT asdata (633:633:633) (659:659:659))
        (PORT ena (1870:1870:1870) (1823:1823:1823))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1460:1460:1460))
        (PORT datab (1128:1128:1128) (1181:1181:1181))
        (PORT datad (220:220:220) (250:250:250))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1107:1107:1107))
        (PORT datab (253:253:253) (295:295:295))
        (PORT datac (1429:1429:1429) (1480:1480:1480))
        (PORT datad (1298:1298:1298) (1283:1283:1283))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2110:2110:2110))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1647:1647:1647) (1596:1596:1596))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (607:607:607))
        (PORT datab (463:463:463) (517:517:517))
        (PORT datac (306:306:306) (388:388:388))
        (PORT datad (670:670:670) (699:699:699))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (732:732:732))
        (PORT datab (1444:1444:1444) (1475:1475:1475))
        (PORT datac (1128:1128:1128) (1164:1164:1164))
        (PORT datad (966:966:966) (942:942:942))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (889:889:889))
        (PORT datab (912:912:912) (973:973:973))
        (PORT datac (1130:1130:1130) (1165:1165:1165))
        (PORT datad (845:845:845) (913:913:913))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (528:528:528))
        (PORT datab (1104:1104:1104) (1151:1151:1151))
        (PORT datad (704:704:704) (708:708:708))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1292:1292:1292) (1315:1315:1315))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1800:1800:1800) (1785:1785:1785))
        (PORT datac (463:463:463) (473:473:473))
        (PORT datad (1299:1299:1299) (1314:1314:1314))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (860:860:860) (906:906:906))
        (PORT clk (2759:2759:2759) (2807:2807:2807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (826:826:826) (864:864:864))
        (PORT d[1] (3259:3259:3259) (3362:3362:3362))
        (PORT d[2] (3675:3675:3675) (3705:3705:3705))
        (PORT d[3] (1507:1507:1507) (1556:1556:1556))
        (PORT d[4] (1420:1420:1420) (1446:1446:1446))
        (PORT d[5] (1373:1373:1373) (1392:1392:1392))
        (PORT d[6] (1445:1445:1445) (1461:1461:1461))
        (PORT d[7] (2470:2470:2470) (2505:2505:2505))
        (PORT d[8] (1971:1971:1971) (2014:2014:2014))
        (PORT d[9] (2051:2051:2051) (2060:2060:2060))
        (PORT d[10] (2681:2681:2681) (2648:2648:2648))
        (PORT d[11] (1244:1244:1244) (1276:1276:1276))
        (PORT d[12] (1809:1809:1809) (1843:1843:1843))
        (PORT clk (2755:2755:2755) (2803:2803:2803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1668:1668:1668) (1560:1560:1560))
        (PORT clk (2755:2755:2755) (2803:2803:2803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2759:2759:2759) (2807:2807:2807))
        (PORT d[0] (1716:1716:1716) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2760:2760:2760) (2808:2808:2808))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3984:3984:3984) (3994:3994:3994))
        (PORT clk (3095:3095:3095) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5736:5736:5736) (6060:6060:6060))
        (PORT d[1] (5031:5031:5031) (5392:5392:5392))
        (PORT d[2] (4995:4995:4995) (5282:5282:5282))
        (PORT d[3] (8527:8527:8527) (9035:9035:9035))
        (PORT d[4] (8197:8197:8197) (8739:8739:8739))
        (PORT d[5] (5714:5714:5714) (6101:6101:6101))
        (PORT d[6] (5684:5684:5684) (6034:6034:6034))
        (PORT d[7] (9125:9125:9125) (9619:9619:9619))
        (PORT d[8] (7272:7272:7272) (7736:7736:7736))
        (PORT d[9] (7383:7383:7383) (7910:7910:7910))
        (PORT d[10] (7995:7995:7995) (8454:8454:8454))
        (PORT d[11] (4897:4897:4897) (5240:5240:5240))
        (PORT d[12] (5708:5708:5708) (6057:6057:6057))
        (PORT clk (3090:3090:3090) (3217:3217:3217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2031:2031:2031))
        (PORT clk (3090:3090:3090) (3217:3217:3217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3095:3095:3095) (3221:3221:3221))
        (PORT d[0] (2389:2389:2389) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3096:3096:3096) (3222:3222:3222))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3096:3096:3096) (3222:3222:3222))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3096:3096:3096) (3222:3222:3222))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3096:3096:3096) (3222:3222:3222))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2512:2512:2512) (2558:2558:2558))
        (PORT clk (3374:3374:3374) (3419:3419:3419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3802:3802:3802) (3949:3949:3949))
        (PORT d[1] (3808:3808:3808) (3885:3885:3885))
        (PORT d[2] (3329:3329:3329) (3378:3378:3378))
        (PORT d[3] (2196:2196:2196) (2237:2237:2237))
        (PORT d[4] (5095:5095:5095) (5297:5297:5297))
        (PORT d[5] (3270:3270:3270) (3381:3381:3381))
        (PORT d[6] (3391:3391:3391) (3583:3583:3583))
        (PORT d[7] (2479:2479:2479) (2501:2501:2501))
        (PORT d[8] (2219:2219:2219) (2254:2254:2254))
        (PORT d[9] (2544:2544:2544) (2593:2593:2593))
        (PORT d[10] (2562:2562:2562) (2524:2524:2524))
        (PORT d[11] (2262:2262:2262) (2300:2300:2300))
        (PORT d[12] (2244:2244:2244) (2295:2295:2295))
        (PORT clk (3370:3370:3370) (3415:3415:3415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2548:2548:2548))
        (PORT clk (3370:3370:3370) (3415:3415:3415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3419:3419:3419))
        (PORT d[0] (2350:2350:2350) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3375:3375:3375) (3420:3420:3420))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3375:3375:3375) (3420:3420:3420))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3375:3375:3375) (3420:3420:3420))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3375:3375:3375) (3420:3420:3420))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5065:5065:5065) (5071:5071:5071))
        (PORT clk (3203:3203:3203) (3318:3318:3318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4994:4994:4994) (5321:5321:5321))
        (PORT d[1] (5080:5080:5080) (5491:5491:5491))
        (PORT d[2] (7645:7645:7645) (8137:8137:8137))
        (PORT d[3] (7413:7413:7413) (7900:7900:7900))
        (PORT d[4] (7102:7102:7102) (7645:7645:7645))
        (PORT d[5] (5013:5013:5013) (5398:5398:5398))
        (PORT d[6] (5691:5691:5691) (6046:6046:6046))
        (PORT d[7] (7743:7743:7743) (8255:8255:8255))
        (PORT d[8] (7431:7431:7431) (7933:7933:7933))
        (PORT d[9] (6377:6377:6377) (6910:6910:6910))
        (PORT d[10] (6655:6655:6655) (7141:7141:7141))
        (PORT d[11] (7694:7694:7694) (8243:8243:8243))
        (PORT d[12] (4556:4556:4556) (4905:4905:4905))
        (PORT clk (3198:3198:3198) (3314:3314:3314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2160:2160:2160))
        (PORT clk (3198:3198:3198) (3314:3314:3314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3203:3203:3203) (3318:3318:3318))
        (PORT d[0] (4493:4493:4493) (4265:4265:4265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3204:3204:3204) (3319:3319:3319))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3204:3204:3204) (3319:3319:3319))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3204:3204:3204) (3319:3319:3319))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3204:3204:3204) (3319:3319:3319))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1238:1238:1238) (1279:1279:1279))
        (PORT clk (3132:3132:3132) (3231:3231:3231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1604:1604:1604))
        (PORT d[1] (2907:2907:2907) (3011:3011:3011))
        (PORT d[2] (3319:3319:3319) (3353:3353:3353))
        (PORT d[3] (1162:1162:1162) (1214:1214:1214))
        (PORT d[4] (1907:1907:1907) (1905:1905:1905))
        (PORT d[5] (1973:1973:1973) (1965:1965:1965))
        (PORT d[6] (1204:1204:1204) (1244:1244:1244))
        (PORT d[7] (2489:2489:2489) (2512:2512:2512))
        (PORT d[8] (1794:1794:1794) (1828:1828:1828))
        (PORT d[9] (2126:2126:2126) (2179:2179:2179))
        (PORT d[10] (2291:2291:2291) (2263:2263:2263))
        (PORT d[11] (1609:1609:1609) (1646:1646:1646))
        (PORT d[12] (1457:1457:1457) (1494:1494:1494))
        (PORT clk (3128:3128:3128) (3227:3227:3227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1365:1365:1365))
        (PORT clk (3128:3128:3128) (3227:3227:3227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3132:3132:3132) (3231:3231:3231))
        (PORT d[0] (2739:2739:2739) (2700:2700:2700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3133:3133:3133) (3232:3232:3232))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3133:3133:3133) (3232:3232:3232))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3133:3133:3133) (3232:3232:3232))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3133:3133:3133) (3232:3232:3232))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4361:4361:4361) (4369:4369:4369))
        (PORT clk (3112:3112:3112) (3220:3220:3220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5364:5364:5364) (5687:5687:5687))
        (PORT d[1] (4680:4680:4680) (5047:5047:5047))
        (PORT d[2] (8367:8367:8367) (8862:8862:8862))
        (PORT d[3] (8150:8150:8150) (8656:8656:8656))
        (PORT d[4] (7837:7837:7837) (8379:8379:8379))
        (PORT d[5] (4669:4669:4669) (5024:5024:5024))
        (PORT d[6] (5264:5264:5264) (5614:5614:5614))
        (PORT d[7] (4611:4611:4611) (4959:4959:4959))
        (PORT d[8] (6582:6582:6582) (7055:7055:7055))
        (PORT d[9] (7045:7045:7045) (7575:7575:7575))
        (PORT d[10] (5506:5506:5506) (5930:5930:5930))
        (PORT d[11] (8445:8445:8445) (8995:8995:8995))
        (PORT d[12] (5287:5287:5287) (5629:5629:5629))
        (PORT clk (3107:3107:3107) (3216:3216:3216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2244:2244:2244))
        (PORT clk (3107:3107:3107) (3216:3216:3216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3112:3112:3112) (3220:3220:3220))
        (PORT d[0] (3253:3253:3253) (3061:3061:3061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3113:3113:3113) (3221:3221:3221))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3113:3113:3113) (3221:3221:3221))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3113:3113:3113) (3221:3221:3221))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3113:3113:3113) (3221:3221:3221))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2293:2293:2293))
        (PORT clk (3397:3397:3397) (3427:3427:3427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (1962:1962:1962))
        (PORT d[1] (2191:2191:2191) (2302:2302:2302))
        (PORT d[2] (2560:2560:2560) (2591:2591:2591))
        (PORT d[3] (1846:1846:1846) (1894:1894:1894))
        (PORT d[4] (3542:3542:3542) (3708:3708:3708))
        (PORT d[5] (2088:2088:2088) (2140:2140:2140))
        (PORT d[6] (2195:2195:2195) (2220:2220:2220))
        (PORT d[7] (2812:2812:2812) (2825:2825:2825))
        (PORT d[8] (1867:1867:1867) (1908:1908:1908))
        (PORT d[9] (2082:2082:2082) (2129:2129:2129))
        (PORT d[10] (3683:3683:3683) (3867:3867:3867))
        (PORT d[11] (1889:1889:1889) (1925:1925:1925))
        (PORT d[12] (1865:1865:1865) (1913:1913:1913))
        (PORT clk (3393:3393:3393) (3423:3423:3423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2104:2104:2104) (2027:2027:2027))
        (PORT clk (3393:3393:3393) (3423:3423:3423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3397:3397:3397) (3427:3427:3427))
        (PORT d[0] (2415:2415:2415) (2372:2372:2372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3398:3398:3398) (3428:3428:3428))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3398:3398:3398) (3428:3428:3428))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3398:3398:3398) (3428:3428:3428))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3398:3398:3398) (3428:3428:3428))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4722:4722:4722) (4734:4734:4734))
        (PORT clk (3169:3169:3169) (3277:3277:3277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5258:5258:5258) (5571:5571:5571))
        (PORT d[1] (5065:5065:5065) (5457:5457:5457))
        (PORT d[2] (7642:7642:7642) (8138:8138:8138))
        (PORT d[3] (7765:7765:7765) (8267:8267:8267))
        (PORT d[4] (7445:7445:7445) (7985:7985:7985))
        (PORT d[5] (5363:5363:5363) (5748:5748:5748))
        (PORT d[6] (5633:5633:5633) (5978:5978:5978))
        (PORT d[7] (8126:8126:8126) (8635:8635:8635))
        (PORT d[8] (5905:5905:5905) (6390:6390:6390))
        (PORT d[9] (6724:6724:6724) (7251:7251:7251))
        (PORT d[10] (7019:7019:7019) (7499:7499:7499))
        (PORT d[11] (7727:7727:7727) (8277:8277:8277))
        (PORT d[12] (4585:4585:4585) (4929:4929:4929))
        (PORT clk (3164:3164:3164) (3273:3273:3273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2207:2207:2207))
        (PORT clk (3164:3164:3164) (3273:3273:3273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3169:3169:3169) (3277:3277:3277))
        (PORT d[0] (3411:3411:3411) (3246:3246:3246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3170:3170:3170) (3278:3278:3278))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3170:3170:3170) (3278:3278:3278))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3170:3170:3170) (3278:3278:3278))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3170:3170:3170) (3278:3278:3278))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2026:2026:2026) (2081:2081:2081))
        (PORT datab (1176:1176:1176) (1245:1245:1245))
        (PORT datac (1054:1054:1054) (1042:1042:1042))
        (PORT datad (1443:1443:1443) (1456:1456:1456))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (768:768:768))
        (PORT datab (1176:1176:1176) (1246:1246:1246))
        (PORT datac (2453:2453:2453) (2462:2462:2462))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2748:2748:2748))
        (PORT clk (3385:3385:3385) (3415:3415:3415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3807:3807:3807) (3953:3953:3953))
        (PORT d[1] (3456:3456:3456) (3535:3535:3535))
        (PORT d[2] (2657:2657:2657) (2710:2710:2710))
        (PORT d[3] (3289:3289:3289) (3424:3424:3424))
        (PORT d[4] (3963:3963:3963) (4201:4201:4201))
        (PORT d[5] (2922:2922:2922) (3038:3038:3038))
        (PORT d[6] (4098:4098:4098) (4314:4314:4314))
        (PORT d[7] (4239:4239:4239) (4372:4372:4372))
        (PORT d[8] (2883:2883:2883) (2952:2952:2952))
        (PORT d[9] (2489:2489:2489) (2540:2540:2540))
        (PORT d[10] (3730:3730:3730) (3924:3924:3924))
        (PORT d[11] (2581:2581:2581) (2614:2614:2614))
        (PORT d[12] (2570:2570:2570) (2613:2613:2613))
        (PORT clk (3381:3381:3381) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2100:2100:2100))
        (PORT clk (3381:3381:3381) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3385:3385:3385) (3415:3415:3415))
        (PORT d[0] (3305:3305:3305) (3203:3203:3203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3386:3386:3386) (3416:3416:3416))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3386:3386:3386) (3416:3416:3416))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3386:3386:3386) (3416:3416:3416))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3386:3386:3386) (3416:3416:3416))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2536:2536:2536) (2416:2416:2416))
        (PORT clk (3247:3247:3247) (3230:3230:3230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5735:5735:5735) (6085:6085:6085))
        (PORT d[1] (5103:5103:5103) (5514:5514:5514))
        (PORT d[2] (7290:7290:7290) (7789:7789:7789))
        (PORT d[3] (7021:7021:7021) (7510:7510:7510))
        (PORT d[4] (6749:6749:6749) (7291:7291:7291))
        (PORT d[5] (4994:4994:4994) (5379:5379:5379))
        (PORT d[6] (6017:6017:6017) (6400:6400:6400))
        (PORT d[7] (7350:7350:7350) (7862:7862:7862))
        (PORT d[8] (7051:7051:7051) (7557:7557:7557))
        (PORT d[9] (6321:6321:6321) (6833:6833:6833))
        (PORT d[10] (6668:6668:6668) (7149:7149:7149))
        (PORT d[11] (7044:7044:7044) (7603:7603:7603))
        (PORT d[12] (6093:6093:6093) (6469:6469:6469))
        (PORT clk (3242:3242:3242) (3226:3226:3226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2178:2178:2178))
        (PORT clk (3242:3242:3242) (3226:3226:3226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3247:3247:3247) (3230:3230:3230))
        (PORT d[0] (3711:3711:3711) (3541:3541:3541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3248:3248:3248) (3231:3231:3231))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3248:3248:3248) (3231:3231:3231))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3248:3248:3248) (3231:3231:3231))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3248:3248:3248) (3231:3231:3231))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2426:2426:2426))
        (PORT clk (3338:3338:3338) (3358:3358:3358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3277:3277:3277) (3363:3363:3363))
        (PORT d[1] (2800:2800:2800) (2872:2872:2872))
        (PORT d[2] (2730:2730:2730) (2791:2791:2791))
        (PORT d[3] (3290:3290:3290) (3444:3444:3444))
        (PORT d[4] (3986:3986:3986) (4196:4196:4196))
        (PORT d[5] (2970:2970:2970) (3094:3094:3094))
        (PORT d[6] (4156:4156:4156) (4376:4376:4376))
        (PORT d[7] (3835:3835:3835) (3966:3966:3966))
        (PORT d[8] (2944:2944:2944) (3016:3016:3016))
        (PORT d[9] (2852:2852:2852) (2899:2899:2899))
        (PORT d[10] (3750:3750:3750) (3937:3937:3937))
        (PORT d[11] (3250:3250:3250) (3273:3273:3273))
        (PORT d[12] (2562:2562:2562) (2646:2646:2646))
        (PORT clk (3334:3334:3334) (3354:3354:3354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2496:2496:2496))
        (PORT clk (3334:3334:3334) (3354:3354:3354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3338:3338:3338) (3358:3358:3358))
        (PORT d[0] (3358:3358:3358) (3297:3297:3297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3339:3339:3339) (3359:3359:3359))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3339:3339:3339) (3359:3359:3359))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3339:3339:3339) (3359:3359:3359))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3339:3339:3339) (3359:3359:3359))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (1804:1804:1804))
        (PORT clk (3196:3196:3196) (3213:3213:3213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4973:4973:4973) (5326:5326:5326))
        (PORT d[1] (5118:5118:5118) (5517:5517:5517))
        (PORT d[2] (6537:6537:6537) (7036:7036:7036))
        (PORT d[3] (6298:6298:6298) (6804:6804:6804))
        (PORT d[4] (6687:6687:6687) (7213:7213:7213))
        (PORT d[5] (5440:5440:5440) (5826:5826:5826))
        (PORT d[6] (5274:5274:5274) (5663:5663:5663))
        (PORT d[7] (6602:6602:6602) (7117:7117:7117))
        (PORT d[8] (6284:6284:6284) (6792:6792:6792))
        (PORT d[9] (6687:6687:6687) (7209:7209:7209))
        (PORT d[10] (6184:6184:6184) (6658:6658:6658))
        (PORT d[11] (7016:7016:7016) (7569:7569:7569))
        (PORT d[12] (4954:4954:4954) (5325:5325:5325))
        (PORT clk (3191:3191:3191) (3209:3209:3209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2484:2484:2484))
        (PORT clk (3191:3191:3191) (3209:3209:3209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3196:3196:3196) (3213:3213:3213))
        (PORT d[0] (3940:3940:3940) (4010:4010:4010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3197:3197:3197) (3214:3214:3214))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3197:3197:3197) (3214:3214:3214))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3197:3197:3197) (3214:3214:3214))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3197:3197:3197) (3214:3214:3214))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1569:1569:1569) (1600:1600:1600))
        (PORT clk (3019:3019:3019) (3145:3145:3145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2616:2616:2616) (2661:2661:2661))
        (PORT d[1] (2542:2542:2542) (2652:2652:2652))
        (PORT d[2] (2956:2956:2956) (2989:2989:2989))
        (PORT d[3] (1491:1491:1491) (1540:1540:1540))
        (PORT d[4] (3615:3615:3615) (3787:3787:3787))
        (PORT d[5] (2402:2402:2402) (2444:2444:2444))
        (PORT d[6] (2587:2587:2587) (2606:2606:2606))
        (PORT d[7] (2191:2191:2191) (2220:2220:2220))
        (PORT d[8] (1502:1502:1502) (1544:1544:1544))
        (PORT d[9] (2087:2087:2087) (2128:2128:2128))
        (PORT d[10] (1975:1975:1975) (1961:1961:1961))
        (PORT d[11] (1930:1930:1930) (1956:1956:1956))
        (PORT d[12] (1804:1804:1804) (1832:1832:1832))
        (PORT clk (3015:3015:3015) (3141:3141:3141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1399:1399:1399))
        (PORT clk (3015:3015:3015) (3141:3141:3141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3019:3019:3019) (3145:3145:3145))
        (PORT d[0] (2071:2071:2071) (2021:2021:2021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3146:3146:3146))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3146:3146:3146))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3146:3146:3146))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3020:3020:3020) (3146:3146:3146))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4693:4693:4693) (4701:4701:4701))
        (PORT clk (3151:3151:3151) (3264:3264:3264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4984:4984:4984) (5308:5308:5308))
        (PORT d[1] (4698:4698:4698) (5070:5070:5070))
        (PORT d[2] (8021:8021:8021) (8516:8516:8516))
        (PORT d[3] (8125:8125:8125) (8627:8627:8627))
        (PORT d[4] (7496:7496:7496) (8040:8040:8040))
        (PORT d[5] (5007:5007:5007) (5396:5396:5396))
        (PORT d[6] (5255:5255:5255) (5603:5603:5603))
        (PORT d[7] (8492:8492:8492) (8991:8991:8991))
        (PORT d[8] (6253:6253:6253) (6730:6730:6730))
        (PORT d[9] (7005:7005:7005) (7528:7528:7528))
        (PORT d[10] (7322:7322:7322) (7798:7798:7798))
        (PORT d[11] (7720:7720:7720) (8269:8269:8269))
        (PORT d[12] (6751:6751:6751) (7115:7115:7115))
        (PORT clk (3146:3146:3146) (3260:3260:3260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2162:2162:2162) (2039:2039:2039))
        (PORT clk (3146:3146:3146) (3260:3260:3260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3151:3151:3151) (3264:3264:3264))
        (PORT d[0] (2761:2761:2761) (2672:2672:2672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3265:3265:3265))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3265:3265:3265))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3265:3265:3265))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3152:3152:3152) (3265:3265:3265))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2449:2449:2449))
        (PORT clk (3470:3470:3470) (3464:3464:3464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3448:3448:3448) (3596:3596:3596))
        (PORT d[1] (3076:3076:3076) (3141:3141:3141))
        (PORT d[2] (2618:2618:2618) (2673:2673:2673))
        (PORT d[3] (3588:3588:3588) (3729:3729:3729))
        (PORT d[4] (4372:4372:4372) (4581:4581:4581))
        (PORT d[5] (2605:2605:2605) (2736:2736:2736))
        (PORT d[6] (4118:4118:4118) (4329:4329:4329))
        (PORT d[7] (4225:4225:4225) (4343:4343:4343))
        (PORT d[8] (2942:2942:2942) (3015:3015:3015))
        (PORT d[9] (2833:2833:2833) (2878:2878:2878))
        (PORT d[10] (4876:4876:4876) (5158:5158:5158))
        (PORT d[11] (2932:2932:2932) (2962:2962:2962))
        (PORT d[12] (2901:2901:2901) (2937:2937:2937))
        (PORT clk (3466:3466:3466) (3460:3460:3460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2386:2386:2386))
        (PORT clk (3466:3466:3466) (3460:3460:3460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3464:3464:3464))
        (PORT d[0] (3301:3301:3301) (3308:3308:3308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3465:3465:3465))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3465:3465:3465))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3465:3465:3465))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3471:3471:3471) (3465:3465:3465))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2104:2104:2104) (1984:1984:1984))
        (PORT clk (3251:3251:3251) (3265:3265:3265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5390:5390:5390) (5743:5743:5743))
        (PORT d[1] (5092:5092:5092) (5503:5503:5503))
        (PORT d[2] (6518:6518:6518) (7015:7015:7015))
        (PORT d[3] (6660:6660:6660) (7150:7150:7150))
        (PORT d[4] (6673:6673:6673) (7197:7197:7197))
        (PORT d[5] (5063:5063:5063) (5453:5453:5453))
        (PORT d[6] (5648:5648:5648) (6030:6030:6030))
        (PORT d[7] (6989:6989:6989) (7503:7503:7503))
        (PORT d[8] (6678:6678:6678) (7184:7184:7184))
        (PORT d[9] (6350:6350:6350) (6877:6877:6877))
        (PORT d[10] (6168:6168:6168) (6624:6624:6624))
        (PORT d[11] (7002:7002:7002) (7552:7552:7552))
        (PORT d[12] (5632:5632:5632) (6002:6002:6002))
        (PORT clk (3246:3246:3246) (3261:3261:3261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2142:2142:2142))
        (PORT clk (3246:3246:3246) (3261:3261:3261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3251:3251:3251) (3265:3265:3265))
        (PORT d[0] (5062:5062:5062) (4966:4966:4966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3266:3266:3266))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3266:3266:3266))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3266:3266:3266))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3266:3266:3266))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2030:2030:2030) (2086:2086:2086))
        (PORT datab (1178:1178:1178) (1247:1247:1247))
        (PORT datac (1366:1366:1366) (1335:1335:1335))
        (PORT datad (2118:2118:2118) (2125:2125:2125))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2048:2048:2048) (2032:2032:2032))
        (PORT datab (1977:1977:1977) (1996:1996:1996))
        (PORT datac (2387:2387:2387) (2366:2366:2366))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (1091:1091:1091) (1142:1142:1142))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3168:3168:3168) (3262:3262:3262))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1093:1093:1093) (1092:1092:1092))
        (PORT sload (2371:2371:2371) (2391:2391:2391))
        (PORT ena (2959:2959:2959) (2986:2986:2986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (824:824:824))
        (PORT datab (700:700:700) (750:750:750))
        (PORT datac (455:455:455) (508:508:508))
        (PORT datad (683:683:683) (663:663:663))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[2\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1123:1123:1123))
        (PORT datab (282:282:282) (316:316:316))
        (PORT datac (2044:2044:2044) (2114:2114:2114))
        (PORT datad (681:681:681) (685:685:685))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[2\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1085:1085:1085))
        (PORT datab (501:501:501) (506:506:506))
        (PORT datac (600:600:600) (589:589:589))
        (PORT datad (377:377:377) (386:386:386))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1455:1455:1455))
        (PORT datab (1772:1772:1772) (1808:1808:1808))
        (PORT datac (1585:1585:1585) (1561:1561:1561))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1620:1620:1620) (1603:1603:1603))
        (PORT datab (1805:1805:1805) (1791:1791:1791))
        (PORT datac (708:708:708) (712:712:712))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3009:3009:3009))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3455:3455:3455) (3454:3454:3454))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2952:2952:2952) (3099:3099:3099))
        (PORT clk (3421:3421:3421) (3453:3453:3453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2851:2851:2851))
        (PORT d[1] (4204:4204:4204) (4465:4465:4465))
        (PORT d[2] (3474:3474:3474) (3610:3610:3610))
        (PORT d[3] (4084:4084:4084) (4274:4274:4274))
        (PORT d[4] (2739:2739:2739) (2862:2862:2862))
        (PORT d[5] (3504:3504:3504) (3601:3601:3601))
        (PORT d[6] (4183:4183:4183) (4400:4400:4400))
        (PORT d[7] (4207:4207:4207) (4322:4322:4322))
        (PORT d[8] (3753:3753:3753) (3946:3946:3946))
        (PORT d[9] (2674:2674:2674) (2695:2695:2695))
        (PORT d[10] (3398:3398:3398) (3451:3451:3451))
        (PORT d[11] (3251:3251:3251) (3302:3302:3302))
        (PORT d[12] (3114:3114:3114) (3276:3276:3276))
        (PORT clk (3417:3417:3417) (3449:3449:3449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2383:2383:2383) (2321:2321:2321))
        (PORT clk (3417:3417:3417) (3449:3449:3449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3421:3421:3421) (3453:3453:3453))
        (PORT d[0] (3363:3363:3363) (3294:3294:3294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3422:3422:3422) (3454:3454:3454))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3422:3422:3422) (3454:3454:3454))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3422:3422:3422) (3454:3454:3454))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3422:3422:3422) (3454:3454:3454))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4092:4092:4092) (4156:4156:4156))
        (PORT clk (3294:3294:3294) (3268:3268:3268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3894:3894:3894) (4136:4136:4136))
        (PORT d[1] (3901:3901:3901) (4163:4163:4163))
        (PORT d[2] (4585:4585:4585) (4872:4872:4872))
        (PORT d[3] (4167:4167:4167) (4410:4410:4410))
        (PORT d[4] (3508:3508:3508) (3754:3754:3754))
        (PORT d[5] (3749:3749:3749) (4009:4009:4009))
        (PORT d[6] (5080:5080:5080) (5445:5445:5445))
        (PORT d[7] (4584:4584:4584) (4901:4901:4901))
        (PORT d[8] (4278:4278:4278) (4577:4577:4577))
        (PORT d[9] (3862:3862:3862) (4122:4122:4122))
        (PORT d[10] (6197:6197:6197) (6605:6605:6605))
        (PORT d[11] (4154:4154:4154) (4426:4426:4426))
        (PORT d[12] (4134:4134:4134) (4411:4411:4411))
        (PORT clk (3289:3289:3289) (3264:3264:3264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2141:2141:2141))
        (PORT clk (3289:3289:3289) (3264:3264:3264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3294:3294:3294) (3268:3268:3268))
        (PORT d[0] (5059:5059:5059) (4857:4857:4857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3295:3295:3295) (3269:3269:3269))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3295:3295:3295) (3269:3269:3269))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3295:3295:3295) (3269:3269:3269))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3295:3295:3295) (3269:3269:3269))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1569:1569:1569))
        (PORT clk (3318:3318:3318) (3457:3457:3457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2342:2342:2342) (2394:2394:2394))
        (PORT d[1] (3815:3815:3815) (3892:3892:3892))
        (PORT d[2] (2403:2403:2403) (2462:2462:2462))
        (PORT d[3] (2211:2211:2211) (2257:2257:2257))
        (PORT d[4] (3266:3266:3266) (3446:3446:3446))
        (PORT d[5] (3308:3308:3308) (3424:3424:3424))
        (PORT d[6] (2228:2228:2228) (2255:2255:2255))
        (PORT d[7] (2794:2794:2794) (2806:2806:2806))
        (PORT d[8] (1868:1868:1868) (1909:1909:1909))
        (PORT d[9] (1761:1761:1761) (1813:1813:1813))
        (PORT d[10] (2286:2286:2286) (2260:2260:2260))
        (PORT d[11] (2263:2263:2263) (2282:2282:2282))
        (PORT d[12] (1866:1866:1866) (1914:1914:1914))
        (PORT clk (3314:3314:3314) (3453:3453:3453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2161:2161:2161) (2128:2128:2128))
        (PORT clk (3314:3314:3314) (3453:3453:3453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3318:3318:3318) (3457:3457:3457))
        (PORT d[0] (2852:2852:2852) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3319:3319:3319) (3458:3458:3458))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3319:3319:3319) (3458:3458:3458))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3319:3319:3319) (3458:3458:3458))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3319:3319:3319) (3458:3458:3458))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (2804:2804:2804))
        (PORT clk (3201:3201:3201) (3313:3313:3313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5351:5351:5351) (5672:5672:5672))
        (PORT d[1] (5088:5088:5088) (5500:5500:5500))
        (PORT d[2] (7678:7678:7678) (8172:8172:8172))
        (PORT d[3] (7749:7749:7749) (8249:8249:8249))
        (PORT d[4] (7137:7137:7137) (7683:7683:7683))
        (PORT d[5] (5058:5058:5058) (5453:5453:5453))
        (PORT d[6] (6382:6382:6382) (6764:6764:6764))
        (PORT d[7] (8087:8087:8087) (8591:8591:8591))
        (PORT d[8] (7809:7809:7809) (8309:8309:8309))
        (PORT d[9] (6686:6686:6686) (7209:7209:7209))
        (PORT d[10] (6987:6987:6987) (7465:7465:7465))
        (PORT d[11] (4667:4667:4667) (5020:5020:5020))
        (PORT d[12] (6401:6401:6401) (6771:6771:6771))
        (PORT clk (3196:3196:3196) (3309:3309:3309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2136:2136:2136))
        (PORT clk (3196:3196:3196) (3309:3309:3309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3201:3201:3201) (3313:3313:3313))
        (PORT d[0] (4280:4280:4280) (4095:4095:4095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3202:3202:3202) (3314:3314:3314))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3202:3202:3202) (3314:3314:3314))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3202:3202:3202) (3314:3314:3314))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3202:3202:3202) (3314:3314:3314))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2578:2578:2578) (2741:2741:2741))
        (PORT clk (3288:3288:3288) (3338:3338:3338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3897:3897:3897) (4074:4074:4074))
        (PORT d[1] (3332:3332:3332) (3464:3464:3464))
        (PORT d[2] (3253:3253:3253) (3403:3403:3403))
        (PORT d[3] (2946:2946:2946) (3046:3046:3046))
        (PORT d[4] (2863:2863:2863) (3014:3014:3014))
        (PORT d[5] (2674:2674:2674) (2804:2804:2804))
        (PORT d[6] (3674:3674:3674) (3826:3826:3826))
        (PORT d[7] (3597:3597:3597) (3705:3705:3705))
        (PORT d[8] (3588:3588:3588) (3673:3673:3673))
        (PORT d[9] (1918:1918:1918) (2035:2035:2035))
        (PORT d[10] (5004:5004:5004) (5102:5102:5102))
        (PORT d[11] (3597:3597:3597) (3698:3698:3698))
        (PORT d[12] (2048:2048:2048) (2195:2195:2195))
        (PORT clk (3284:3284:3284) (3334:3334:3334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2340:2340:2340))
        (PORT clk (3284:3284:3284) (3334:3334:3334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3288:3288:3288) (3338:3338:3338))
        (PORT d[0] (3385:3385:3385) (3352:3352:3352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3289:3289:3289) (3339:3339:3339))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3289:3289:3289) (3339:3339:3339))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3289:3289:3289) (3339:3339:3339))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3289:3289:3289) (3339:3339:3339))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3344:3344:3344) (3344:3344:3344))
        (PORT clk (3332:3332:3332) (3317:3317:3317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6904:6904:6904) (7344:7344:7344))
        (PORT d[1] (5555:5555:5555) (5997:5997:5997))
        (PORT d[2] (4974:4974:4974) (5332:5332:5332))
        (PORT d[3] (7387:7387:7387) (7732:7732:7732))
        (PORT d[4] (5047:5047:5047) (5457:5457:5457))
        (PORT d[5] (7261:7261:7261) (7740:7740:7740))
        (PORT d[6] (6731:6731:6731) (7109:7109:7109))
        (PORT d[7] (7552:7552:7552) (8017:8017:8017))
        (PORT d[8] (7579:7579:7579) (8052:8052:8052))
        (PORT d[9] (6715:6715:6715) (7211:7211:7211))
        (PORT d[10] (7702:7702:7702) (8166:8166:8166))
        (PORT d[11] (6642:6642:6642) (7130:7130:7130))
        (PORT d[12] (8049:8049:8049) (8561:8561:8561))
        (PORT clk (3327:3327:3327) (3313:3313:3313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2305:2305:2305))
        (PORT clk (3327:3327:3327) (3313:3313:3313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3317:3317:3317))
        (PORT d[0] (3041:3041:3041) (2922:2922:2922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3318:3318:3318))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3318:3318:3318))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3318:3318:3318))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3318:3318:3318))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3016:3016:3016) (3186:3186:3186))
        (PORT clk (3299:3299:3299) (3361:3361:3361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4266:4266:4266) (4442:4442:4442))
        (PORT d[1] (3024:3024:3024) (3222:3222:3222))
        (PORT d[2] (3604:3604:3604) (3749:3749:3749))
        (PORT d[3] (3307:3307:3307) (3423:3423:3423))
        (PORT d[4] (3171:3171:3171) (3265:3265:3265))
        (PORT d[5] (2628:2628:2628) (2756:2756:2756))
        (PORT d[6] (3703:3703:3703) (3849:3849:3849))
        (PORT d[7] (3948:3948:3948) (4067:4067:4067))
        (PORT d[8] (3278:3278:3278) (3371:3371:3371))
        (PORT d[9] (2220:2220:2220) (2332:2332:2332))
        (PORT d[10] (4958:4958:4958) (5063:5063:5063))
        (PORT d[11] (3975:3975:3975) (4050:4050:4050))
        (PORT d[12] (2002:2002:2002) (2108:2108:2108))
        (PORT clk (3295:3295:3295) (3357:3357:3357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (1961:1961:1961))
        (PORT clk (3295:3295:3295) (3357:3357:3357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3299:3299:3299) (3361:3361:3361))
        (PORT d[0] (2712:2712:2712) (2694:2694:2694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3300:3300:3300) (3362:3362:3362))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3300:3300:3300) (3362:3362:3362))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3300:3300:3300) (3362:3362:3362))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3300:3300:3300) (3362:3362:3362))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6455:6455:6455) (6541:6541:6541))
        (PORT clk (3304:3304:3304) (3290:3290:3290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4948:4948:4948) (5297:5297:5297))
        (PORT d[1] (5491:5491:5491) (5949:5949:5949))
        (PORT d[2] (5023:5023:5023) (5366:5366:5366))
        (PORT d[3] (5962:5962:5962) (6391:6391:6391))
        (PORT d[4] (6925:6925:6925) (7351:7351:7351))
        (PORT d[5] (7591:7591:7591) (8061:8061:8061))
        (PORT d[6] (7080:7080:7080) (7458:7458:7458))
        (PORT d[7] (5040:5040:5040) (5442:5442:5442))
        (PORT d[8] (7941:7941:7941) (8412:8412:8412))
        (PORT d[9] (7087:7087:7087) (7580:7580:7580))
        (PORT d[10] (8405:8405:8405) (8868:8868:8868))
        (PORT d[11] (7001:7001:7001) (7486:7486:7486))
        (PORT d[12] (6164:6164:6164) (6600:6600:6600))
        (PORT clk (3299:3299:3299) (3286:3286:3286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2376:2376:2376))
        (PORT clk (3299:3299:3299) (3286:3286:3286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3304:3304:3304) (3290:3290:3290))
        (PORT d[0] (2984:2984:2984) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3305:3305:3305) (3291:3291:3291))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3305:3305:3305) (3291:3291:3291))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3305:3305:3305) (3291:3291:3291))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3305:3305:3305) (3291:3291:3291))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2733:2733:2733) (2820:2820:2820))
        (PORT datab (1054:1054:1054) (1035:1035:1035))
        (PORT datac (1447:1447:1447) (1539:1539:1539))
        (PORT datad (684:684:684) (671:671:671))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1308:1308:1308))
        (PORT datab (1426:1426:1426) (1433:1433:1433))
        (PORT datac (2036:2036:2036) (1996:1996:1996))
        (PORT datad (1413:1413:1413) (1438:1438:1438))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2729:2729:2729))
        (PORT clk (3368:3368:3368) (3422:3422:3422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (3744:3744:3744))
        (PORT d[1] (2634:2634:2634) (2801:2801:2801))
        (PORT d[2] (2891:2891:2891) (3040:3040:3040))
        (PORT d[3] (2879:2879:2879) (2976:2976:2976))
        (PORT d[4] (2861:2861:2861) (3009:3009:3009))
        (PORT d[5] (3020:3020:3020) (3149:3149:3149))
        (PORT d[6] (3429:3429:3429) (3585:3585:3585))
        (PORT d[7] (4315:4315:4315) (4430:4430:4430))
        (PORT d[8] (3003:3003:3003) (3107:3107:3107))
        (PORT d[9] (1985:1985:1985) (2119:2119:2119))
        (PORT d[10] (4925:4925:4925) (5176:5176:5176))
        (PORT d[11] (3651:3651:3651) (3746:3746:3746))
        (PORT d[12] (2051:2051:2051) (2198:2198:2198))
        (PORT clk (3364:3364:3364) (3418:3418:3418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2237:2237:2237))
        (PORT clk (3364:3364:3364) (3418:3418:3418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3368:3368:3368) (3422:3422:3422))
        (PORT d[0] (3407:3407:3407) (3411:3411:3411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3369:3369:3369) (3423:3423:3423))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3369:3369:3369) (3423:3423:3423))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3369:3369:3369) (3423:3423:3423))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3369:3369:3369) (3423:3423:3423))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3349:3349:3349) (3350:3350:3350))
        (PORT clk (3330:3330:3330) (3291:3291:3291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6572:6572:6572) (7018:7018:7018))
        (PORT d[1] (6554:6554:6554) (7019:7019:7019))
        (PORT d[2] (7252:7252:7252) (7702:7702:7702))
        (PORT d[3] (6969:6969:6969) (7312:7312:7312))
        (PORT d[4] (6211:6211:6211) (6648:6648:6648))
        (PORT d[5] (7211:7211:7211) (7684:7684:7684))
        (PORT d[6] (6404:6404:6404) (6783:6783:6783))
        (PORT d[7] (7217:7217:7217) (7688:7688:7688))
        (PORT d[8] (7232:7232:7232) (7706:7706:7706))
        (PORT d[9] (6340:6340:6340) (6833:6833:6833))
        (PORT d[10] (7380:7380:7380) (7852:7852:7852))
        (PORT d[11] (6278:6278:6278) (6764:6764:6764))
        (PORT d[12] (7745:7745:7745) (8261:8261:8261))
        (PORT clk (3325:3325:3325) (3287:3287:3287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2438:2438:2438))
        (PORT clk (3325:3325:3325) (3287:3287:3287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3330:3330:3330) (3291:3291:3291))
        (PORT d[0] (3991:3991:3991) (3862:3862:3862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3292:3292:3292))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3292:3292:3292))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3292:3292:3292))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3292:3292:3292))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2995:2995:2995) (3193:3193:3193))
        (PORT clk (3411:3411:3411) (3423:3423:3423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4392:4392:4392) (4516:4516:4516))
        (PORT d[1] (3826:3826:3826) (4070:4070:4070))
        (PORT d[2] (3763:3763:3763) (3974:3974:3974))
        (PORT d[3] (3249:3249:3249) (3403:3403:3403))
        (PORT d[4] (2822:2822:2822) (2926:2926:2926))
        (PORT d[5] (3376:3376:3376) (3560:3560:3560))
        (PORT d[6] (3778:3778:3778) (3962:3962:3962))
        (PORT d[7] (3358:3358:3358) (3516:3516:3516))
        (PORT d[8] (3306:3306:3306) (3455:3455:3455))
        (PORT d[9] (2537:2537:2537) (2637:2637:2637))
        (PORT d[10] (3826:3826:3826) (3909:3909:3909))
        (PORT d[11] (3438:3438:3438) (3546:3546:3546))
        (PORT d[12] (2462:2462:2462) (2648:2648:2648))
        (PORT clk (3407:3407:3407) (3419:3419:3419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (2720:2720:2720))
        (PORT clk (3407:3407:3407) (3419:3419:3419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3411:3411:3411) (3423:3423:3423))
        (PORT d[0] (2999:2999:2999) (3013:3013:3013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3412:3412:3412) (3424:3424:3424))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3412:3412:3412) (3424:3424:3424))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3412:3412:3412) (3424:3424:3424))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3412:3412:3412) (3424:3424:3424))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4558:4558:4558) (4634:4634:4634))
        (PORT clk (3348:3348:3348) (3320:3320:3320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5060:5060:5060) (5428:5428:5428))
        (PORT d[1] (6945:6945:6945) (7391:7391:7391))
        (PORT d[2] (5345:5345:5345) (5674:5674:5674))
        (PORT d[3] (6923:6923:6923) (7319:7319:7319))
        (PORT d[4] (5428:5428:5428) (5802:5802:5802))
        (PORT d[5] (4675:4675:4675) (5038:5038:5038))
        (PORT d[6] (4327:4327:4327) (4672:4672:4672))
        (PORT d[7] (5362:5362:5362) (5723:5723:5723))
        (PORT d[8] (4664:4664:4664) (4992:4992:4992))
        (PORT d[9] (4283:4283:4283) (4616:4616:4616))
        (PORT d[10] (4856:4856:4856) (5177:5177:5177))
        (PORT d[11] (6541:6541:6541) (6978:6978:6978))
        (PORT d[12] (6923:6923:6923) (7369:7369:7369))
        (PORT clk (3343:3343:3343) (3316:3316:3316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2451:2451:2451))
        (PORT clk (3343:3343:3343) (3316:3316:3316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3348:3348:3348) (3320:3320:3320))
        (PORT d[0] (4261:4261:4261) (4250:4250:4250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3349:3349:3349) (3321:3321:3321))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3349:3349:3349) (3321:3321:3321))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3349:3349:3349) (3321:3321:3321))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3349:3349:3349) (3321:3321:3321))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2773:2773:2773) (2942:2942:2942))
        (PORT clk (3258:3258:3258) (3328:3328:3328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4218:4218:4218) (4428:4428:4428))
        (PORT d[1] (3430:3430:3430) (3629:3629:3629))
        (PORT d[2] (3978:3978:3978) (4143:4143:4143))
        (PORT d[3] (3825:3825:3825) (4036:4036:4036))
        (PORT d[4] (3270:3270:3270) (3452:3452:3452))
        (PORT d[5] (3542:3542:3542) (3696:3696:3696))
        (PORT d[6] (2935:2935:2935) (3041:3041:3041))
        (PORT d[7] (4290:4290:4290) (4436:4436:4436))
        (PORT d[8] (3371:3371:3371) (3578:3578:3578))
        (PORT d[9] (3112:3112:3112) (3310:3310:3310))
        (PORT d[10] (3728:3728:3728) (3862:3862:3862))
        (PORT d[11] (4020:4020:4020) (4127:4127:4127))
        (PORT d[12] (2389:2389:2389) (2541:2541:2541))
        (PORT clk (3254:3254:3254) (3324:3324:3324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2622:2622:2622))
        (PORT clk (3254:3254:3254) (3324:3324:3324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3258:3258:3258) (3328:3328:3328))
        (PORT d[0] (3187:3187:3187) (3219:3219:3219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3259:3259:3259) (3329:3329:3329))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3259:3259:3259) (3329:3329:3329))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3259:3259:3259) (3329:3329:3329))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3259:3259:3259) (3329:3329:3329))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6185:6185:6185) (6276:6276:6276))
        (PORT clk (3286:3286:3286) (3280:3280:3280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7176:7176:7176) (7569:7569:7569))
        (PORT d[1] (6611:6611:6611) (7064:7064:7064))
        (PORT d[2] (5419:5419:5419) (5825:5825:5825))
        (PORT d[3] (7267:7267:7267) (7668:7668:7668))
        (PORT d[4] (5071:5071:5071) (5440:5440:5440))
        (PORT d[5] (5104:5104:5104) (5518:5518:5518))
        (PORT d[6] (6635:6635:6635) (7081:7081:7081))
        (PORT d[7] (5104:5104:5104) (5523:5523:5523))
        (PORT d[8] (7556:7556:7556) (7957:7957:7957))
        (PORT d[9] (5444:5444:5444) (5842:5842:5842))
        (PORT d[10] (8412:8412:8412) (8901:8901:8901))
        (PORT d[11] (5120:5120:5120) (5528:5528:5528))
        (PORT d[12] (5069:5069:5069) (5474:5474:5474))
        (PORT clk (3281:3281:3281) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2126:2126:2126))
        (PORT clk (3281:3281:3281) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3286:3286:3286) (3280:3280:3280))
        (PORT d[0] (4521:4521:4521) (4450:4450:4450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3287:3287:3287) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3287:3287:3287) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3287:3287:3287) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3287:3287:3287) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2528:2528:2528))
        (PORT clk (3468:3468:3468) (3465:3465:3465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3880:3880:3880) (4060:4060:4060))
        (PORT d[1] (2987:2987:2987) (3150:3150:3150))
        (PORT d[2] (2954:2954:2954) (3105:3105:3105))
        (PORT d[3] (3397:3397:3397) (3603:3603:3603))
        (PORT d[4] (3926:3926:3926) (4128:4128:4128))
        (PORT d[5] (2719:2719:2719) (2880:2880:2880))
        (PORT d[6] (3630:3630:3630) (3761:3761:3761))
        (PORT d[7] (3234:3234:3234) (3354:3354:3354))
        (PORT d[8] (3831:3831:3831) (4061:4061:4061))
        (PORT d[9] (3478:3478:3478) (3670:3670:3670))
        (PORT d[10] (4852:4852:4852) (5028:5028:5028))
        (PORT d[11] (3663:3663:3663) (3759:3759:3759))
        (PORT d[12] (2425:2425:2425) (2606:2606:2606))
        (PORT clk (3464:3464:3464) (3461:3461:3461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (2948:2948:2948))
        (PORT clk (3464:3464:3464) (3461:3461:3461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3468:3468:3468) (3465:3465:3465))
        (PORT d[0] (3526:3526:3526) (3579:3579:3579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3469:3469:3469) (3466:3466:3466))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3469:3469:3469) (3466:3466:3466))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3469:3469:3469) (3466:3466:3466))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3469:3469:3469) (3466:3466:3466))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7242:7242:7242) (7318:7318:7318))
        (PORT clk (3343:3343:3343) (3333:3333:3333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6519:6519:6519) (6909:6909:6909))
        (PORT d[1] (6203:6203:6203) (6647:6647:6647))
        (PORT d[2] (5841:5841:5841) (6244:6244:6244))
        (PORT d[3] (6194:6194:6194) (6596:6596:6596))
        (PORT d[4] (5130:5130:5130) (5542:5542:5542))
        (PORT d[5] (6705:6705:6705) (7234:7234:7234))
        (PORT d[6] (5553:5553:5553) (6007:6007:6007))
        (PORT d[7] (5164:5164:5164) (5590:5590:5590))
        (PORT d[8] (5993:5993:5993) (6385:6385:6385))
        (PORT d[9] (6232:6232:6232) (6669:6669:6669))
        (PORT d[10] (7327:7327:7327) (7816:7816:7816))
        (PORT d[11] (5529:5529:5529) (5985:5985:5985))
        (PORT d[12] (6640:6640:6640) (7153:7153:7153))
        (PORT clk (3338:3338:3338) (3329:3329:3329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2356:2356:2356))
        (PORT clk (3338:3338:3338) (3329:3329:3329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3343:3343:3343) (3333:3333:3333))
        (PORT d[0] (5819:5819:5819) (5650:5650:5650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3344:3344:3344) (3334:3334:3334))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3344:3344:3344) (3334:3334:3334))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3344:3344:3344) (3334:3334:3334))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3344:3344:3344) (3334:3334:3334))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1311:1311:1311))
        (PORT datab (1571:1571:1571) (1636:1636:1636))
        (PORT datac (2072:2072:2072) (2094:2094:2094))
        (PORT datad (2285:2285:2285) (2383:2383:2383))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2146:2146:2146) (2240:2240:2240))
        (PORT datab (1566:1566:1566) (1631:1631:1631))
        (PORT datac (2041:2041:2041) (2109:2109:2109))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2088:2088:2088) (2102:2102:2102))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3054:3054:3054) (3142:3142:3142))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1114:1114:1114) (1108:1108:1108))
        (PORT sload (2370:2370:2370) (2396:2396:2396))
        (PORT ena (2483:2483:2483) (2487:2487:2487))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1702:1702:1702) (1708:1708:1708))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datac (825:825:825) (886:886:886))
        (PORT datad (740:740:740) (744:744:744))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1711:1711:1711))
        (PORT datab (260:260:260) (295:295:295))
        (PORT datac (730:730:730) (777:777:777))
        (PORT datad (702:702:702) (700:700:700))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (822:822:822))
        (PORT datab (417:417:417) (432:432:432))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1088:1088:1088))
        (PORT datab (982:982:982) (963:963:963))
        (PORT datac (939:939:939) (945:945:945))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (984:984:984))
        (PORT datab (1892:1892:1892) (1868:1868:1868))
        (PORT datac (1138:1138:1138) (1096:1096:1096))
        (PORT datad (728:728:728) (724:724:724))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3070:3070:3070) (3076:3076:3076))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1975:1975:1975) (1936:1936:1936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3734:3734:3734) (3855:3855:3855))
        (PORT clk (3263:3263:3263) (3327:3327:3327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3932:3932:3932) (4114:4114:4114))
        (PORT d[1] (3301:3301:3301) (3493:3493:3493))
        (PORT d[2] (3320:3320:3320) (3498:3498:3498))
        (PORT d[3] (3273:3273:3273) (3387:3387:3387))
        (PORT d[4] (2799:2799:2799) (2930:2930:2930))
        (PORT d[5] (2310:2310:2310) (2437:2437:2437))
        (PORT d[6] (3698:3698:3698) (3843:3843:3843))
        (PORT d[7] (3274:3274:3274) (3433:3433:3433))
        (PORT d[8] (3284:3284:3284) (3375:3375:3375))
        (PORT d[9] (1924:1924:1924) (2047:2047:2047))
        (PORT d[10] (4677:4677:4677) (4782:4782:4782))
        (PORT d[11] (4015:4015:4015) (4087:4087:4087))
        (PORT d[12] (2046:2046:2046) (2194:2194:2194))
        (PORT clk (3259:3259:3259) (3323:3323:3323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2062:2062:2062))
        (PORT clk (3259:3259:3259) (3323:3323:3323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3263:3263:3263) (3327:3327:3327))
        (PORT d[0] (3112:3112:3112) (3120:3120:3120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3264:3264:3264) (3328:3328:3328))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3264:3264:3264) (3328:3328:3328))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3264:3264:3264) (3328:3328:3328))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3264:3264:3264) (3328:3328:3328))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3694:3694:3694) (3686:3686:3686))
        (PORT clk (3318:3318:3318) (3305:3305:3305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7048:7048:7048) (7504:7504:7504))
        (PORT d[1] (5493:5493:5493) (5945:5945:5945))
        (PORT d[2] (5343:5343:5343) (5683:5683:5683))
        (PORT d[3] (5990:5990:5990) (6422:6422:6422))
        (PORT d[4] (5081:5081:5081) (5476:5476:5476))
        (PORT d[5] (5805:5805:5805) (6241:6241:6241))
        (PORT d[6] (6773:6773:6773) (7157:7157:7157))
        (PORT d[7] (5039:5039:5039) (5439:5439:5439))
        (PORT d[8] (7933:7933:7933) (8403:8403:8403))
        (PORT d[9] (7087:7087:7087) (7579:7579:7579))
        (PORT d[10] (8404:8404:8404) (8867:8867:8867))
        (PORT d[11] (6960:6960:6960) (7445:7445:7445))
        (PORT d[12] (6209:6209:6209) (6650:6650:6650))
        (PORT clk (3313:3313:3313) (3301:3301:3301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (2030:2030:2030))
        (PORT clk (3313:3313:3313) (3301:3301:3301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3318:3318:3318) (3305:3305:3305))
        (PORT d[0] (2745:2745:2745) (2631:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3319:3319:3319) (3306:3306:3306))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3319:3319:3319) (3306:3306:3306))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3319:3319:3319) (3306:3306:3306))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3319:3319:3319) (3306:3306:3306))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3489:3489:3489))
        (PORT clk (3265:3265:3265) (3328:3328:3328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3959:3959:3959) (4142:4142:4142))
        (PORT d[1] (3058:3058:3058) (3246:3246:3246))
        (PORT d[2] (3274:3274:3274) (3427:3427:3427))
        (PORT d[3] (3257:3257:3257) (3369:3369:3369))
        (PORT d[4] (2828:2828:2828) (2977:2977:2977))
        (PORT d[5] (2621:2621:2621) (2744:2744:2744))
        (PORT d[6] (3718:3718:3718) (3863:3863:3863))
        (PORT d[7] (3923:3923:3923) (4023:4023:4023))
        (PORT d[8] (3596:3596:3596) (3681:3681:3681))
        (PORT d[9] (2270:2270:2270) (2388:2388:2388))
        (PORT d[10] (4956:4956:4956) (5034:5034:5034))
        (PORT d[11] (4031:4031:4031) (4106:4106:4106))
        (PORT d[12] (2009:2009:2009) (2152:2152:2152))
        (PORT clk (3261:3261:3261) (3324:3324:3324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2189:2189:2189))
        (PORT clk (3261:3261:3261) (3324:3324:3324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3265:3265:3265) (3328:3328:3328))
        (PORT d[0] (3082:3082:3082) (3091:3091:3091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3266:3266:3266) (3329:3329:3329))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3266:3266:3266) (3329:3329:3329))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3266:3266:3266) (3329:3329:3329))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3266:3266:3266) (3329:3329:3329))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3380:3380:3380))
        (PORT clk (3283:3283:3283) (3286:3286:3286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7047:7047:7047) (7504:7504:7504))
        (PORT d[1] (5508:5508:5508) (5962:5962:5962))
        (PORT d[2] (4642:4642:4642) (5003:5003:5003))
        (PORT d[3] (7340:7340:7340) (7683:7683:7683))
        (PORT d[4] (6919:6919:6919) (7345:7345:7345))
        (PORT d[5] (6574:6574:6574) (7005:7005:7005))
        (PORT d[6] (6772:6772:6772) (7156:7156:7156))
        (PORT d[7] (5370:5370:5370) (5760:5760:5760))
        (PORT d[8] (7950:7950:7950) (8422:8422:8422))
        (PORT d[9] (7033:7033:7033) (7523:7523:7523))
        (PORT d[10] (8137:8137:8137) (8605:8605:8605))
        (PORT d[11] (6991:6991:6991) (7480:7480:7480))
        (PORT d[12] (6184:6184:6184) (6622:6622:6622))
        (PORT clk (3278:3278:3278) (3282:3282:3282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2161:2161:2161))
        (PORT clk (3278:3278:3278) (3282:3282:3282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3283:3283:3283) (3286:3286:3286))
        (PORT d[0] (2767:2767:2767) (2652:2652:2652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3284:3284:3284) (3287:3287:3287))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3284:3284:3284) (3287:3287:3287))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3284:3284:3284) (3287:3287:3287))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3284:3284:3284) (3287:3287:3287))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1609:1609:1609))
        (PORT datab (3180:3180:3180) (3253:3253:3253))
        (PORT datac (695:695:695) (679:679:679))
        (PORT datad (1015:1015:1015) (999:999:999))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3050:3050:3050) (3205:3205:3205))
        (PORT clk (3403:3403:3403) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3268:3268:3268) (3453:3453:3453))
        (PORT d[1] (3003:3003:3003) (3161:3161:3161))
        (PORT d[2] (2909:2909:2909) (3057:3057:3057))
        (PORT d[3] (3221:3221:3221) (3313:3313:3313))
        (PORT d[4] (2908:2908:2908) (3064:3064:3064))
        (PORT d[5] (2941:2941:2941) (3083:3083:3083))
        (PORT d[6] (3378:3378:3378) (3531:3531:3531))
        (PORT d[7] (4309:4309:4309) (4425:4425:4425))
        (PORT d[8] (3982:3982:3982) (4089:4089:4089))
        (PORT d[9] (2343:2343:2343) (2468:2468:2468))
        (PORT d[10] (4879:4879:4879) (5122:5122:5122))
        (PORT d[11] (4055:4055:4055) (4180:4180:4180))
        (PORT d[12] (2063:2063:2063) (2211:2211:2211))
        (PORT clk (3399:3399:3399) (3425:3425:3425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2236:2236:2236) (2250:2250:2250))
        (PORT clk (3399:3399:3399) (3425:3425:3425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3403:3403:3403) (3429:3429:3429))
        (PORT d[0] (3421:3421:3421) (3407:3407:3407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3430:3430:3430))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3430:3430:3430))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3430:3430:3430))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3430:3430:3430))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3392:3392:3392))
        (PORT clk (3434:3434:3434) (3383:3383:3383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6339:6339:6339) (6797:6797:6797))
        (PORT d[1] (6207:6207:6207) (6681:6681:6681))
        (PORT d[2] (6914:6914:6914) (7370:7370:7370))
        (PORT d[3] (6629:6629:6629) (6979:6979:6979))
        (PORT d[4] (5459:5459:5459) (5882:5882:5882))
        (PORT d[5] (6905:6905:6905) (7381:7381:7381))
        (PORT d[6] (6097:6097:6097) (6487:6487:6487))
        (PORT d[7] (7227:7227:7227) (7700:7700:7700))
        (PORT d[8] (7210:7210:7210) (7680:7680:7680))
        (PORT d[9] (5980:5980:5980) (6478:6478:6478))
        (PORT d[10] (7398:7398:7398) (7862:7862:7862))
        (PORT d[11] (7355:7355:7355) (7880:7880:7880))
        (PORT d[12] (7408:7408:7408) (7929:7929:7929))
        (PORT clk (3429:3429:3429) (3379:3379:3379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2453:2453:2453) (2430:2430:2430))
        (PORT clk (3429:3429:3429) (3379:3379:3379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3434:3434:3434) (3383:3383:3383))
        (PORT d[0] (3963:3963:3963) (3834:3834:3834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3384:3384:3384))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3384:3384:3384))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3384:3384:3384))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3384:3384:3384))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2443:2443:2443))
        (PORT clk (3344:3344:3344) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2869:2869:2869))
        (PORT d[1] (4234:4234:4234) (4495:4495:4495))
        (PORT d[2] (3799:3799:3799) (3966:3966:3966))
        (PORT d[3] (3631:3631:3631) (3814:3814:3814))
        (PORT d[4] (2755:2755:2755) (2876:2876:2876))
        (PORT d[5] (2845:2845:2845) (2958:2958:2958))
        (PORT d[6] (3248:3248:3248) (3405:3405:3405))
        (PORT d[7] (3275:3275:3275) (3417:3417:3417))
        (PORT d[8] (3378:3378:3378) (3567:3567:3567))
        (PORT d[9] (3308:3308:3308) (3318:3318:3318))
        (PORT d[10] (3037:3037:3037) (3090:3090:3090))
        (PORT d[11] (3280:3280:3280) (3329:3329:3329))
        (PORT d[12] (2452:2452:2452) (2632:2632:2632))
        (PORT clk (3340:3340:3340) (3386:3386:3386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2240:2240:2240))
        (PORT clk (3340:3340:3340) (3386:3386:3386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3344:3344:3344) (3390:3390:3390))
        (PORT d[0] (2537:2537:2537) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3345:3345:3345) (3391:3391:3391))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3345:3345:3345) (3391:3391:3391))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3345:3345:3345) (3391:3391:3391))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3345:3345:3345) (3391:3391:3391))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4108:4108:4108) (4169:4169:4169))
        (PORT clk (3260:3260:3260) (3271:3271:3271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3724:3724:3724))
        (PORT d[1] (3503:3503:3503) (3763:3763:3763))
        (PORT d[2] (5275:5275:5275) (5550:5550:5550))
        (PORT d[3] (3779:3779:3779) (4023:4023:4023))
        (PORT d[4] (5613:5613:5613) (5871:5871:5871))
        (PORT d[5] (4921:4921:4921) (5234:5234:5234))
        (PORT d[6] (4430:4430:4430) (4707:4707:4707))
        (PORT d[7] (3778:3778:3778) (4003:4003:4003))
        (PORT d[8] (4222:4222:4222) (4516:4516:4516))
        (PORT d[9] (3504:3504:3504) (3761:3761:3761))
        (PORT d[10] (6939:6939:6939) (7336:7336:7336))
        (PORT d[11] (4196:4196:4196) (4466:4466:4466))
        (PORT d[12] (4082:4082:4082) (4350:4350:4350))
        (PORT clk (3255:3255:3255) (3267:3267:3267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2517:2517:2517))
        (PORT clk (3255:3255:3255) (3267:3267:3267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3260:3260:3260) (3271:3271:3271))
        (PORT d[0] (3857:3857:3857) (3774:3774:3774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3261:3261:3261) (3272:3272:3272))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3261:3261:3261) (3272:3272:3272))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3261:3261:3261) (3272:3272:3272))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3261:3261:3261) (3272:3272:3272))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1664:1664:1664) (1755:1755:1755))
        (PORT datab (1259:1259:1259) (1210:1210:1210))
        (PORT datac (1719:1719:1719) (1723:1723:1723))
        (PORT datad (2173:2173:2173) (2248:2248:2248))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3510:3510:3510))
        (PORT clk (3295:3295:3295) (3332:3332:3332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3207:3207:3207) (3388:3388:3388))
        (PORT d[1] (2955:2955:2955) (3110:3110:3110))
        (PORT d[2] (3192:3192:3192) (3315:3315:3315))
        (PORT d[3] (3187:3187:3187) (3277:3277:3277))
        (PORT d[4] (2935:2935:2935) (3079:3079:3079))
        (PORT d[5] (3342:3342:3342) (3464:3464:3464))
        (PORT d[6] (3746:3746:3746) (3934:3934:3934))
        (PORT d[7] (3954:3954:3954) (4072:4072:4072))
        (PORT d[8] (4006:4006:4006) (4111:4111:4111))
        (PORT d[9] (2343:2343:2343) (2469:2469:2469))
        (PORT d[10] (4937:4937:4937) (5188:5188:5188))
        (PORT d[11] (3689:3689:3689) (3822:3822:3822))
        (PORT d[12] (2044:2044:2044) (2191:2191:2191))
        (PORT clk (3291:3291:3291) (3328:3328:3328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2377:2377:2377))
        (PORT clk (3291:3291:3291) (3328:3328:3328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3295:3295:3295) (3332:3332:3332))
        (PORT d[0] (3292:3292:3292) (3254:3254:3254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3296:3296:3296) (3333:3333:3333))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3296:3296:3296) (3333:3333:3333))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3296:3296:3296) (3333:3333:3333))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3296:3296:3296) (3333:3333:3333))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3722:3722:3722) (3724:3724:3724))
        (PORT clk (3404:3404:3404) (3354:3354:3354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6331:6331:6331) (6788:6788:6788))
        (PORT d[1] (5927:5927:5927) (6405:6405:6405))
        (PORT d[2] (6597:6597:6597) (7057:7057:7057))
        (PORT d[3] (6626:6626:6626) (6969:6969:6969))
        (PORT d[4] (5855:5855:5855) (6294:6294:6294))
        (PORT d[5] (6930:6930:6930) (7409:7409:7409))
        (PORT d[6] (6058:6058:6058) (6442:6442:6442))
        (PORT d[7] (6859:6859:6859) (7332:7332:7332))
        (PORT d[8] (6905:6905:6905) (7381:7381:7381))
        (PORT d[9] (5979:5979:5979) (6477:6477:6477))
        (PORT d[10] (7365:7365:7365) (7827:7827:7827))
        (PORT d[11] (5897:5897:5897) (6386:6386:6386))
        (PORT d[12] (7373:7373:7373) (7892:7892:7892))
        (PORT clk (3399:3399:3399) (3350:3350:3350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2154:2154:2154) (2155:2155:2155))
        (PORT clk (3399:3399:3399) (3350:3350:3350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3404:3404:3404) (3354:3354:3354))
        (PORT d[0] (3683:3683:3683) (3570:3570:3570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3405:3405:3405) (3355:3355:3355))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3405:3405:3405) (3355:3355:3355))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3405:3405:3405) (3355:3355:3355))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3405:3405:3405) (3355:3355:3355))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3058:3058:3058) (3188:3188:3188))
        (PORT clk (3242:3242:3242) (3309:3309:3309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (2844:2844:2844))
        (PORT d[1] (3020:3020:3020) (3164:3164:3164))
        (PORT d[2] (3206:3206:3206) (3353:3353:3353))
        (PORT d[3] (2899:2899:2899) (3010:3010:3010))
        (PORT d[4] (2879:2879:2879) (3027:3027:3027))
        (PORT d[5] (2968:2968:2968) (3088:3088:3088))
        (PORT d[6] (3348:3348:3348) (3498:3498:3498))
        (PORT d[7] (3596:3596:3596) (3704:3704:3704))
        (PORT d[8] (3575:3575:3575) (3660:3660:3660))
        (PORT d[9] (1930:1930:1930) (2056:2056:2056))
        (PORT d[10] (4583:4583:4583) (4868:4868:4868))
        (PORT d[11] (3316:3316:3316) (3417:3417:3417))
        (PORT d[12] (2047:2047:2047) (2196:2196:2196))
        (PORT clk (3238:3238:3238) (3305:3305:3305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2424:2424:2424) (2374:2374:2374))
        (PORT clk (3238:3238:3238) (3305:3305:3305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3242:3242:3242) (3309:3309:3309))
        (PORT d[0] (3362:3362:3362) (3330:3330:3330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3243:3243:3243) (3310:3310:3310))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3243:3243:3243) (3310:3310:3310))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3243:3243:3243) (3310:3310:3310))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3243:3243:3243) (3310:3310:3310))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3326:3326:3326))
        (PORT clk (3309:3309:3309) (3295:3295:3295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6686:6686:6686) (7141:7141:7141))
        (PORT d[1] (6579:6579:6579) (7045:7045:7045))
        (PORT d[2] (4645:4645:4645) (5008:5008:5008))
        (PORT d[3] (7319:7319:7319) (7660:7660:7660))
        (PORT d[4] (6556:6556:6556) (6989:6989:6989))
        (PORT d[5] (5886:5886:5886) (6376:6376:6376))
        (PORT d[6] (6435:6435:6435) (6823:6823:6823))
        (PORT d[7] (5733:5733:5733) (6116:6116:6116))
        (PORT d[8] (7629:7629:7629) (8105:8105:8105))
        (PORT d[9] (6706:6706:6706) (7201:7201:7201))
        (PORT d[10] (7767:7767:7767) (8241:8241:8241))
        (PORT d[11] (7696:7696:7696) (8215:8215:8215))
        (PORT d[12] (7730:7730:7730) (8250:8250:8250))
        (PORT clk (3304:3304:3304) (3291:3291:3291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2311:2311:2311))
        (PORT clk (3304:3304:3304) (3291:3291:3291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3309:3309:3309) (3295:3295:3295))
        (PORT d[0] (3068:3068:3068) (2951:2951:2951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3310:3310:3310) (3296:3296:3296))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3310:3310:3310) (3296:3296:3296))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3310:3310:3310) (3296:3296:3296))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3310:3310:3310) (3296:3296:3296))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3488:3488:3488) (3671:3671:3671))
        (PORT clk (3458:3458:3458) (3440:3440:3440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3256:3256:3256) (3430:3430:3430))
        (PORT d[1] (3374:3374:3374) (3560:3560:3560))
        (PORT d[2] (3191:3191:3191) (3300:3300:3300))
        (PORT d[3] (3375:3375:3375) (3535:3535:3535))
        (PORT d[4] (3239:3239:3239) (3423:3423:3423))
        (PORT d[5] (3022:3022:3022) (3169:3169:3169))
        (PORT d[6] (3715:3715:3715) (3892:3892:3892))
        (PORT d[7] (3555:3555:3555) (3667:3667:3667))
        (PORT d[8] (3582:3582:3582) (3683:3683:3683))
        (PORT d[9] (2336:2336:2336) (2493:2493:2493))
        (PORT d[10] (4625:4625:4625) (4875:4875:4875))
        (PORT d[11] (4069:4069:4069) (4193:4193:4193))
        (PORT d[12] (2417:2417:2417) (2597:2597:2597))
        (PORT clk (3454:3454:3454) (3436:3436:3436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2499:2499:2499))
        (PORT clk (3454:3454:3454) (3436:3436:3436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3458:3458:3458) (3440:3440:3440))
        (PORT d[0] (3456:3456:3456) (3456:3456:3456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3459:3459:3459) (3441:3441:3441))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3459:3459:3459) (3441:3441:3441))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3459:3459:3459) (3441:3441:3441))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3459:3459:3459) (3441:3441:3441))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4106:4106:4106) (4106:4106:4106))
        (PORT clk (3365:3365:3365) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6246:6246:6246) (6692:6692:6692))
        (PORT d[1] (6251:6251:6251) (6721:6721:6721))
        (PORT d[2] (6506:6506:6506) (6960:6960:6960))
        (PORT d[3] (5637:5637:5637) (6010:6010:6010))
        (PORT d[4] (5841:5841:5841) (6279:6279:6279))
        (PORT d[5] (6516:6516:6516) (6991:6991:6991))
        (PORT d[6] (5706:5706:5706) (6087:6087:6087))
        (PORT d[7] (6264:6264:6264) (6757:6757:6757))
        (PORT d[8] (6499:6499:6499) (6972:6972:6972))
        (PORT d[9] (6678:6678:6678) (7196:7196:7196))
        (PORT d[10] (6649:6649:6649) (7121:7121:7121))
        (PORT d[11] (6614:6614:6614) (7139:7139:7139))
        (PORT d[12] (6615:6615:6615) (7134:7134:7134))
        (PORT clk (3360:3360:3360) (3355:3355:3355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2159:2159:2159))
        (PORT clk (3360:3360:3360) (3355:3355:3355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3365:3365:3365) (3359:3359:3359))
        (PORT d[0] (4401:4401:4401) (4279:4279:4279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3366:3366:3366) (3360:3360:3360))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3366:3366:3366) (3360:3360:3360))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3366:3366:3366) (3360:3360:3360))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3366:3366:3366) (3360:3360:3360))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2383:2383:2383) (2453:2453:2453))
        (PORT datab (1973:1973:1973) (1897:1897:1897))
        (PORT datac (1627:1627:1627) (1711:1711:1711))
        (PORT datad (1715:1715:1715) (1716:1716:1716))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3138:3138:3138) (3341:3341:3341))
        (PORT clk (3432:3432:3432) (3418:3418:3418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3367:3367:3367))
        (PORT d[1] (3061:3061:3061) (3251:3251:3251))
        (PORT d[2] (3219:3219:3219) (3332:3332:3332))
        (PORT d[3] (3376:3376:3376) (3536:3536:3536))
        (PORT d[4] (3269:3269:3269) (3453:3453:3453))
        (PORT d[5] (3377:3377:3377) (3514:3514:3514))
        (PORT d[6] (3436:3436:3436) (3631:3631:3631))
        (PORT d[7] (3267:3267:3267) (3390:3390:3390))
        (PORT d[8] (3594:3594:3594) (3697:3697:3697))
        (PORT d[9] (2374:2374:2374) (2534:2534:2534))
        (PORT d[10] (4946:4946:4946) (5187:5187:5187))
        (PORT d[11] (3732:3732:3732) (3868:3868:3868))
        (PORT d[12] (2476:2476:2476) (2658:2658:2658))
        (PORT clk (3428:3428:3428) (3414:3414:3414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (2849:2849:2849))
        (PORT clk (3428:3428:3428) (3414:3414:3414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3432:3432:3432) (3418:3418:3418))
        (PORT d[0] (3428:3428:3428) (3421:3421:3421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3433:3433:3433) (3419:3419:3419))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3433:3433:3433) (3419:3419:3419))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3433:3433:3433) (3419:3419:3419))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3433:3433:3433) (3419:3419:3419))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2448:2448:2448))
        (PORT clk (3342:3342:3342) (3322:3322:3322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6278:6278:6278) (6726:6726:6726))
        (PORT d[1] (6296:6296:6296) (6756:6756:6756))
        (PORT d[2] (6539:6539:6539) (6994:6994:6994))
        (PORT d[3] (5693:5693:5693) (6061:6061:6061))
        (PORT d[4] (5854:5854:5854) (6292:6292:6292))
        (PORT d[5] (6554:6554:6554) (7033:7033:7033))
        (PORT d[6] (5713:5713:5713) (6094:6094:6094))
        (PORT d[7] (5891:5891:5891) (6374:6374:6374))
        (PORT d[8] (6218:6218:6218) (6702:6702:6702))
        (PORT d[9] (6356:6356:6356) (6887:6887:6887))
        (PORT d[10] (6272:6272:6272) (6745:6745:6745))
        (PORT d[11] (6501:6501:6501) (6998:6998:6998))
        (PORT d[12] (6629:6629:6629) (7153:7153:7153))
        (PORT clk (3337:3337:3337) (3318:3318:3318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (2592:2592:2592))
        (PORT clk (3337:3337:3337) (3318:3318:3318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3342:3342:3342) (3322:3322:3322))
        (PORT d[0] (4614:4614:4614) (4723:4723:4723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3343:3343:3343) (3323:3323:3323))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3343:3343:3343) (3323:3323:3323))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3343:3343:3343) (3323:3323:3323))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3343:3343:3343) (3323:3323:3323))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2380:2380:2380) (2450:2450:2450))
        (PORT datab (2291:2291:2291) (2272:2272:2272))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (2138:2138:2138) (2196:2196:2196))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[10\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1985:1985:1985) (1975:1975:1975))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3390:3390:3390) (3413:3413:3413))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1775:1775:1775) (1790:1790:1790))
        (PORT sload (3847:3847:3847) (3946:3946:3946))
        (PORT ena (2541:2541:2541) (2577:2577:2577))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1965:1965:1965))
        (PORT asdata (1151:1151:1151) (1154:1154:1154))
        (PORT ena (2699:2699:2699) (2564:2564:2564))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1952:1952:1952))
        (PORT asdata (1136:1136:1136) (1149:1149:1149))
        (PORT ena (2549:2549:2549) (2470:2470:2470))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1929:1929:1929))
        (PORT asdata (1152:1152:1152) (1155:1155:1155))
        (PORT ena (2650:2650:2650) (2577:2577:2577))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (955:955:955) (960:960:960))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1927:1927:1927))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3054:3054:3054) (2993:2993:2993))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1758:1758:1758))
        (PORT datab (770:770:770) (786:786:786))
        (PORT datac (1093:1093:1093) (1142:1142:1142))
        (PORT datad (1450:1450:1450) (1480:1480:1480))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[10\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1183:1183:1183))
        (PORT datab (742:742:742) (776:776:776))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1008:1008:1008) (999:999:999))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2057:2057:2057))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2523:2523:2523) (2432:2432:2432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2025:2025:2025))
        (PORT asdata (1392:1392:1392) (1362:1362:1362))
        (PORT ena (1688:1688:1688) (1619:1619:1619))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (731:731:731) (741:741:741))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1980:1980:1980))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2599:2599:2599) (2522:2522:2522))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1968:1968:1968))
        (PORT asdata (819:819:819) (823:823:823))
        (PORT ena (2384:2384:2384) (2333:2333:2333))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[10\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1226:1226:1226))
        (PORT datab (1185:1185:1185) (1238:1238:1238))
        (PORT datac (1018:1018:1018) (1046:1046:1046))
        (PORT datad (1155:1155:1155) (1199:1199:1199))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[10\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (PORT datab (684:684:684) (722:722:722))
        (PORT datac (1143:1143:1143) (1200:1200:1200))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[10\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1137:1137:1137))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (393:393:393) (393:393:393))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1280:1280:1280))
        (PORT datac (1502:1502:1502) (1497:1497:1497))
        (PORT datad (227:227:227) (250:250:250))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (792:792:792) (835:835:835))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2550:2550:2550))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1762:1762:1762) (1743:1743:1743))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (425:425:425) (442:442:442))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1980:1980:1980))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1171:1171:1171) (1164:1164:1164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2052:2052:2052))
        (PORT asdata (1144:1144:1144) (1149:1149:1149))
        (PORT ena (1976:1976:1976) (1900:1900:1900))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2012:2012:2012))
        (PORT asdata (1144:1144:1144) (1149:1149:1149))
        (PORT ena (1385:1385:1385) (1354:1354:1354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1970:1970:1970) (1962:1962:1962))
        (PORT asdata (1128:1128:1128) (1128:1128:1128))
        (PORT ena (2232:2232:2232) (2159:2159:2159))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[9\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (528:528:528))
        (PORT datab (592:592:592) (658:658:658))
        (PORT datad (561:561:561) (642:642:642))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[9\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (830:830:830))
        (PORT datab (1028:1028:1028) (1073:1073:1073))
        (PORT datad (404:404:404) (412:412:412))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (753:753:753) (761:761:761))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2057:2057:2057))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2523:2523:2523) (2432:2432:2432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1949:1949:1949))
        (PORT asdata (815:815:815) (820:820:820))
        (PORT ena (1359:1359:1359) (1316:1316:1316))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (1940:1940:1940))
        (PORT asdata (841:841:841) (855:855:855))
        (PORT ena (1190:1190:1190) (1180:1180:1180))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2010:2010:2010))
        (PORT asdata (1128:1128:1128) (1128:1128:1128))
        (PORT ena (2331:2331:2331) (2258:2258:2258))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[9\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1444:1444:1444) (1506:1506:1506))
        (PORT datab (984:984:984) (1029:1029:1029))
        (PORT datac (1103:1103:1103) (1140:1140:1140))
        (PORT datad (1074:1074:1074) (1116:1116:1116))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[9\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1240:1240:1240))
        (PORT datab (1237:1237:1237) (1257:1257:1257))
        (PORT datac (1054:1054:1054) (1095:1095:1095))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[9\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (770:770:770))
        (PORT datab (411:411:411) (421:421:421))
        (PORT datad (700:700:700) (680:680:680))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1280:1280:1280))
        (PORT datac (719:719:719) (727:727:727))
        (PORT datad (1374:1374:1374) (1397:1397:1397))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2057:2057:2057))
        (PORT asdata (1387:1387:1387) (1379:1379:1379))
        (PORT ena (2523:2523:2523) (2432:2432:2432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (953:953:953) (947:947:947))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1992:1992:1992))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2319:2319:2319) (2234:2234:2234))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1797:1797:1797))
        (PORT asdata (642:642:642) (672:672:672))
        (PORT ena (2884:2884:2884) (2796:2796:2796))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (779:779:779) (785:785:785))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2121:2121:2121))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2258:2258:2258) (2189:2189:2189))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[8\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1301:1301:1301))
        (PORT datab (1202:1202:1202) (1244:1244:1244))
        (PORT datac (1140:1140:1140) (1197:1197:1197))
        (PORT datad (1017:1017:1017) (1026:1026:1026))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[8\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (782:782:782) (832:832:832))
        (PORT datac (1141:1141:1141) (1198:1198:1198))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (982:982:982) (978:978:978))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2161:2161:2161))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2018:2018:2018) (1975:1975:1975))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1965:1965:1965))
        (PORT asdata (1365:1365:1365) (1351:1351:1351))
        (PORT ena (2699:2699:2699) (2564:2564:2564))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1929:1929:1929))
        (PORT asdata (1366:1366:1366) (1352:1352:1352))
        (PORT ena (2650:2650:2650) (2577:2577:2577))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (984:984:984) (977:977:977))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1927:1927:1927))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3054:3054:3054) (2993:2993:2993))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[8\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1027:1027:1027))
        (PORT datab (314:314:314) (402:402:402))
        (PORT datac (1070:1070:1070) (1110:1110:1110))
        (PORT datad (1101:1101:1101) (1141:1141:1141))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[8\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (571:571:571))
        (PORT datab (692:692:692) (733:733:733))
        (PORT datac (620:620:620) (593:593:593))
        (PORT datad (1156:1156:1156) (1201:1201:1201))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[8\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (1113:1113:1113) (1146:1146:1146))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1590:1590:1590) (1591:1591:1591))
        (PORT datab (1284:1284:1284) (1299:1299:1299))
        (PORT datad (250:250:250) (273:273:273))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (737:737:737))
        (PORT datab (1012:1012:1012) (1056:1056:1056))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1157:1157:1157))
        (PORT datab (445:445:445) (448:448:448))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (739:739:739))
        (PORT datab (1012:1012:1012) (1056:1056:1056))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[10\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1263:1263:1263))
        (PORT datab (1298:1298:1298) (1286:1286:1286))
        (PORT datac (3355:3355:3355) (3564:3564:3564))
        (PORT datad (394:394:394) (396:396:396))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1157:1157:1157))
        (PORT datab (708:708:708) (747:747:747))
        (PORT datad (1117:1117:1117) (1171:1171:1171))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (459:459:459))
        (PORT datab (682:682:682) (725:725:725))
        (PORT datad (1068:1068:1068) (1113:1113:1113))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (396:396:396))
        (PORT datab (1349:1349:1349) (1378:1378:1378))
        (PORT datac (1117:1117:1117) (1177:1177:1177))
        (PORT datad (1052:1052:1052) (1094:1094:1094))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1206:1206:1206))
        (PORT datab (1146:1146:1146) (1207:1207:1207))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1198:1198:1198))
        (PORT datab (593:593:593) (688:688:688))
        (PORT datac (699:699:699) (704:704:704))
        (PORT datad (675:675:675) (678:678:678))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[10\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (403:403:403))
        (PORT datac (549:549:549) (640:640:640))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[10\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (766:766:766))
        (PORT datab (1090:1090:1090) (1123:1123:1123))
        (PORT datad (1033:1033:1033) (1071:1071:1071))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (813:813:813))
        (PORT datab (1622:1622:1622) (1631:1631:1631))
        (PORT datac (755:755:755) (817:817:817))
        (PORT datad (1025:1025:1025) (1069:1069:1069))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1383:1383:1383))
        (PORT datab (1109:1109:1109) (1143:1143:1143))
        (PORT datac (1259:1259:1259) (1283:1283:1283))
        (PORT datad (710:710:710) (712:712:712))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (870:870:870))
        (PORT datab (824:824:824) (876:876:876))
        (PORT datad (740:740:740) (784:784:784))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1263:1263:1263))
        (PORT datab (823:823:823) (878:878:878))
        (PORT datac (656:656:656) (679:679:679))
        (PORT datad (750:750:750) (753:753:753))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1175:1175:1175))
        (PORT datab (1316:1316:1316) (1339:1339:1339))
        (PORT datac (591:591:591) (569:569:569))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[9\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (1247:1247:1247) (1299:1299:1299))
        (PORT datac (225:225:225) (256:256:256))
        (PORT datad (1286:1286:1286) (1301:1301:1301))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (791:791:791))
        (PORT datab (1030:1030:1030) (1006:1006:1006))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (781:781:781))
        (PORT datab (766:766:766) (762:762:762))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (835:835:835))
        (PORT datab (770:770:770) (786:786:786))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[10\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (798:798:798))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1611:1611:1611) (1621:1621:1621))
        (PORT datad (684:684:684) (687:687:687))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[10\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1266:1266:1266))
        (PORT datab (1800:1800:1800) (1778:1778:1778))
        (PORT datac (397:397:397) (401:401:401))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2055:2055:2055))
        (PORT asdata (1174:1174:1174) (1187:1187:1187))
        (PORT ena (1956:1956:1956) (1942:1942:1942))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (254:254:254) (298:298:298))
        (PORT datac (1135:1135:1135) (1191:1191:1191))
        (PORT datad (1029:1029:1029) (1053:1053:1053))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|DR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2123:2123:2123))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1400:1400:1400) (1361:1361:1361))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1681:1681:1681) (1747:1747:1747))
        (PORT datab (1470:1470:1470) (1521:1521:1521))
        (PORT datac (1426:1426:1426) (1479:1479:1479))
        (PORT datad (1355:1355:1355) (1371:1371:1371))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1878:1878:1878))
        (PORT asdata (1047:1047:1047) (1033:1033:1033))
        (PORT ena (2373:2373:2373) (2321:2321:2321))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1112:1112:1112))
        (PORT datab (1102:1102:1102) (1119:1119:1119))
        (PORT datac (816:816:816) (881:881:881))
        (PORT datad (860:860:860) (918:918:918))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (1104:1104:1104) (1151:1151:1151))
        (PORT datad (712:712:712) (714:714:714))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1351:1351:1351))
        (PORT datab (1305:1305:1305) (1317:1317:1317))
        (PORT datac (896:896:896) (957:957:957))
        (PORT datad (858:858:858) (918:918:918))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (PORT datab (2050:2050:2050) (2081:2081:2081))
        (PORT datac (1108:1108:1108) (1144:1144:1144))
        (PORT datad (624:624:624) (614:614:614))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (475:475:475))
        (PORT datab (1704:1704:1704) (1716:1716:1716))
        (PORT datad (228:228:228) (251:251:251))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1707:1707:1707) (1727:1727:1727))
        (PORT datad (718:718:718) (723:723:723))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (3100:3100:3100))
        (PORT clk (3355:3355:3355) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4260:4260:4260) (4438:4438:4438))
        (PORT d[1] (3317:3317:3317) (3471:3471:3471))
        (PORT d[2] (3318:3318:3318) (3498:3498:3498))
        (PORT d[3] (3426:3426:3426) (3640:3640:3640))
        (PORT d[4] (3318:3318:3318) (3499:3499:3499))
        (PORT d[5] (2339:2339:2339) (2477:2477:2477))
        (PORT d[6] (2975:2975:2975) (3089:3089:3089))
        (PORT d[7] (3900:3900:3900) (4015:4015:4015))
        (PORT d[8] (3672:3672:3672) (3872:3872:3872))
        (PORT d[9] (2353:2353:2353) (2519:2519:2519))
        (PORT d[10] (4500:4500:4500) (4702:4702:4702))
        (PORT d[11] (3358:3358:3358) (3463:3463:3463))
        (PORT d[12] (3817:3817:3817) (3976:3976:3976))
        (PORT clk (3351:3351:3351) (3406:3406:3406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2261:2261:2261))
        (PORT clk (3351:3351:3351) (3406:3406:3406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3355:3355:3355) (3410:3410:3410))
        (PORT d[0] (3188:3188:3188) (3231:3231:3231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3356:3356:3356) (3411:3411:3411))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3356:3356:3356) (3411:3411:3411))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3356:3356:3356) (3411:3411:3411))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3356:3356:3356) (3411:3411:3411))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6888:6888:6888) (6966:6966:6966))
        (PORT clk (3282:3282:3282) (3280:3280:3280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6845:6845:6845) (7235:7235:7235))
        (PORT d[1] (6239:6239:6239) (6693:6693:6693))
        (PORT d[2] (5762:5762:5762) (6165:6165:6165))
        (PORT d[3] (6917:6917:6917) (7318:7318:7318))
        (PORT d[4] (5148:5148:5148) (5565:5565:5565))
        (PORT d[5] (5114:5114:5114) (5532:5532:5532))
        (PORT d[6] (5939:5939:5939) (6394:6394:6394))
        (PORT d[7] (5100:5100:5100) (5516:5516:5516))
        (PORT d[8] (6775:6775:6775) (7165:7165:7165))
        (PORT d[9] (6902:6902:6902) (7328:7328:7328))
        (PORT d[10] (8034:8034:8034) (8523:8523:8523))
        (PORT d[11] (5916:5916:5916) (6367:6367:6367))
        (PORT d[12] (5129:5129:5129) (5541:5541:5541))
        (PORT clk (3277:3277:3277) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2236:2236:2236))
        (PORT clk (3277:3277:3277) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3282:3282:3282) (3280:3280:3280))
        (PORT d[0] (5491:5491:5491) (5350:5350:5350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3283:3283:3283) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3283:3283:3283) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3283:3283:3283) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3283:3283:3283) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2440:2440:2440))
        (PORT clk (3461:3461:3461) (3444:3444:3444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4267:4267:4267) (4504:4504:4504))
        (PORT d[1] (3888:3888:3888) (4168:4168:4168))
        (PORT d[2] (3966:3966:3966) (4174:4174:4174))
        (PORT d[3] (3861:3861:3861) (4115:4115:4115))
        (PORT d[4] (2824:2824:2824) (2962:2962:2962))
        (PORT d[5] (2796:2796:2796) (2957:2957:2957))
        (PORT d[6] (3370:3370:3370) (3521:3521:3521))
        (PORT d[7] (4080:4080:4080) (4271:4271:4271))
        (PORT d[8] (3071:3071:3071) (3240:3240:3240))
        (PORT d[9] (3064:3064:3064) (3259:3259:3259))
        (PORT d[10] (2988:2988:2988) (3118:3118:3118))
        (PORT d[11] (4119:4119:4119) (4251:4251:4251))
        (PORT d[12] (3096:3096:3096) (3276:3276:3276))
        (PORT clk (3457:3457:3457) (3440:3440:3440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (2662:2662:2662))
        (PORT clk (3457:3457:3457) (3440:3440:3440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3461:3461:3461) (3444:3444:3444))
        (PORT d[0] (3402:3402:3402) (3425:3425:3425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3445:3445:3445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3445:3445:3445))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3445:3445:3445))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3445:3445:3445))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5095:5095:5095) (5191:5191:5191))
        (PORT clk (3443:3443:3443) (3396:3396:3396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5336:5336:5336) (5671:5671:5671))
        (PORT d[1] (4708:4708:4708) (5088:5088:5088))
        (PORT d[2] (6190:6190:6190) (6588:6588:6588))
        (PORT d[3] (4612:4612:4612) (4941:4941:4941))
        (PORT d[4] (4734:4734:4734) (5107:5107:5107))
        (PORT d[5] (4698:4698:4698) (5067:5067:5067))
        (PORT d[6] (6039:6039:6039) (6398:6398:6398))
        (PORT d[7] (4667:4667:4667) (5037:5037:5037))
        (PORT d[8] (8570:8570:8570) (8956:8956:8956))
        (PORT d[9] (5089:5089:5089) (5449:5449:5449))
        (PORT d[10] (5389:5389:5389) (5797:5797:5797))
        (PORT d[11] (5107:5107:5107) (5514:5514:5514))
        (PORT d[12] (5774:5774:5774) (6177:6177:6177))
        (PORT clk (3438:3438:3438) (3392:3392:3392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2470:2470:2470))
        (PORT clk (3438:3438:3438) (3392:3392:3392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3443:3443:3443) (3396:3396:3396))
        (PORT d[0] (5340:5340:5340) (5327:5327:5327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3444:3444:3444) (3397:3397:3397))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3444:3444:3444) (3397:3397:3397))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3444:3444:3444) (3397:3397:3397))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3444:3444:3444) (3397:3397:3397))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3440:3440:3440))
        (PORT clk (3398:3398:3398) (3435:3435:3435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3517:3517:3517) (3731:3731:3731))
        (PORT d[1] (3410:3410:3410) (3607:3607:3607))
        (PORT d[2] (3945:3945:3945) (4073:4073:4073))
        (PORT d[3] (3778:3778:3778) (3985:3985:3985))
        (PORT d[4] (3601:3601:3601) (3777:3777:3777))
        (PORT d[5] (2326:2326:2326) (2449:2449:2449))
        (PORT d[6] (2683:2683:2683) (2808:2808:2808))
        (PORT d[7] (3939:3939:3939) (4056:4056:4056))
        (PORT d[8] (3500:3500:3500) (3697:3697:3697))
        (PORT d[9] (2919:2919:2919) (3066:3066:3066))
        (PORT d[10] (4057:4057:4057) (4180:4180:4180))
        (PORT d[11] (3398:3398:3398) (3507:3507:3507))
        (PORT d[12] (2777:2777:2777) (2927:2927:2927))
        (PORT clk (3394:3394:3394) (3431:3431:3431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2467:2467:2467))
        (PORT clk (3394:3394:3394) (3431:3431:3431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3398:3398:3398) (3435:3435:3435))
        (PORT d[0] (3486:3486:3486) (3512:3512:3512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3399:3399:3399) (3436:3436:3436))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3399:3399:3399) (3436:3436:3436))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3399:3399:3399) (3436:3436:3436))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3399:3399:3399) (3436:3436:3436))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6531:6531:6531) (6620:6620:6620))
        (PORT clk (3239:3239:3239) (3233:3233:3233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7158:7158:7158) (7550:7550:7550))
        (PORT d[1] (6274:6274:6274) (6730:6730:6730))
        (PORT d[2] (5399:5399:5399) (5802:5802:5802))
        (PORT d[3] (6915:6915:6915) (7319:7319:7319))
        (PORT d[4] (5129:5129:5129) (5545:5545:5545))
        (PORT d[5] (5106:5106:5106) (5522:5522:5522))
        (PORT d[6] (6272:6272:6272) (6722:6722:6722))
        (PORT d[7] (5080:5080:5080) (5494:5494:5494))
        (PORT d[8] (7142:7142:7142) (7531:7531:7531))
        (PORT d[9] (6941:6941:6941) (7371:7371:7371))
        (PORT d[10] (8417:8417:8417) (8904:8904:8904))
        (PORT d[11] (5147:5147:5147) (5558:5558:5558))
        (PORT d[12] (5126:5126:5126) (5540:5540:5540))
        (PORT clk (3234:3234:3234) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2150:2150:2150))
        (PORT clk (3234:3234:3234) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3239:3239:3239) (3233:3233:3233))
        (PORT d[0] (4852:4852:4852) (4790:4790:4790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3240:3240:3240) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3240:3240:3240) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3240:3240:3240) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3240:3240:3240) (3234:3234:3234))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (3424:3424:3424))
        (PORT clk (3348:3348:3348) (3403:3403:3403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3772:3772:3772))
        (PORT d[1] (3083:3083:3083) (3286:3286:3286))
        (PORT d[2] (3647:3647:3647) (3815:3815:3815))
        (PORT d[3] (3481:3481:3481) (3697:3697:3697))
        (PORT d[4] (3627:3627:3627) (3805:3805:3805))
        (PORT d[5] (3906:3906:3906) (4056:4056:4056))
        (PORT d[6] (2964:2964:2964) (3077:3077:3077))
        (PORT d[7] (3563:3563:3563) (3721:3721:3721))
        (PORT d[8] (3731:3731:3731) (3921:3921:3921))
        (PORT d[9] (2904:2904:2904) (3049:3049:3049))
        (PORT d[10] (4526:4526:4526) (4730:4730:4730))
        (PORT d[11] (3366:3366:3366) (3471:3471:3471))
        (PORT d[12] (2428:2428:2428) (2611:2611:2611))
        (PORT clk (3344:3344:3344) (3399:3399:3399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (2625:2625:2625))
        (PORT clk (3344:3344:3344) (3399:3399:3399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3348:3348:3348) (3403:3403:3403))
        (PORT d[0] (3475:3475:3475) (3523:3523:3523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3349:3349:3349) (3404:3404:3404))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3349:3349:3349) (3404:3404:3404))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3349:3349:3349) (3404:3404:3404))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3349:3349:3349) (3404:3404:3404))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6540:6540:6540) (6631:6631:6631))
        (PORT clk (3228:3228:3228) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6830:6830:6830) (7225:7225:7225))
        (PORT d[1] (6247:6247:6247) (6702:6702:6702))
        (PORT d[2] (5044:5044:5044) (5458:5458:5458))
        (PORT d[3] (6960:6960:6960) (7367:7367:7367))
        (PORT d[4] (5115:5115:5115) (5531:5531:5531))
        (PORT d[5] (5101:5101:5101) (5511:5511:5511))
        (PORT d[6] (5939:5939:5939) (6395:6395:6395))
        (PORT d[7] (5088:5088:5088) (5502:5502:5502))
        (PORT d[8] (7099:7099:7099) (7486:7486:7486))
        (PORT d[9] (6909:6909:6909) (7335:7335:7335))
        (PORT d[10] (8042:8042:8042) (8531:8531:8531))
        (PORT d[11] (5500:5500:5500) (5953:5953:5953))
        (PORT d[12] (5102:5102:5102) (5513:5513:5513))
        (PORT clk (3223:3223:3223) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2154:2154:2154) (2136:2136:2136))
        (PORT clk (3223:3223:3223) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3228:3228:3228) (3225:3225:3225))
        (PORT d[0] (5161:5161:5161) (5002:5002:5002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3229:3229:3229) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3229:3229:3229) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3229:3229:3229) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3229:3229:3229) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1785:1785:1785) (1887:1887:1887))
        (PORT datab (2037:2037:2037) (2036:2036:2036))
        (PORT datac (1703:1703:1703) (1707:1707:1707))
        (PORT datad (1720:1720:1720) (1703:1703:1703))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2086:2086:2086) (2070:2070:2070))
        (PORT datab (2465:2465:2465) (2543:2543:2543))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (1720:1720:1720) (1821:1821:1821))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1591:1591:1591) (1638:1638:1638))
        (PORT clk (3372:3372:3372) (3394:3394:3394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4239:4239:4239) (4413:4413:4413))
        (PORT d[1] (3336:3336:3336) (3526:3526:3526))
        (PORT d[2] (3643:3643:3643) (3791:3791:3791))
        (PORT d[3] (3308:3308:3308) (3424:3424:3424))
        (PORT d[4] (3138:3138:3138) (3230:3230:3230))
        (PORT d[5] (2631:2631:2631) (2749:2749:2749))
        (PORT d[6] (3271:3271:3271) (3342:3342:3342))
        (PORT d[7] (3963:3963:3963) (4082:4082:4082))
        (PORT d[8] (3266:3266:3266) (3357:3357:3357))
        (PORT d[9] (2481:2481:2481) (2588:2588:2588))
        (PORT d[10] (4688:4688:4688) (4794:4794:4794))
        (PORT d[11] (3711:3711:3711) (3845:3845:3845))
        (PORT d[12] (1996:1996:1996) (2102:2102:2102))
        (PORT clk (3368:3368:3368) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2353:2353:2353))
        (PORT clk (3368:3368:3368) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3372:3372:3372) (3394:3394:3394))
        (PORT d[0] (2881:2881:2881) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3373:3373:3373) (3395:3395:3395))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3373:3373:3373) (3395:3395:3395))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3373:3373:3373) (3395:3395:3395))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3373:3373:3373) (3395:3395:3395))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3755:3755:3755) (3750:3750:3750))
        (PORT clk (3311:3311:3311) (3297:3297:3297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7420:7420:7420) (7872:7872:7872))
        (PORT d[1] (5512:5512:5512) (5955:5955:5955))
        (PORT d[2] (5404:5404:5404) (5757:5757:5757))
        (PORT d[3] (5992:5992:5992) (6409:6409:6409))
        (PORT d[4] (5386:5386:5386) (5776:5776:5776))
        (PORT d[5] (5458:5458:5458) (5903:5903:5903))
        (PORT d[6] (7118:7118:7118) (7500:7500:7500))
        (PORT d[7] (5406:5406:5406) (5800:5800:5800))
        (PORT d[8] (7968:7968:7968) (8440:8440:8440))
        (PORT d[9] (7051:7051:7051) (7542:7542:7542))
        (PORT d[10] (8494:8494:8494) (8953:8953:8953))
        (PORT d[11] (6975:6975:6975) (7460:7460:7460))
        (PORT d[12] (5862:5862:5862) (6310:6310:6310))
        (PORT clk (3306:3306:3306) (3293:3293:3293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2136:2136:2136))
        (PORT clk (3306:3306:3306) (3293:3293:3293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3311:3311:3311) (3297:3297:3297))
        (PORT d[0] (2716:2716:2716) (2615:2615:2615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3312:3312:3312) (3298:3298:3298))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3312:3312:3312) (3298:3298:3298))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3312:3312:3312) (3298:3298:3298))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3312:3312:3312) (3298:3298:3298))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2446:2446:2446))
        (PORT clk (3491:3491:3491) (3498:3498:3498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3451:3451:3451) (3602:3602:3602))
        (PORT d[1] (3764:3764:3764) (3999:3999:3999))
        (PORT d[2] (4198:4198:4198) (4471:4471:4471))
        (PORT d[3] (3276:3276:3276) (3436:3436:3436))
        (PORT d[4] (3169:3169:3169) (3269:3269:3269))
        (PORT d[5] (4488:4488:4488) (4566:4566:4566))
        (PORT d[6] (3813:3813:3813) (3994:3994:3994))
        (PORT d[7] (3326:3326:3326) (3480:3480:3480))
        (PORT d[8] (2967:2967:2967) (3113:3113:3113))
        (PORT d[9] (2510:2510:2510) (2600:2600:2600))
        (PORT d[10] (3282:3282:3282) (3405:3405:3405))
        (PORT d[11] (3689:3689:3689) (3777:3777:3777))
        (PORT d[12] (2826:2826:2826) (3011:3011:3011))
        (PORT clk (3487:3487:3487) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2589:2589:2589))
        (PORT clk (3487:3487:3487) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3498:3498:3498))
        (PORT d[0] (3542:3542:3542) (3587:3587:3587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3492:3492:3492) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3492:3492:3492) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3492:3492:3492) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3492:3492:3492) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4172:4172:4172) (4249:4249:4249))
        (PORT clk (3416:3416:3416) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5441:5441:5441) (5803:5803:5803))
        (PORT d[1] (3915:3915:3915) (4212:4212:4212))
        (PORT d[2] (4562:4562:4562) (4881:4881:4881))
        (PORT d[3] (7252:7252:7252) (7645:7645:7645))
        (PORT d[4] (5790:5790:5790) (6160:6160:6160))
        (PORT d[5] (4623:4623:4623) (4981:4981:4981))
        (PORT d[6] (4344:4344:4344) (4689:4689:4689))
        (PORT d[7] (4972:4972:4972) (5330:5330:5330))
        (PORT d[8] (4593:4593:4593) (4918:4918:4918))
        (PORT d[9] (4629:4629:4629) (4953:4953:4953))
        (PORT d[10] (4810:4810:4810) (5118:5118:5118))
        (PORT d[11] (6861:6861:6861) (7290:7290:7290))
        (PORT d[12] (7311:7311:7311) (7757:7757:7757))
        (PORT clk (3411:3411:3411) (3356:3356:3356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2487:2487:2487))
        (PORT clk (3411:3411:3411) (3356:3356:3356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3416:3416:3416) (3360:3360:3360))
        (PORT d[0] (3559:3559:3559) (3620:3620:3620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3417:3417:3417) (3361:3361:3361))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3417:3417:3417) (3361:3361:3361))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3417:3417:3417) (3361:3361:3361))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3417:3417:3417) (3361:3361:3361))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3672:3672:3672) (3793:3793:3793))
        (PORT clk (3476:3476:3476) (3492:3492:3492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3929:3929:3929) (4148:4148:4148))
        (PORT d[1] (3393:3393:3393) (3585:3585:3585))
        (PORT d[2] (3325:3325:3325) (3506:3506:3506))
        (PORT d[3] (3794:3794:3794) (4040:4040:4040))
        (PORT d[4] (3578:3578:3578) (3706:3706:3706))
        (PORT d[5] (3124:3124:3124) (3276:3276:3276))
        (PORT d[6] (2707:2707:2707) (2826:2826:2826))
        (PORT d[7] (3328:3328:3328) (3499:3499:3499))
        (PORT d[8] (3659:3659:3659) (3855:3855:3855))
        (PORT d[9] (3088:3088:3088) (3285:3285:3285))
        (PORT d[10] (4205:4205:4205) (4279:4279:4279))
        (PORT d[11] (4100:4100:4100) (4205:4205:4205))
        (PORT d[12] (2432:2432:2432) (2562:2562:2562))
        (PORT clk (3472:3472:3472) (3488:3488:3488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (2661:2661:2661))
        (PORT clk (3472:3472:3472) (3488:3488:3488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3476:3476:3476) (3492:3492:3492))
        (PORT d[0] (3382:3382:3382) (3377:3377:3377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3477:3477:3477) (3493:3493:3493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3477:3477:3477) (3493:3493:3493))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3477:3477:3477) (3493:3493:3493))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3477:3477:3477) (3493:3493:3493))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6093:6093:6093) (6166:6166:6166))
        (PORT clk (3330:3330:3330) (3320:3320:3320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7529:7529:7529) (7921:7921:7921))
        (PORT d[1] (5379:5379:5379) (5753:5753:5753))
        (PORT d[2] (5456:5456:5456) (5873:5873:5873))
        (PORT d[3] (7635:7635:7635) (8033:8033:8033))
        (PORT d[4] (5516:5516:5516) (5937:5937:5937))
        (PORT d[5] (5162:5162:5162) (5582:5582:5582))
        (PORT d[6] (5316:5316:5316) (5675:5675:5675))
        (PORT d[7] (4737:4737:4737) (5112:5112:5112))
        (PORT d[8] (7918:7918:7918) (8313:8313:8313))
        (PORT d[9] (5818:5818:5818) (6220:6220:6220))
        (PORT d[10] (8778:8778:8778) (9265:9265:9265))
        (PORT d[11] (5075:5075:5075) (5496:5496:5496))
        (PORT d[12] (5056:5056:5056) (5462:5462:5462))
        (PORT clk (3325:3325:3325) (3316:3316:3316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2357:2357:2357))
        (PORT clk (3325:3325:3325) (3316:3316:3316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3330:3330:3330) (3320:3320:3320))
        (PORT d[0] (5132:5132:5132) (4990:4990:4990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3321:3321:3321))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3321:3321:3321))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3321:3321:3321))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3321:3321:3321))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3325:3325:3325) (3449:3449:3449))
        (PORT clk (3332:3332:3332) (3402:3402:3402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3549:3549:3549) (3765:3765:3765))
        (PORT d[1] (3026:3026:3026) (3225:3225:3225))
        (PORT d[2] (3651:3651:3651) (3807:3807:3807))
        (PORT d[3] (3771:3771:3771) (3979:3979:3979))
        (PORT d[4] (3632:3632:3632) (3809:3809:3809))
        (PORT d[5] (3543:3543:3543) (3697:3697:3697))
        (PORT d[6] (2643:2643:2643) (2763:2763:2763))
        (PORT d[7] (4216:4216:4216) (4323:4323:4323))
        (PORT d[8] (3714:3714:3714) (3915:3915:3915))
        (PORT d[9] (2959:2959:2959) (3111:3111:3111))
        (PORT d[10] (3703:3703:3703) (3834:3834:3834))
        (PORT d[11] (3753:3753:3753) (3864:3864:3864))
        (PORT d[12] (2405:2405:2405) (2559:2559:2559))
        (PORT clk (3328:3328:3328) (3398:3398:3398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2118:2118:2118))
        (PORT clk (3328:3328:3328) (3398:3398:3398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3402:3402:3402))
        (PORT d[0] (3372:3372:3372) (3381:3381:3381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3403:3403:3403))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3403:3403:3403))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3403:3403:3403))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3403:3403:3403))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6452:6452:6452) (6523:6523:6523))
        (PORT clk (3226:3226:3226) (3222:3222:3222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7188:7188:7188) (7578:7578:7578))
        (PORT d[1] (6604:6604:6604) (7057:7057:7057))
        (PORT d[2] (5393:5393:5393) (5797:5797:5797))
        (PORT d[3] (7314:7314:7314) (7717:7717:7717))
        (PORT d[4] (5164:5164:5164) (5589:5589:5589))
        (PORT d[5] (5067:5067:5067) (5485:5485:5485))
        (PORT d[6] (6291:6291:6291) (6744:6744:6744))
        (PORT d[7] (5074:5074:5074) (5488:5488:5488))
        (PORT d[8] (7151:7151:7151) (7542:7542:7542))
        (PORT d[9] (5425:5425:5425) (5821:5821:5821))
        (PORT d[10] (8404:8404:8404) (8892:8892:8892))
        (PORT d[11] (5838:5838:5838) (6283:6283:6283))
        (PORT d[12] (5383:5383:5383) (5784:5784:5784))
        (PORT clk (3221:3221:3221) (3218:3218:3218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2277:2277:2277))
        (PORT clk (3221:3221:3221) (3218:3218:3218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3226:3226:3226) (3222:3222:3222))
        (PORT d[0] (5405:5405:5405) (5352:5352:5352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3227:3227:3227) (3223:3223:3223))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3227:3227:3227) (3223:3223:3223))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3227:3227:3227) (3223:3223:3223))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3227:3227:3227) (3223:3223:3223))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1783:1783:1783) (1884:1884:1884))
        (PORT datab (2039:2039:2039) (2039:2039:2039))
        (PORT datac (2166:2166:2166) (2164:2164:2164))
        (PORT datad (1701:1701:1701) (1700:1700:1700))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1576:1576:1576) (1525:1525:1525))
        (PORT datab (2040:2040:2040) (2039:2039:2039))
        (PORT datac (2103:2103:2103) (2185:2185:2185))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1928:1928:1928) (1914:1914:1914))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3307:3307:3307) (3335:3335:3335))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (2310:2310:2310) (2242:2242:2242))
        (PORT sload (4514:4514:4514) (4640:4640:4640))
        (PORT ena (2700:2700:2700) (2770:2770:2770))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1121:1121:1121))
        (PORT datab (623:623:623) (613:613:613))
        (PORT datac (1257:1257:1257) (1280:1280:1280))
        (PORT datad (639:639:639) (621:621:621))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1124:1124:1124))
        (PORT datab (1372:1372:1372) (1342:1342:1342))
        (PORT datac (2044:2044:2044) (2115:2115:2115))
        (PORT datad (707:707:707) (712:712:712))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (641:641:641))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (2046:2046:2046) (2117:2117:2117))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2563:2563:2563) (2697:2697:2697))
        (PORT datab (1018:1018:1018) (993:993:993))
        (PORT datac (1582:1582:1582) (1558:1558:1558))
        (PORT datad (399:399:399) (403:403:403))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1243:1243:1243))
        (PORT datab (1319:1319:1319) (1307:1307:1307))
        (PORT datac (1581:1581:1581) (1557:1557:1557))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3009:3009:3009))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3455:3455:3455) (3454:3454:3454))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (1993:1993:1993))
        (PORT clk (3422:3422:3422) (3454:3454:3454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (2902:2902:2902))
        (PORT d[1] (4231:4231:4231) (4493:4493:4493))
        (PORT d[2] (3154:3154:3154) (3308:3308:3308))
        (PORT d[3] (4045:4045:4045) (4232:4232:4232))
        (PORT d[4] (2818:2818:2818) (2946:2946:2946))
        (PORT d[5] (3155:3155:3155) (3172:3172:3172))
        (PORT d[6] (3817:3817:3817) (4040:4040:4040))
        (PORT d[7] (4137:4137:4137) (4245:4245:4245))
        (PORT d[8] (3451:3451:3451) (3654:3654:3654))
        (PORT d[9] (2662:2662:2662) (2683:2683:2683))
        (PORT d[10] (3392:3392:3392) (3446:3446:3446))
        (PORT d[11] (3639:3639:3639) (3686:3686:3686))
        (PORT d[12] (3139:3139:3139) (3302:3302:3302))
        (PORT clk (3418:3418:3418) (3450:3450:3450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2028:2028:2028))
        (PORT clk (3418:3418:3418) (3450:3450:3450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3422:3422:3422) (3454:3454:3454))
        (PORT d[0] (3046:3046:3046) (2983:2983:2983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3423:3423:3423) (3455:3455:3455))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3423:3423:3423) (3455:3455:3455))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3423:3423:3423) (3455:3455:3455))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3423:3423:3423) (3455:3455:3455))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4367:4367:4367) (4397:4397:4397))
        (PORT clk (3242:3242:3242) (3254:3254:3254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3812:3812:3812))
        (PORT d[1] (3901:3901:3901) (4162:4162:4162))
        (PORT d[2] (4612:4612:4612) (4900:4900:4900))
        (PORT d[3] (3858:3858:3858) (4111:4111:4111))
        (PORT d[4] (3507:3507:3507) (3753:3753:3753))
        (PORT d[5] (4231:4231:4231) (4552:4552:4552))
        (PORT d[6] (4440:4440:4440) (4724:4724:4724))
        (PORT d[7] (4198:4198:4198) (4499:4499:4499))
        (PORT d[8] (4968:4968:4968) (5255:5255:5255))
        (PORT d[9] (3885:3885:3885) (4148:4148:4148))
        (PORT d[10] (6229:6229:6229) (6642:6642:6642))
        (PORT d[11] (4147:4147:4147) (4416:4416:4416))
        (PORT d[12] (4120:4120:4120) (4394:4394:4394))
        (PORT clk (3237:3237:3237) (3250:3250:3250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2142:2142:2142))
        (PORT clk (3237:3237:3237) (3250:3250:3250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3242:3242:3242) (3254:3254:3254))
        (PORT d[0] (4700:4700:4700) (4519:4519:4519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3243:3243:3243) (3255:3255:3255))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3243:3243:3243) (3255:3255:3255))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3243:3243:3243) (3255:3255:3255))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3243:3243:3243) (3255:3255:3255))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (3230:3230:3230))
        (PORT clk (3297:3297:3297) (3431:3431:3431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3732:3732:3732) (3842:3842:3842))
        (PORT d[1] (3645:3645:3645) (3832:3832:3832))
        (PORT d[2] (3623:3623:3623) (3770:3770:3770))
        (PORT d[3] (3626:3626:3626) (3737:3737:3737))
        (PORT d[4] (2879:2879:2879) (3029:3029:3029))
        (PORT d[5] (2649:2649:2649) (2780:2780:2780))
        (PORT d[6] (3296:3296:3296) (3369:3369:3369))
        (PORT d[7] (3624:3624:3624) (3751:3751:3751))
        (PORT d[8] (3907:3907:3907) (3998:3998:3998))
        (PORT d[9] (2813:2813:2813) (2909:2909:2909))
        (PORT d[10] (4327:4327:4327) (4434:4434:4434))
        (PORT d[11] (4068:4068:4068) (4201:4201:4201))
        (PORT d[12] (1671:1671:1671) (1781:1781:1781))
        (PORT clk (3293:3293:3293) (3427:3427:3427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (2024:2024:2024))
        (PORT clk (3293:3293:3293) (3427:3427:3427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3297:3297:3297) (3431:3431:3431))
        (PORT d[0] (2957:2957:2957) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3432:3432:3432))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3432:3432:3432))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3432:3432:3432))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3432:3432:3432))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6422:6422:6422) (6506:6506:6506))
        (PORT clk (3340:3340:3340) (3325:3325:3325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7421:7421:7421) (7873:7873:7873))
        (PORT d[1] (5543:5543:5543) (6002:6002:6002))
        (PORT d[2] (5409:5409:5409) (5764:5764:5764))
        (PORT d[3] (5967:5967:5967) (6395:6395:6395))
        (PORT d[4] (5698:5698:5698) (6086:6086:6086))
        (PORT d[5] (5830:5830:5830) (6270:6270:6270))
        (PORT d[6] (7458:7458:7458) (7836:7836:7836))
        (PORT d[7] (5387:5387:5387) (5780:5780:5780))
        (PORT d[8] (8314:8314:8314) (8778:8778:8778))
        (PORT d[9] (7457:7457:7457) (7946:7946:7946))
        (PORT d[10] (5318:5318:5318) (5683:5683:5683))
        (PORT d[11] (7392:7392:7392) (7872:7872:7872))
        (PORT d[12] (5830:5830:5830) (6273:6273:6273))
        (PORT clk (3335:3335:3335) (3321:3321:3321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2162:2162:2162) (2127:2127:2127))
        (PORT clk (3335:3335:3335) (3321:3321:3321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3340:3340:3340) (3325:3325:3325))
        (PORT d[0] (3060:3060:3060) (2946:2946:2946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3341:3341:3341) (3326:3326:3326))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3341:3341:3341) (3326:3326:3326))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3341:3341:3341) (3326:3326:3326))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3341:3341:3341) (3326:3326:3326))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3052:3052:3052) (3173:3173:3173))
        (PORT clk (3365:3365:3365) (3379:3379:3379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3369:3369:3369) (3482:3482:3482))
        (PORT d[1] (3113:3113:3113) (3322:3322:3322))
        (PORT d[2] (4001:4001:4001) (4156:4156:4156))
        (PORT d[3] (3675:3675:3675) (3789:3789:3789))
        (PORT d[4] (2794:2794:2794) (2891:2891:2891))
        (PORT d[5] (2968:2968:2968) (3091:3091:3091))
        (PORT d[6] (2910:2910:2910) (2984:2984:2984))
        (PORT d[7] (3288:3288:3288) (3418:3418:3418))
        (PORT d[8] (3918:3918:3918) (4008:4008:4008))
        (PORT d[9] (3117:3117:3117) (3214:3214:3214))
        (PORT d[10] (4946:4946:4946) (5031:5031:5031))
        (PORT d[11] (3737:3737:3737) (3877:3877:3877))
        (PORT d[12] (1648:1648:1648) (1756:1756:1756))
        (PORT clk (3361:3361:3361) (3375:3375:3375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (1848:1848:1848))
        (PORT clk (3361:3361:3361) (3375:3375:3375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3365:3365:3365) (3379:3379:3379))
        (PORT d[0] (2962:2962:2962) (2922:2922:2922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3366:3366:3366) (3380:3380:3380))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3366:3366:3366) (3380:3380:3380))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3366:3366:3366) (3380:3380:3380))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3366:3366:3366) (3380:3380:3380))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6082:6082:6082) (6165:6165:6165))
        (PORT clk (3242:3242:3242) (3248:3248:3248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7769:7769:7769) (8202:8202:8202))
        (PORT d[1] (5935:5935:5935) (6394:6394:6394))
        (PORT d[2] (5775:5775:5775) (6128:6128:6128))
        (PORT d[3] (5619:5619:5619) (6037:6037:6037))
        (PORT d[4] (5391:5391:5391) (5752:5752:5752))
        (PORT d[5] (5887:5887:5887) (6335:6335:6335))
        (PORT d[6] (7481:7481:7481) (7862:7862:7862))
        (PORT d[7] (5735:5735:5735) (6122:6122:6122))
        (PORT d[8] (5867:5867:5867) (6188:6188:6188))
        (PORT d[9] (7812:7812:7812) (8300:8300:8300))
        (PORT d[10] (5652:5652:5652) (6014:6014:6014))
        (PORT d[11] (7618:7618:7618) (8095:8095:8095))
        (PORT d[12] (5470:5470:5470) (5910:5910:5910))
        (PORT clk (3237:3237:3237) (3244:3244:3244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2147:2147:2147))
        (PORT clk (3237:3237:3237) (3244:3244:3244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3242:3242:3242) (3248:3248:3248))
        (PORT d[0] (2691:2691:2691) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3243:3243:3243) (3249:3249:3249))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3243:3243:3243) (3249:3249:3249))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3243:3243:3243) (3249:3249:3249))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3243:3243:3243) (3249:3249:3249))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1701:1701:1701))
        (PORT clk (3321:3321:3321) (3358:3358:3358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2762:2762:2762))
        (PORT d[1] (4104:4104:4104) (4360:4360:4360))
        (PORT d[2] (3451:3451:3451) (3592:3592:3592))
        (PORT d[3] (3951:3951:3951) (4114:4114:4114))
        (PORT d[4] (2472:2472:2472) (2571:2571:2571))
        (PORT d[5] (2459:2459:2459) (2485:2485:2485))
        (PORT d[6] (3129:3129:3129) (3239:3239:3239))
        (PORT d[7] (3063:3063:3063) (3149:3149:3149))
        (PORT d[8] (2523:2523:2523) (2543:2543:2543))
        (PORT d[9] (2399:2399:2399) (2407:2407:2407))
        (PORT d[10] (2076:2076:2076) (2105:2105:2105))
        (PORT d[11] (1979:1979:1979) (2015:2015:2015))
        (PORT d[12] (3786:3786:3786) (3944:3944:3944))
        (PORT clk (3317:3317:3317) (3354:3354:3354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2097:2097:2097))
        (PORT clk (3317:3317:3317) (3354:3354:3354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3321:3321:3321) (3358:3358:3358))
        (PORT d[0] (3368:3368:3368) (3287:3287:3287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3322:3322:3322) (3359:3359:3359))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3322:3322:3322) (3359:3359:3359))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3322:3322:3322) (3359:3359:3359))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3322:3322:3322) (3359:3359:3359))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4447:4447:4447) (4504:4504:4504))
        (PORT clk (3233:3233:3233) (3239:3239:3239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4213:4213:4213) (4501:4501:4501))
        (PORT d[1] (6516:6516:6516) (6873:6873:6873))
        (PORT d[2] (3806:3806:3806) (4090:4090:4090))
        (PORT d[3] (6247:6247:6247) (6667:6667:6667))
        (PORT d[4] (4515:4515:4515) (4770:4770:4770))
        (PORT d[5] (4262:4262:4262) (4583:4583:4583))
        (PORT d[6] (6760:6760:6760) (7105:7105:7105))
        (PORT d[7] (4205:4205:4205) (4519:4519:4519))
        (PORT d[8] (5018:5018:5018) (5338:5338:5338))
        (PORT d[9] (4239:4239:4239) (4529:4529:4529))
        (PORT d[10] (5821:5821:5821) (6232:6232:6232))
        (PORT d[11] (4526:4526:4526) (4796:4796:4796))
        (PORT d[12] (4811:4811:4811) (5070:5070:5070))
        (PORT clk (3228:3228:3228) (3235:3235:3235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2193:2193:2193))
        (PORT clk (3228:3228:3228) (3235:3235:3235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3233:3233:3233) (3239:3239:3239))
        (PORT d[0] (6021:6021:6021) (6105:6105:6105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3234:3234:3234) (3240:3240:3240))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3234:3234:3234) (3240:3240:3240))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3234:3234:3234) (3240:3240:3240))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3234:3234:3234) (3240:3240:3240))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2036:2036:2036) (2094:2094:2094))
        (PORT datab (1181:1181:1181) (1251:1251:1251))
        (PORT datac (1506:1506:1506) (1533:1533:1533))
        (PORT datad (2037:2037:2037) (1992:1992:1992))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2036:2036:2036) (2093:2093:2093))
        (PORT datab (1813:1813:1813) (1843:1843:1843))
        (PORT datac (2310:2310:2310) (2302:2302:2302))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2816:2816:2816))
        (PORT clk (3349:3349:3349) (3368:3368:3368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4113:4113:4113) (4263:4263:4263))
        (PORT d[1] (4085:4085:4085) (4316:4316:4316))
        (PORT d[2] (4076:4076:4076) (4275:4275:4275))
        (PORT d[3] (3279:3279:3279) (3403:3403:3403))
        (PORT d[4] (2692:2692:2692) (2787:2787:2787))
        (PORT d[5] (3037:3037:3037) (3195:3195:3195))
        (PORT d[6] (2542:2542:2542) (2616:2616:2616))
        (PORT d[7] (4066:4066:4066) (4172:4172:4172))
        (PORT d[8] (3567:3567:3567) (3662:3662:3662))
        (PORT d[9] (3547:3547:3547) (3635:3635:3635))
        (PORT d[10] (3589:3589:3589) (3700:3700:3700))
        (PORT d[11] (3706:3706:3706) (3842:3842:3842))
        (PORT d[12] (1683:1683:1683) (1796:1796:1796))
        (PORT clk (3345:3345:3345) (3364:3364:3364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2444:2444:2444))
        (PORT clk (3345:3345:3345) (3364:3364:3364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3349:3349:3349) (3368:3368:3368))
        (PORT d[0] (3058:3058:3058) (3019:3019:3019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3350:3350:3350) (3369:3369:3369))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3350:3350:3350) (3369:3369:3369))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3350:3350:3350) (3369:3369:3369))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3350:3350:3350) (3369:3369:3369))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5708:5708:5708) (5793:5793:5793))
        (PORT clk (3301:3301:3301) (3302:3302:3302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8162:8162:8162) (8613:8613:8613))
        (PORT d[1] (6276:6276:6276) (6738:6738:6738))
        (PORT d[2] (4597:4597:4597) (4927:4927:4927))
        (PORT d[3] (5863:5863:5863) (6274:6274:6274))
        (PORT d[4] (5035:5035:5035) (5406:5406:5406))
        (PORT d[5] (6644:6644:6644) (7086:7086:7086))
        (PORT d[6] (8145:8145:8145) (8520:8520:8520))
        (PORT d[7] (5440:5440:5440) (5851:5851:5851))
        (PORT d[8] (5525:5525:5525) (5851:5851:5851))
        (PORT d[9] (8156:8156:8156) (8642:8642:8642))
        (PORT d[10] (6008:6008:6008) (6369:6369:6369))
        (PORT d[11] (8010:8010:8010) (8499:8499:8499))
        (PORT d[12] (5864:5864:5864) (6304:6304:6304))
        (PORT clk (3296:3296:3296) (3298:3298:3298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2111:2111:2111))
        (PORT clk (3296:3296:3296) (3298:3298:3298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3301:3301:3301) (3302:3302:3302))
        (PORT d[0] (6355:6355:6355) (6337:6337:6337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3302:3302:3302) (3303:3303:3303))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3302:3302:3302) (3303:3303:3303))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3302:3302:3302) (3303:3303:3303))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3302:3302:3302) (3303:3303:3303))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2832:2832:2832))
        (PORT clk (3329:3329:3329) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4429:4429:4429) (4576:4576:4576))
        (PORT d[1] (3412:3412:3412) (3617:3617:3617))
        (PORT d[2] (4046:4046:4046) (4258:4258:4258))
        (PORT d[3] (3314:3314:3314) (3441:3441:3441))
        (PORT d[4] (2435:2435:2435) (2519:2519:2519))
        (PORT d[5] (3037:3037:3037) (3196:3196:3196))
        (PORT d[6] (2979:2979:2979) (3086:3086:3086))
        (PORT d[7] (4041:4041:4041) (4144:4144:4144))
        (PORT d[8] (2551:2551:2551) (2607:2607:2607))
        (PORT d[9] (3593:3593:3593) (3685:3685:3685))
        (PORT d[10] (3978:3978:3978) (4088:4088:4088))
        (PORT d[11] (3705:3705:3705) (3841:3841:3841))
        (PORT d[12] (1645:1645:1645) (1752:1752:1752))
        (PORT clk (3325:3325:3325) (3355:3355:3355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2364:2364:2364))
        (PORT clk (3325:3325:3325) (3355:3355:3355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3329:3329:3329) (3359:3359:3359))
        (PORT d[0] (3030:3030:3030) (3008:3008:3008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3330:3330:3330) (3360:3360:3360))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3330:3330:3330) (3360:3360:3360))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3330:3330:3330) (3360:3360:3360))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3330:3330:3330) (3360:3360:3360))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5737:5737:5737) (5824:5824:5824))
        (PORT clk (3364:3364:3364) (3325:3325:3325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8161:8161:8161) (8612:8612:8612))
        (PORT d[1] (5893:5893:5893) (6341:6341:6341))
        (PORT d[2] (4605:4605:4605) (4935:4935:4935))
        (PORT d[3] (5578:5578:5578) (6001:6001:6001))
        (PORT d[4] (4667:4667:4667) (5028:5028:5028))
        (PORT d[5] (6265:6265:6265) (6709:6709:6709))
        (PORT d[6] (7852:7852:7852) (8236:8236:8236))
        (PORT d[7] (5439:5439:5439) (5850:5850:5850))
        (PORT d[8] (5918:5918:5918) (6233:6233:6233))
        (PORT d[9] (4277:4277:4277) (4605:4605:4605))
        (PORT d[10] (6007:6007:6007) (6369:6369:6369))
        (PORT d[11] (7970:7970:7970) (8453:8453:8453))
        (PORT d[12] (5832:5832:5832) (6267:6267:6267))
        (PORT clk (3359:3359:3359) (3321:3321:3321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2172:2172:2172))
        (PORT clk (3359:3359:3359) (3321:3321:3321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3325:3325:3325))
        (PORT d[0] (3369:3369:3369) (3257:3257:3257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3365:3365:3365) (3326:3326:3326))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3365:3365:3365) (3326:3326:3326))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3365:3365:3365) (3326:3326:3326))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3365:3365:3365) (3326:3326:3326))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2475:2475:2475))
        (PORT clk (3399:3399:3399) (3422:3422:3422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3783:3783:3783) (3938:3938:3938))
        (PORT d[1] (3758:3758:3758) (3995:3995:3995))
        (PORT d[2] (3754:3754:3754) (3973:3973:3973))
        (PORT d[3] (2588:2588:2588) (2721:2721:2721))
        (PORT d[4] (2475:2475:2475) (2578:2578:2578))
        (PORT d[5] (2740:2740:2740) (2908:2908:2908))
        (PORT d[6] (3227:3227:3227) (3288:3288:3288))
        (PORT d[7] (2839:2839:2839) (2966:2966:2966))
        (PORT d[8] (2658:2658:2658) (2786:2786:2786))
        (PORT d[9] (3201:3201:3201) (3287:3287:3287))
        (PORT d[10] (3244:3244:3244) (3371:3371:3371))
        (PORT d[11] (4110:4110:4110) (4212:4212:4212))
        (PORT d[12] (2447:2447:2447) (2627:2627:2627))
        (PORT clk (3395:3395:3395) (3418:3418:3418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2493:2493:2493))
        (PORT clk (3395:3395:3395) (3418:3418:3418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3399:3399:3399) (3422:3422:3422))
        (PORT d[0] (3175:3175:3175) (3234:3234:3234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3400:3400:3400) (3423:3423:3423))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3400:3400:3400) (3423:3423:3423))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3400:3400:3400) (3423:3423:3423))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3400:3400:3400) (3423:3423:3423))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5300:5300:5300) (5378:5378:5378))
        (PORT clk (3251:3251:3251) (3259:3259:3259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8508:8508:8508) (8943:8943:8943))
        (PORT d[1] (6640:6640:6640) (7097:7097:7097))
        (PORT d[2] (4247:4247:4247) (4576:4576:4576))
        (PORT d[3] (6236:6236:6236) (6639:6639:6639))
        (PORT d[4] (4653:4653:4653) (5028:5028:5028))
        (PORT d[5] (4642:4642:4642) (5001:5001:5001))
        (PORT d[6] (4355:4355:4355) (4703:4703:4703))
        (PORT d[7] (4652:4652:4652) (5018:5018:5018))
        (PORT d[8] (5553:5553:5553) (5877:5877:5877))
        (PORT d[9] (4296:4296:4296) (4619:4619:4619))
        (PORT d[10] (6011:6011:6011) (6364:6364:6364))
        (PORT d[11] (5467:5467:5467) (5911:5911:5911))
        (PORT d[12] (6221:6221:6221) (6674:6674:6674))
        (PORT clk (3246:3246:3246) (3255:3255:3255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2183:2183:2183))
        (PORT clk (3246:3246:3246) (3255:3255:3255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3251:3251:3251) (3259:3259:3259))
        (PORT d[0] (4054:4054:4054) (3920:3920:3920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3260:3260:3260))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3260:3260:3260))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3260:3260:3260))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3260:3260:3260))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2274:2274:2274) (2336:2336:2336))
        (PORT datab (1538:1538:1538) (1631:1631:1631))
        (PORT datac (1048:1048:1048) (1025:1025:1025))
        (PORT datad (1372:1372:1372) (1350:1350:1350))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2478:2478:2478))
        (PORT clk (3474:3474:3474) (3452:3452:3452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3780:3780:3780) (3929:3929:3929))
        (PORT d[1] (3772:3772:3772) (3994:3994:3994))
        (PORT d[2] (4198:4198:4198) (4470:4470:4470))
        (PORT d[3] (3558:3558:3558) (3703:3703:3703))
        (PORT d[4] (3160:3160:3160) (3261:3261:3261))
        (PORT d[5] (3067:3067:3067) (3266:3266:3266))
        (PORT d[6] (3803:3803:3803) (3986:3986:3986))
        (PORT d[7] (3376:3376:3376) (3543:3543:3543))
        (PORT d[8] (3231:3231:3231) (3366:3366:3366))
        (PORT d[9] (2479:2479:2479) (2568:2568:2568))
        (PORT d[10] (3506:3506:3506) (3605:3605:3605))
        (PORT d[11] (3722:3722:3722) (3812:3812:3812))
        (PORT d[12] (2840:2840:2840) (3024:3024:3024))
        (PORT clk (3470:3470:3470) (3448:3448:3448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2798:2798:2798) (2772:2772:2772))
        (PORT clk (3470:3470:3470) (3448:3448:3448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3452:3452:3452))
        (PORT d[0] (3321:3321:3321) (3322:3322:3322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3475:3475:3475) (3453:3453:3453))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3475:3475:3475) (3453:3453:3453))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3475:3475:3475) (3453:3453:3453))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3475:3475:3475) (3453:3453:3453))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4159:4159:4159) (4237:4237:4237))
        (PORT clk (3427:3427:3427) (3371:3371:3371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5437:5437:5437) (5787:5787:5787))
        (PORT d[1] (3945:3945:3945) (4242:4242:4242))
        (PORT d[2] (4499:4499:4499) (4823:4823:4823))
        (PORT d[3] (7280:7280:7280) (7677:7677:7677))
        (PORT d[4] (5789:5789:5789) (6159:6159:6159))
        (PORT d[5] (5033:5033:5033) (5392:5392:5392))
        (PORT d[6] (4328:4328:4328) (4684:4684:4684))
        (PORT d[7] (5697:5697:5697) (6052:6052:6052))
        (PORT d[8] (4280:4280:4280) (4610:4610:4610))
        (PORT d[9] (4301:4301:4301) (4632:4632:4632))
        (PORT d[10] (4842:4842:4842) (5143:5143:5143))
        (PORT d[11] (6882:6882:6882) (7312:7312:7312))
        (PORT d[12] (7279:7279:7279) (7721:7721:7721))
        (PORT clk (3422:3422:3422) (3367:3367:3367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2567:2567:2567) (2558:2558:2558))
        (PORT clk (3422:3422:3422) (3367:3367:3367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3427:3427:3427) (3371:3371:3371))
        (PORT d[0] (4631:4631:4631) (4598:4598:4598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3428:3428:3428) (3372:3372:3372))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3428:3428:3428) (3372:3372:3372))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3428:3428:3428) (3372:3372:3372))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3428:3428:3428) (3372:3372:3372))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1092:1092:1092))
        (PORT datab (1541:1541:1541) (1634:1634:1634))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1916:1916:1916) (1891:1891:1891))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[11\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1188:1188:1188))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (1568:1568:1568) (1564:1564:1564))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3168:3168:3168) (3262:3262:3262))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1439:1439:1439) (1440:1440:1440))
        (PORT sload (2371:2371:2371) (2391:2391:2391))
        (PORT ena (2959:2959:2959) (2986:2986:2986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (770:770:770) (813:813:813))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2550:2550:2550))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1762:1762:1762) (1743:1743:1743))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1980:1980:1980))
        (PORT asdata (1359:1359:1359) (1342:1342:1342))
        (PORT ena (2599:2599:2599) (2522:2522:2522))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (1940:1940:1940))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1190:1190:1190) (1180:1180:1180))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[11\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (962:962:962))
        (PORT datab (912:912:912) (974:974:974))
        (PORT datad (1271:1271:1271) (1269:1269:1269))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (953:953:953) (940:940:940))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2025:2025:2025))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1688:1688:1688) (1619:1619:1619))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2057:2057:2057))
        (PORT asdata (1151:1151:1151) (1167:1167:1167))
        (PORT ena (2523:2523:2523) (2432:2432:2432))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[11\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (330:330:330) (412:412:412))
        (PORT datac (739:739:739) (770:770:770))
        (PORT datad (851:851:851) (920:920:920))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2161:2161:2161))
        (PORT asdata (1151:1151:1151) (1168:1168:1168))
        (PORT ena (2018:2018:2018) (1975:1975:1975))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2052:2052:2052))
        (PORT asdata (1363:1363:1363) (1361:1361:1361))
        (PORT ena (1976:1976:1976) (1900:1900:1900))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (955:955:955) (958:958:958))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2012:2012:2012))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1385:1385:1385) (1354:1354:1354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1927:1927:1927))
        (PORT asdata (1408:1408:1408) (1411:1411:1411))
        (PORT ena (3054:3054:3054) (2993:2993:2993))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[11\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (601:601:601))
        (PORT datab (609:609:609) (685:685:685))
        (PORT datac (552:552:552) (624:624:624))
        (PORT datad (1013:1013:1013) (1034:1034:1034))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[11\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1088:1088:1088))
        (PORT datab (609:609:609) (685:685:685))
        (PORT datac (679:679:679) (712:712:712))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[11\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (780:780:780))
        (PORT datab (773:773:773) (815:815:815))
        (PORT datad (717:717:717) (721:721:721))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1277:1277:1277))
        (PORT datab (266:266:266) (304:304:304))
        (PORT datad (1287:1287:1287) (1294:1294:1294))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1157:1157:1157))
        (PORT datab (1058:1058:1058) (1046:1046:1046))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (874:874:874))
        (PORT datab (721:721:721) (748:748:748))
        (PORT datac (1323:1323:1323) (1348:1348:1348))
        (PORT datad (1350:1350:1350) (1385:1385:1385))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1391:1391:1391))
        (PORT datab (1680:1680:1680) (1681:1681:1681))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1321:1321:1321))
        (PORT datab (692:692:692) (738:738:738))
        (PORT datac (1110:1110:1110) (1169:1169:1169))
        (PORT datad (1054:1054:1054) (1096:1096:1096))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (562:562:562))
        (PORT datab (778:778:778) (804:804:804))
        (PORT datac (1116:1116:1116) (1176:1176:1176))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1628:1628:1628) (1642:1642:1642))
        (PORT datab (1355:1355:1355) (1366:1366:1366))
        (PORT datac (693:693:693) (689:689:689))
        (PORT datad (709:709:709) (712:712:712))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[11\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1470:1470:1470) (1520:1520:1520))
        (PORT datab (1355:1355:1355) (1365:1365:1365))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[11\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (785:785:785))
        (PORT datab (771:771:771) (813:813:813))
        (PORT datac (1349:1349:1349) (1378:1378:1378))
        (PORT datad (721:721:721) (726:726:726))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (639:639:639))
        (PORT datab (700:700:700) (684:684:684))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[11\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1422:1422:1422))
        (PORT datab (1388:1388:1388) (1427:1427:1427))
        (PORT datac (234:234:234) (270:270:270))
        (PORT datad (399:399:399) (403:403:403))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[11\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (299:299:299))
        (PORT datab (1381:1381:1381) (1419:1419:1419))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[11\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1279:1279:1279))
        (PORT datab (1289:1289:1289) (1273:1273:1273))
        (PORT datac (1263:1263:1263) (1238:1238:1238))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[11\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1315:1315:1315))
        (PORT datab (1472:1472:1472) (1508:1508:1508))
        (PORT datac (699:699:699) (698:698:698))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2055:2055:2055))
        (PORT asdata (1037:1037:1037) (1040:1040:1040))
        (PORT ena (1956:1956:1956) (1942:1942:1942))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (252:252:252) (295:295:295))
        (PORT datac (1136:1136:1136) (1193:1193:1193))
        (PORT datad (996:996:996) (1027:1027:1027))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|DR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2123:2123:2123))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1400:1400:1400) (1361:1361:1361))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|comb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1680:1680:1680) (1746:1746:1746))
        (PORT datab (1468:1468:1468) (1519:1519:1519))
        (PORT datac (1426:1426:1426) (1479:1479:1479))
        (PORT datad (1356:1356:1356) (1371:1371:1371))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2052:2052:2052))
        (PORT asdata (1156:1156:1156) (1163:1163:1163))
        (PORT ena (1976:1976:1976) (1900:1900:1900))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1980:1980:1980))
        (PORT asdata (1073:1073:1073) (1082:1082:1082))
        (PORT ena (1171:1171:1171) (1164:1164:1164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r0\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1014:1014:1014) (991:991:991))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2068:2068:2068))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2885:2885:2885) (2802:2802:2802))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r4\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (768:768:768) (783:783:783))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2012:2012:2012))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1385:1385:1385) (1354:1354:1354))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[13\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1085:1085:1085))
        (PORT datab (610:610:610) (687:687:687))
        (PORT datac (551:551:551) (623:623:623))
        (PORT datad (733:733:733) (751:751:751))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[13\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1452:1452:1452) (1471:1471:1471))
        (PORT datab (1066:1066:1066) (1084:1084:1084))
        (PORT datac (403:403:403) (412:412:412))
        (PORT datad (559:559:559) (639:639:639))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1949:1949:1949))
        (PORT asdata (1036:1036:1036) (1031:1031:1031))
        (PORT ena (1359:1359:1359) (1316:1316:1316))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (695:695:695) (690:690:690))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1591:1591:1591) (1540:1540:1540))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1014:1014:1014) (991:991:991))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2121:2121:2121))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2258:2258:2258) (2189:2189:2189))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2019:2019:2019))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[13\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (762:762:762))
        (PORT datab (1323:1323:1323) (1341:1341:1341))
        (PORT datac (877:877:877) (945:945:945))
        (PORT datad (851:851:851) (920:920:920))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[13\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (963:963:963))
        (PORT datab (1657:1657:1657) (1674:1674:1674))
        (PORT datac (1347:1347:1347) (1401:1401:1401))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[13\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (843:843:843) (894:894:894))
        (PORT datac (725:725:725) (731:731:731))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1128:1128:1128))
        (PORT datab (877:877:877) (916:916:916))
        (PORT datac (829:829:829) (886:886:886))
        (PORT datad (832:832:832) (897:897:897))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1368:1368:1368))
        (PORT datab (1323:1323:1323) (1329:1329:1329))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (832:832:832) (897:897:897))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1113:1113:1113))
        (PORT datab (692:692:692) (737:737:737))
        (PORT datac (1115:1115:1115) (1175:1175:1175))
        (PORT datad (1053:1053:1053) (1095:1095:1095))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1341:1341:1341))
        (PORT datab (1085:1085:1085) (1135:1135:1135))
        (PORT datac (1056:1056:1056) (1076:1076:1076))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1408:1408:1408))
        (PORT datab (853:853:853) (910:910:910))
        (PORT datac (629:629:629) (606:606:606))
        (PORT datad (942:942:942) (922:922:922))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[13\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT datab (2051:2051:2051) (2064:2064:2064))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (809:809:809) (870:870:870))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1332:1332:1332))
        (PORT datab (1762:1762:1762) (1788:1788:1788))
        (PORT datac (1009:1009:1009) (1007:1007:1007))
        (PORT datad (1404:1404:1404) (1380:1380:1380))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (731:731:731) (742:742:742))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1591:1591:1591) (1540:1540:1540))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (980:980:980) (974:974:974))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2039:2039:2039))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2323:2323:2323) (2233:2233:2233))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1797:1797:1797))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2884:2884:2884) (2796:2796:2796))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (982:982:982) (976:976:976))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1880:1880:1880))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2270:2270:2270) (2199:2199:2199))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1092:1092:1092))
        (PORT datab (1082:1082:1082) (1111:1111:1111))
        (PORT datac (788:788:788) (843:843:843))
        (PORT datad (777:777:777) (830:830:830))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (972:972:972))
        (PORT datab (806:806:806) (868:868:868))
        (PORT datac (787:787:787) (842:842:842))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (985:985:985) (974:974:974))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2290:2290:2290))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1647:1647:1647) (1588:1588:1588))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2118:2118:2118))
        (PORT asdata (1181:1181:1181) (1203:1203:1203))
        (PORT ena (1391:1391:1391) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2072:2072:2072))
        (PORT asdata (1183:1183:1183) (1205:1205:1205))
        (PORT ena (3225:3225:3225) (3139:3139:3139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2113:2113:2113))
        (PORT asdata (1403:1403:1403) (1379:1379:1379))
        (PORT ena (2243:2243:2243) (2169:2169:2169))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (562:562:562))
        (PORT datab (476:476:476) (538:538:538))
        (PORT datac (859:859:859) (921:921:921))
        (PORT datad (1269:1269:1269) (1273:1273:1273))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (747:747:747))
        (PORT datab (733:733:733) (764:764:764))
        (PORT datac (858:858:858) (919:919:919))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1870:1870:1870) (1937:1937:1937))
        (PORT datab (1483:1483:1483) (1511:1511:1511))
        (PORT datac (610:610:610) (598:598:598))
        (PORT datad (378:378:378) (386:386:386))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[12\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1869:1869:1869) (1936:1936:1936))
        (PORT datab (1400:1400:1400) (1428:1428:1428))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[12\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (775:775:775))
        (PORT datab (875:875:875) (926:926:926))
        (PORT datad (876:876:876) (942:942:942))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[12\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (457:457:457))
        (PORT datab (906:906:906) (982:982:982))
        (PORT datac (283:283:283) (367:367:367))
        (PORT datad (981:981:981) (982:982:982))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[12\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1398:1398:1398))
        (PORT datab (687:687:687) (717:717:717))
        (PORT datac (861:861:861) (933:933:933))
        (PORT datad (882:882:882) (946:946:946))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[12\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1048:1048:1048))
        (PORT datab (309:309:309) (392:392:392))
        (PORT datac (861:861:861) (933:933:933))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[12\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (698:698:698) (742:742:742))
        (PORT datad (375:375:375) (383:383:383))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (481:481:481))
        (PORT datab (1159:1159:1159) (1160:1160:1160))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (796:796:796))
        (PORT datab (987:987:987) (968:968:968))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1334:1334:1334))
        (PORT datab (1758:1758:1758) (1784:1784:1784))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (622:622:622) (605:605:605))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1611:1611:1611))
        (PORT clk (2467:2467:2467) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2287:2287:2287))
        (PORT d[1] (2673:2673:2673) (2685:2685:2685))
        (PORT d[2] (3076:3076:3076) (3167:3167:3167))
        (PORT d[3] (1530:1530:1530) (1576:1576:1576))
        (PORT d[4] (3600:3600:3600) (3679:3679:3679))
        (PORT d[5] (1419:1419:1419) (1446:1446:1446))
        (PORT d[6] (1871:1871:1871) (1898:1898:1898))
        (PORT d[7] (2439:2439:2439) (2471:2471:2471))
        (PORT d[8] (1975:1975:1975) (2022:2022:2022))
        (PORT d[9] (2469:2469:2469) (2521:2521:2521))
        (PORT d[10] (2708:2708:2708) (2676:2676:2676))
        (PORT d[11] (1167:1167:1167) (1203:1203:1203))
        (PORT d[12] (1578:1578:1578) (1624:1624:1624))
        (PORT clk (2463:2463:2463) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1008:1008:1008))
        (PORT clk (2463:2463:2463) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2570:2570:2570))
        (PORT d[0] (1393:1393:1393) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3994:3994:3994) (4002:4002:4002))
        (PORT clk (3194:3194:3194) (3293:3293:3293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5737:5737:5737) (6060:6060:6060))
        (PORT d[1] (5431:5431:5431) (5791:5791:5791))
        (PORT d[2] (8745:8745:8745) (9237:9237:9237))
        (PORT d[3] (8879:8879:8879) (9385:9385:9385))
        (PORT d[4] (8226:8226:8226) (8769:8769:8769))
        (PORT d[5] (5721:5721:5721) (6109:6109:6109))
        (PORT d[6] (5685:5685:5685) (6035:6035:6035))
        (PORT d[7] (9108:9108:9108) (9600:9600:9600))
        (PORT d[8] (5371:5371:5371) (5693:5693:5693))
        (PORT d[9] (7695:7695:7695) (8217:8217:8217))
        (PORT d[10] (5168:5168:5168) (5603:5603:5603))
        (PORT d[11] (8790:8790:8790) (9332:9332:9332))
        (PORT d[12] (5678:5678:5678) (6022:6022:6022))
        (PORT clk (3189:3189:3189) (3289:3289:3289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2071:2071:2071) (2026:2026:2026))
        (PORT clk (3189:3189:3189) (3289:3289:3289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3194:3194:3194) (3293:3293:3293))
        (PORT d[0] (5271:5271:5271) (5064:5064:5064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3195:3195:3195) (3294:3294:3294))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3195:3195:3195) (3294:3294:3294))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3195:3195:3195) (3294:3294:3294))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3195:3195:3195) (3294:3294:3294))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (2056:2056:2056))
        (PORT clk (3405:3405:3405) (3466:3466:3466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2429:2429:2429))
        (PORT d[1] (4105:4105:4105) (4361:4361:4361))
        (PORT d[2] (3146:3146:3146) (3294:3294:3294))
        (PORT d[3] (3319:3319:3319) (3507:3507:3507))
        (PORT d[4] (2447:2447:2447) (2545:2545:2545))
        (PORT d[5] (2074:2074:2074) (2090:2090:2090))
        (PORT d[6] (3156:3156:3156) (3227:3227:3227))
        (PORT d[7] (3108:3108:3108) (3200:3200:3200))
        (PORT d[8] (2798:2798:2798) (2847:2847:2847))
        (PORT d[9] (3400:3400:3400) (3399:3399:3399))
        (PORT d[10] (2343:2343:2343) (2356:2356:2356))
        (PORT d[11] (2004:2004:2004) (2041:2041:2041))
        (PORT d[12] (3862:3862:3862) (4025:4025:4025))
        (PORT clk (3401:3401:3401) (3462:3462:3462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2168:2168:2168))
        (PORT clk (3401:3401:3401) (3462:3462:3462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3405:3405:3405) (3466:3466:3466))
        (PORT d[0] (3017:3017:3017) (2946:2946:2946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3406:3406:3406) (3467:3467:3467))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3406:3406:3406) (3467:3467:3467))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3406:3406:3406) (3467:3467:3467))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3406:3406:3406) (3467:3467:3467))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4751:4751:4751) (4795:4795:4795))
        (PORT clk (3267:3267:3267) (3287:3287:3287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4225:4225:4225) (4513:4513:4513))
        (PORT d[1] (6147:6147:6147) (6507:6507:6507))
        (PORT d[2] (3830:3830:3830) (4118:4118:4118))
        (PORT d[3] (6201:6201:6201) (6632:6632:6632))
        (PORT d[4] (3838:3838:3838) (4102:4102:4102))
        (PORT d[5] (4262:4262:4262) (4584:4584:4584))
        (PORT d[6] (6722:6722:6722) (7062:7062:7062))
        (PORT d[7] (4167:4167:4167) (4478:4478:4478))
        (PORT d[8] (5005:5005:5005) (5323:5323:5323))
        (PORT d[9] (4238:4238:4238) (4528:4528:4528))
        (PORT d[10] (5529:5529:5529) (5944:5944:5944))
        (PORT d[11] (4527:4527:4527) (4797:4797:4797))
        (PORT d[12] (4855:4855:4855) (5117:5117:5117))
        (PORT clk (3262:3262:3262) (3283:3283:3283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2200:2200:2200))
        (PORT clk (3262:3262:3262) (3283:3283:3283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3267:3267:3267) (3287:3287:3287))
        (PORT d[0] (6326:6326:6326) (6392:6392:6392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3268:3268:3268) (3288:3288:3288))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3268:3268:3268) (3288:3288:3288))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3268:3268:3268) (3288:3288:3288))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3268:3268:3268) (3288:3288:3288))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1251:1251:1251))
        (PORT clk (2825:2825:2825) (2943:2943:2943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2409:2409:2409))
        (PORT d[1] (2284:2284:2284) (2297:2297:2297))
        (PORT d[2] (3055:3055:3055) (3142:3142:3142))
        (PORT d[3] (3318:3318:3318) (3462:3462:3462))
        (PORT d[4] (3218:3218:3218) (3314:3314:3314))
        (PORT d[5] (1769:1769:1769) (1795:1795:1795))
        (PORT d[6] (3207:3207:3207) (3283:3283:3283))
        (PORT d[7] (3466:3466:3466) (3554:3554:3554))
        (PORT d[8] (1901:1901:1901) (1935:1935:1935))
        (PORT d[9] (1998:1998:1998) (2002:2002:2002))
        (PORT d[10] (2765:2765:2765) (2795:2795:2795))
        (PORT d[11] (1259:1259:1259) (1297:1297:1297))
        (PORT d[12] (3123:3123:3123) (3288:3288:3288))
        (PORT clk (2821:2821:2821) (2939:2939:2939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1138:1138:1138))
        (PORT clk (2821:2821:2821) (2939:2939:2939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2825:2825:2825) (2943:2943:2943))
        (PORT d[0] (1767:1767:1767) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2944:2944:2944))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2944:2944:2944))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2944:2944:2944))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2826:2826:2826) (2944:2944:2944))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5465:5465:5465) (5504:5504:5504))
        (PORT clk (3216:3216:3216) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4214:4214:4214) (4500:4500:4500))
        (PORT d[1] (5820:5820:5820) (6187:6187:6187))
        (PORT d[2] (4622:4622:4622) (4907:4907:4907))
        (PORT d[3] (5529:5529:5529) (5967:5967:5967))
        (PORT d[4] (4156:4156:4156) (4426:4426:4426))
        (PORT d[5] (6084:6084:6084) (6468:6468:6468))
        (PORT d[6] (6046:6046:6046) (6400:6400:6400))
        (PORT d[7] (4622:4622:4622) (4934:4934:4934))
        (PORT d[8] (7662:7662:7662) (8129:8129:8129))
        (PORT d[9] (8063:8063:8063) (8584:8584:8584))
        (PORT d[10] (5103:5103:5103) (5518:5518:5518))
        (PORT d[11] (4531:4531:4531) (4841:4841:4841))
        (PORT d[12] (5975:5975:5975) (6316:6316:6316))
        (PORT clk (3211:3211:3211) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2157:2157:2157))
        (PORT clk (3211:3211:3211) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3216:3216:3216) (3225:3225:3225))
        (PORT d[0] (3090:3090:3090) (2939:2939:2939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3217:3217:3217) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3217:3217:3217) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3217:3217:3217) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3217:3217:3217) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1311:1311:1311))
        (PORT datab (1571:1571:1571) (1637:1637:1637))
        (PORT datac (1763:1763:1763) (1771:1771:1771))
        (PORT datad (1031:1031:1031) (1018:1018:1018))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2090:2090:2090))
        (PORT clk (3336:3336:3336) (3364:3364:3364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (2866:2866:2866))
        (PORT d[1] (4237:4237:4237) (4493:4493:4493))
        (PORT d[2] (3790:3790:3790) (3962:3962:3962))
        (PORT d[3] (4014:4014:4014) (4185:4185:4185))
        (PORT d[4] (2785:2785:2785) (2910:2910:2910))
        (PORT d[5] (3203:3203:3203) (3305:3305:3305))
        (PORT d[6] (4164:4164:4164) (4379:4379:4379))
        (PORT d[7] (3197:3197:3197) (3328:3328:3328))
        (PORT d[8] (3644:3644:3644) (3816:3816:3816))
        (PORT d[9] (2723:2723:2723) (2749:2749:2749))
        (PORT d[10] (3093:3093:3093) (3154:3154:3154))
        (PORT d[11] (3651:3651:3651) (3695:3695:3695))
        (PORT d[12] (3058:3058:3058) (3212:3212:3212))
        (PORT clk (3332:3332:3332) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (1980:1980:1980))
        (PORT clk (3332:3332:3332) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3336:3336:3336) (3364:3364:3364))
        (PORT d[0] (3344:3344:3344) (3270:3270:3270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4046:4046:4046) (4106:4106:4106))
        (PORT clk (3269:3269:3269) (3279:3279:3279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3581:3581:3581) (3833:3833:3833))
        (PORT d[1] (3881:3881:3881) (4139:4139:4139))
        (PORT d[2] (4964:4964:4964) (5246:5246:5246))
        (PORT d[3] (4107:4107:4107) (4346:4346:4346))
        (PORT d[4] (3459:3459:3459) (3701:3701:3701))
        (PORT d[5] (4591:4591:4591) (4911:4911:4911))
        (PORT d[6] (4797:4797:4797) (5076:5076:5076))
        (PORT d[7] (5277:5277:5277) (5583:5583:5583))
        (PORT d[8] (5315:5315:5315) (5597:5597:5597))
        (PORT d[9] (3791:3791:3791) (4034:4034:4034))
        (PORT d[10] (6573:6573:6573) (6977:6977:6977))
        (PORT d[11] (4129:4129:4129) (4396:4396:4396))
        (PORT d[12] (4081:4081:4081) (4345:4345:4345))
        (PORT clk (3264:3264:3264) (3275:3275:3275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2482:2482:2482))
        (PORT clk (3264:3264:3264) (3275:3275:3275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3269:3269:3269) (3279:3279:3279))
        (PORT d[0] (4719:4719:4719) (4538:4538:4538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3270:3270:3270) (3280:3280:3280))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3270:3270:3270) (3280:3280:3280))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3270:3270:3270) (3280:3280:3280))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3270:3270:3270) (3280:3280:3280))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1245:1245:1245) (1306:1306:1306))
        (PORT datab (1098:1098:1098) (1079:1079:1079))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (2060:2060:2060) (2064:2064:2064))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (2049:2049:2049))
        (PORT clk (3082:3082:3082) (3132:3132:3132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2697:2697:2697) (2797:2797:2797))
        (PORT d[1] (1928:1928:1928) (1943:1943:1943))
        (PORT d[2] (3403:3403:3403) (3543:3543:3543))
        (PORT d[3] (3651:3651:3651) (3830:3830:3830))
        (PORT d[4] (2833:2833:2833) (2929:2929:2929))
        (PORT d[5] (2113:2113:2113) (2140:2140:2140))
        (PORT d[6] (3108:3108:3108) (3169:3169:3169))
        (PORT d[7] (3763:3763:3763) (3844:3844:3844))
        (PORT d[8] (2170:2170:2170) (2197:2197:2197))
        (PORT d[9] (2356:2356:2356) (2354:2354:2354))
        (PORT d[10] (2397:2397:2397) (2433:2433:2433))
        (PORT d[11] (1631:1631:1631) (1668:1668:1668))
        (PORT d[12] (2404:2404:2404) (2581:2581:2581))
        (PORT clk (3078:3078:3078) (3128:3128:3128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1485:1485:1485) (1422:1422:1422))
        (PORT clk (3078:3078:3078) (3128:3128:3128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3082:3082:3082) (3132:3132:3132))
        (PORT d[0] (2159:2159:2159) (2107:2107:2107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3133:3133:3133))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3133:3133:3133))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3133:3133:3133))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3133:3133:3133))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5112:5112:5112) (5154:5154:5154))
        (PORT clk (3292:3292:3292) (3278:3278:3278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4242:4242:4242) (4525:4525:4525))
        (PORT d[1] (6130:6130:6130) (6490:6490:6490))
        (PORT d[2] (4224:4224:4224) (4509:4509:4509))
        (PORT d[3] (5890:5890:5890) (6312:6312:6312))
        (PORT d[4] (3855:3855:3855) (4132:4132:4132))
        (PORT d[5] (4578:4578:4578) (4926:4926:4926))
        (PORT d[6] (6407:6407:6407) (6758:6758:6758))
        (PORT d[7] (4256:4256:4256) (4573:4573:4573))
        (PORT d[8] (4666:4666:4666) (4999:4999:4999))
        (PORT d[9] (3937:3937:3937) (4236:4236:4236))
        (PORT d[10] (5478:5478:5478) (5890:5890:5890))
        (PORT d[11] (4573:4573:4573) (4882:4882:4882))
        (PORT d[12] (4499:4499:4499) (4805:4805:4805))
        (PORT clk (3287:3287:3287) (3274:3274:3274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2090:2090:2090))
        (PORT clk (3287:3287:3287) (3274:3274:3274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3292:3292:3292) (3278:3278:3278))
        (PORT d[0] (6979:6979:6979) (6978:6978:6978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3293:3293:3293) (3279:3279:3279))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3293:3293:3293) (3279:3279:3279))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3293:3293:3293) (3279:3279:3279))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3293:3293:3293) (3279:3279:3279))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1710:1710:1710))
        (PORT clk (3346:3346:3346) (3404:3404:3404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2758:2758:2758) (2885:2885:2885))
        (PORT d[1] (3901:3901:3901) (4161:4161:4161))
        (PORT d[2] (3489:3489:3489) (3632:3632:3632))
        (PORT d[3] (3736:3736:3736) (3929:3929:3929))
        (PORT d[4] (2791:2791:2791) (2915:2915:2915))
        (PORT d[5] (3196:3196:3196) (3294:3294:3294))
        (PORT d[6] (4170:4170:4170) (4386:4386:4386))
        (PORT d[7] (3224:3224:3224) (3360:3360:3360))
        (PORT d[8] (3632:3632:3632) (3803:3803:3803))
        (PORT d[9] (2983:2983:2983) (2997:2997:2997))
        (PORT d[10] (3418:3418:3418) (3475:3475:3475))
        (PORT d[11] (3302:3302:3302) (3354:3354:3354))
        (PORT d[12] (2721:2721:2721) (2881:2881:2881))
        (PORT clk (3342:3342:3342) (3400:3400:3400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2549:2549:2549))
        (PORT clk (3342:3342:3342) (3400:3400:3400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3346:3346:3346) (3404:3404:3404))
        (PORT d[0] (2517:2517:2517) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3347:3347:3347) (3405:3405:3405))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3347:3347:3347) (3405:3405:3405))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3347:3347:3347) (3405:3405:3405))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3347:3347:3347) (3405:3405:3405))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4338:4338:4338) (4382:4382:4382))
        (PORT clk (3267:3267:3267) (3277:3277:3277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (3786:3786:3786))
        (PORT d[1] (3537:3537:3537) (3800:3800:3800))
        (PORT d[2] (4991:4991:4991) (5274:5274:5274))
        (PORT d[3] (3839:3839:3839) (4091:4091:4091))
        (PORT d[4] (3435:3435:3435) (3670:3670:3670))
        (PORT d[5] (4599:4599:4599) (4920:4920:4920))
        (PORT d[6] (4100:4100:4100) (4390:4390:4390))
        (PORT d[7] (5296:5296:5296) (5606:5606:5606))
        (PORT d[8] (5354:5354:5354) (5640:5640:5640))
        (PORT d[9] (3524:3524:3524) (3785:3785:3785))
        (PORT d[10] (6606:6606:6606) (7013:7013:7013))
        (PORT d[11] (4163:4163:4163) (4439:4439:4439))
        (PORT d[12] (3773:3773:3773) (4045:4045:4045))
        (PORT clk (3262:3262:3262) (3273:3273:3273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2437:2437:2437) (2453:2453:2453))
        (PORT clk (3262:3262:3262) (3273:3273:3273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3267:3267:3267) (3277:3277:3277))
        (PORT d[0] (4184:4184:4184) (4102:4102:4102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3268:3268:3268) (3278:3278:3278))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3268:3268:3268) (3278:3278:3278))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3268:3268:3268) (3278:3278:3278))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3268:3268:3268) (3278:3278:3278))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (1969:1969:1969))
        (PORT clk (3427:3427:3427) (3460:3460:3460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (2845:2845:2845))
        (PORT d[1] (4181:4181:4181) (4443:4443:4443))
        (PORT d[2] (3424:3424:3424) (3565:3565:3565))
        (PORT d[3] (4341:4341:4341) (4504:4504:4504))
        (PORT d[4] (2384:2384:2384) (2469:2469:2469))
        (PORT d[5] (2831:2831:2831) (2856:2856:2856))
        (PORT d[6] (3434:3434:3434) (3534:3534:3534))
        (PORT d[7] (2894:2894:2894) (3001:3001:3001))
        (PORT d[8] (3792:3792:3792) (3988:3988:3988))
        (PORT d[9] (2414:2414:2414) (2441:2441:2441))
        (PORT d[10] (3751:3751:3751) (3798:3798:3798))
        (PORT d[11] (2319:2319:2319) (2348:2348:2348))
        (PORT d[12] (3481:3481:3481) (3650:3650:3650))
        (PORT clk (3423:3423:3423) (3456:3456:3456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2377:2377:2377))
        (PORT clk (3423:3423:3423) (3456:3456:3456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3427:3427:3427) (3460:3460:3460))
        (PORT d[0] (2746:2746:2746) (2688:2688:2688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3428:3428:3428) (3461:3461:3461))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3428:3428:3428) (3461:3461:3461))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3428:3428:3428) (3461:3461:3461))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3428:3428:3428) (3461:3461:3461))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4688:4688:4688) (4706:4706:4706))
        (PORT clk (3238:3238:3238) (3246:3246:3246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4603:4603:4603) (4888:4888:4888))
        (PORT d[1] (4215:4215:4215) (4468:4468:4468))
        (PORT d[2] (4589:4589:4589) (4874:4874:4874))
        (PORT d[3] (6621:6621:6621) (7048:7048:7048))
        (PORT d[4] (4889:4889:4889) (5154:5154:5154))
        (PORT d[5] (4236:4236:4236) (4556:4556:4556))
        (PORT d[6] (5099:5099:5099) (5466:5466:5466))
        (PORT d[7] (4576:4576:4576) (4893:4893:4893))
        (PORT d[8] (4919:4919:4919) (5202:5202:5202))
        (PORT d[9] (3862:3862:3862) (4114:4114:4114))
        (PORT d[10] (6175:6175:6175) (6581:6581:6581))
        (PORT d[11] (4176:4176:4176) (4450:4450:4450))
        (PORT d[12] (4111:4111:4111) (4384:4384:4384))
        (PORT clk (3233:3233:3233) (3242:3242:3242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2169:2169:2169))
        (PORT clk (3233:3233:3233) (3242:3242:3242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3238:3238:3238) (3246:3246:3246))
        (PORT d[0] (5163:5163:5163) (4878:4878:4878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3239:3239:3239) (3247:3247:3247))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3239:3239:3239) (3247:3247:3247))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3239:3239:3239) (3247:3247:3247))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3239:3239:3239) (3247:3247:3247))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2312:2312:2312))
        (PORT clk (3220:3220:3220) (3299:3299:3299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2814:2814:2814))
        (PORT d[1] (2286:2286:2286) (2295:2295:2295))
        (PORT d[2] (3454:3454:3454) (3589:3589:3589))
        (PORT d[3] (3663:3663:3663) (3839:3839:3839))
        (PORT d[4] (2796:2796:2796) (2890:2890:2890))
        (PORT d[5] (2424:2424:2424) (2445:2445:2445))
        (PORT d[6] (3151:3151:3151) (3260:3260:3260))
        (PORT d[7] (3068:3068:3068) (3163:3163:3163))
        (PORT d[8] (2117:2117:2117) (2152:2152:2152))
        (PORT d[9] (2361:2361:2361) (2364:2364:2364))
        (PORT d[10] (2348:2348:2348) (2365:2365:2365))
        (PORT d[11] (1616:1616:1616) (1647:1647:1647))
        (PORT d[12] (3831:3831:3831) (3991:3991:3991))
        (PORT clk (3216:3216:3216) (3295:3295:3295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (1842:1842:1842))
        (PORT clk (3216:3216:3216) (3295:3295:3295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3220:3220:3220) (3299:3299:3299))
        (PORT d[0] (2938:2938:2938) (2848:2848:2848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3221:3221:3221) (3300:3300:3300))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3221:3221:3221) (3300:3300:3300))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3221:3221:3221) (3300:3300:3300))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3221:3221:3221) (3300:3300:3300))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5113:5113:5113) (5152:5152:5152))
        (PORT clk (3245:3245:3245) (3249:3249:3249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3886:3886:3886) (4179:4179:4179))
        (PORT d[1] (6176:6176:6176) (6538:6538:6538))
        (PORT d[2] (4184:4184:4184) (4459:4459:4459))
        (PORT d[3] (6186:6186:6186) (6615:6615:6615))
        (PORT d[4] (4152:4152:4152) (4423:4423:4423))
        (PORT d[5] (4598:4598:4598) (4948:4948:4948))
        (PORT d[6] (6708:6708:6708) (7047:7047:7047))
        (PORT d[7] (4206:4206:4206) (4519:4519:4519))
        (PORT d[8] (4646:4646:4646) (4971:4971:4971))
        (PORT d[9] (4263:4263:4263) (4556:4556:4556))
        (PORT d[10] (5467:5467:5467) (5884:5884:5884))
        (PORT d[11] (4539:4539:4539) (4848:4848:4848))
        (PORT d[12] (4533:4533:4533) (4841:4841:4841))
        (PORT clk (3240:3240:3240) (3245:3245:3245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2107:2107:2107))
        (PORT clk (3240:3240:3240) (3245:3245:3245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3245:3245:3245) (3249:3249:3249))
        (PORT d[0] (3528:3528:3528) (3347:3347:3347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3250:3250:3250))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3250:3250:3250))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3250:3250:3250))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3250:3250:3250))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1245:1245:1245) (1307:1307:1307))
        (PORT datab (1567:1567:1567) (1632:1632:1632))
        (PORT datac (1330:1330:1330) (1334:1334:1334))
        (PORT datad (1336:1336:1336) (1343:1343:1343))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1383:1383:1383))
        (PORT datab (1574:1574:1574) (1640:1640:1640))
        (PORT datac (2191:2191:2191) (2202:2202:2202))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[13\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2088:2088:2088) (2102:2102:2102))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3054:3054:3054) (3142:3142:3142))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1116:1116:1116) (1135:1135:1135))
        (PORT sload (2370:2370:2370) (2396:2396:2396))
        (PORT ena (2483:2483:2483) (2487:2487:2487))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1426:1426:1426) (1448:1448:1448))
        (PORT datab (1868:1868:1868) (1840:1840:1840))
        (PORT datad (755:755:755) (762:762:762))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1268:1268:1268))
        (PORT datac (1677:1677:1677) (1696:1696:1696))
        (PORT datad (1002:1002:1002) (984:984:984))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1157:1157:1157))
        (PORT datab (435:435:435) (435:435:435))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1157:1157:1157))
        (PORT datab (446:446:446) (451:451:451))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1258:1258:1258))
        (PORT datab (1214:1214:1214) (1197:1197:1197))
        (PORT datac (649:649:649) (683:683:683))
        (PORT datad (718:718:718) (718:718:718))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[13\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1261:1261:1261))
        (PORT datab (1921:1921:1921) (1910:1910:1910))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2707:2707:2707) (2725:2725:2725))
        (PORT asdata (1478:1478:1478) (1489:1489:1489))
        (PORT ena (2795:2795:2795) (2795:2795:2795))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1712w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1322:1322:1322))
        (PORT datab (404:404:404) (548:548:548))
        (PORT datac (1221:1221:1221) (1310:1310:1310))
        (PORT datad (1601:1601:1601) (1590:1590:1590))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (1825:1825:1825))
        (PORT clk (3286:3286:3286) (3374:3374:3374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (3158:3158:3158))
        (PORT d[1] (3397:3397:3397) (3595:3595:3595))
        (PORT d[2] (3976:3976:3976) (4143:4143:4143))
        (PORT d[3] (3686:3686:3686) (3788:3788:3788))
        (PORT d[4] (2829:2829:2829) (2929:2929:2929))
        (PORT d[5] (2984:2984:2984) (3108:3108:3108))
        (PORT d[6] (3248:3248:3248) (3317:3317:3317))
        (PORT d[7] (3642:3642:3642) (3770:3770:3770))
        (PORT d[8] (2883:2883:2883) (2932:2932:2932))
        (PORT d[9] (2865:2865:2865) (2966:2966:2966))
        (PORT d[10] (4337:4337:4337) (4445:4445:4445))
        (PORT d[11] (3726:3726:3726) (3860:3860:3860))
        (PORT d[12] (1662:1662:1662) (1771:1771:1771))
        (PORT clk (3282:3282:3282) (3370:3370:3370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2255:2255:2255))
        (PORT clk (3282:3282:3282) (3370:3370:3370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3286:3286:3286) (3374:3374:3374))
        (PORT d[0] (2503:2503:2503) (2461:2461:2461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3287:3287:3287) (3375:3375:3375))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3287:3287:3287) (3375:3375:3375))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3287:3287:3287) (3375:3375:3375))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3287:3287:3287) (3375:3375:3375))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6103:6103:6103) (6192:6192:6192))
        (PORT clk (3307:3307:3307) (3291:3291:3291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7784:7784:7784) (8230:8230:8230))
        (PORT d[1] (5537:5537:5537) (5983:5983:5983))
        (PORT d[2] (5743:5743:5743) (6093:6093:6093))
        (PORT d[3] (5589:5589:5589) (6022:6022:6022))
        (PORT d[4] (5404:5404:5404) (5767:5767:5767))
        (PORT d[5] (5855:5855:5855) (6298:6298:6298))
        (PORT d[6] (7480:7480:7480) (7861:7861:7861))
        (PORT d[7] (5730:5730:5730) (6116:6116:6116))
        (PORT d[8] (8349:8349:8349) (8815:8815:8815))
        (PORT d[9] (7827:7827:7827) (8317:8317:8317))
        (PORT d[10] (5618:5618:5618) (5978:5978:5978))
        (PORT d[11] (7644:7644:7644) (8130:8130:8130))
        (PORT d[12] (5808:5808:5808) (6248:6248:6248))
        (PORT clk (3302:3302:3302) (3287:3287:3287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2422:2422:2422) (2346:2346:2346))
        (PORT clk (3302:3302:3302) (3287:3287:3287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3307:3307:3307) (3291:3291:3291))
        (PORT d[0] (4655:4655:4655) (4659:4659:4659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3308:3308:3308) (3292:3292:3292))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3308:3308:3308) (3292:3292:3292))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3308:3308:3308) (3292:3292:3292))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3308:3308:3308) (3292:3292:3292))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (2036:2036:2036))
        (PORT clk (3415:3415:3415) (3440:3440:3440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3925:3925:3925) (4095:4095:4095))
        (PORT d[1] (3747:3747:3747) (3975:3975:3975))
        (PORT d[2] (3259:3259:3259) (3397:3397:3397))
        (PORT d[3] (3446:3446:3446) (3656:3656:3656))
        (PORT d[4] (4390:4390:4390) (4600:4600:4600))
        (PORT d[5] (2706:2706:2706) (2866:2866:2866))
        (PORT d[6] (3994:3994:3994) (4122:4122:4122))
        (PORT d[7] (3370:3370:3370) (3530:3530:3530))
        (PORT d[8] (4060:4060:4060) (4283:4283:4283))
        (PORT d[9] (3505:3505:3505) (3698:3698:3698))
        (PORT d[10] (4161:4161:4161) (4362:4362:4362))
        (PORT d[11] (3613:3613:3613) (3698:3698:3698))
        (PORT d[12] (3467:3467:3467) (3632:3632:3632))
        (PORT clk (3411:3411:3411) (3436:3436:3436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2611:2611:2611) (2629:2629:2629))
        (PORT clk (3411:3411:3411) (3436:3436:3436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3415:3415:3415) (3440:3440:3440))
        (PORT d[0] (3526:3526:3526) (3578:3578:3578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3416:3416:3416) (3441:3441:3441))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3416:3416:3416) (3441:3441:3441))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3416:3416:3416) (3441:3441:3441))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3416:3416:3416) (3441:3441:3441))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3728:3728:3728) (3757:3757:3757))
        (PORT clk (3342:3342:3342) (3331:3331:3331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6471:6471:6471) (6859:6859:6859))
        (PORT d[1] (5543:5543:5543) (5999:5999:5999))
        (PORT d[2] (5879:5879:5879) (6284:6284:6284))
        (PORT d[3] (6195:6195:6195) (6597:6597:6597))
        (PORT d[4] (5148:5148:5148) (5564:5564:5564))
        (PORT d[5] (5786:5786:5786) (6188:6188:6188))
        (PORT d[6] (5567:5567:5567) (6023:6023:6023))
        (PORT d[7] (5149:5149:5149) (5572:5572:5572))
        (PORT d[8] (6346:6346:6346) (6733:6733:6733))
        (PORT d[9] (6533:6533:6533) (6962:6962:6962))
        (PORT d[10] (7327:7327:7327) (7817:7817:7817))
        (PORT d[11] (5510:5510:5510) (5964:5964:5964))
        (PORT d[12] (6987:6987:6987) (7493:7493:7493))
        (PORT clk (3337:3337:3337) (3327:3327:3327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2428:2428:2428))
        (PORT clk (3337:3337:3337) (3327:3327:3327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3342:3342:3342) (3331:3331:3331))
        (PORT d[0] (5787:5787:5787) (5615:5615:5615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3343:3343:3343) (3332:3332:3332))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3343:3343:3343) (3332:3332:3332))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3343:3343:3343) (3332:3332:3332))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3343:3343:3343) (3332:3332:3332))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2309:2309:2309))
        (PORT clk (3444:3444:3444) (3465:3465:3465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4226:4226:4226) (4403:4403:4403))
        (PORT d[1] (3327:3327:3327) (3480:3480:3480))
        (PORT d[2] (3608:3608:3608) (3743:3743:3743))
        (PORT d[3] (3414:3414:3414) (3624:3624:3624))
        (PORT d[4] (4705:4705:4705) (4906:4906:4906))
        (PORT d[5] (2753:2753:2753) (2915:2915:2915))
        (PORT d[6] (4351:4351:4351) (4473:4473:4473))
        (PORT d[7] (3604:3604:3604) (3724:3724:3724))
        (PORT d[8] (3819:3819:3819) (4049:4049:4049))
        (PORT d[9] (2352:2352:2352) (2515:2515:2515))
        (PORT d[10] (4504:4504:4504) (4700:4700:4700))
        (PORT d[11] (3358:3358:3358) (3466:3466:3466))
        (PORT d[12] (3801:3801:3801) (3957:3957:3957))
        (PORT clk (3440:3440:3440) (3461:3461:3461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (2643:2643:2643))
        (PORT clk (3440:3440:3440) (3461:3461:3461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3444:3444:3444) (3465:3465:3465))
        (PORT d[0] (3220:3220:3220) (3280:3280:3280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3445:3445:3445) (3466:3466:3466))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3445:3445:3445) (3466:3466:3466))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3445:3445:3445) (3466:3466:3466))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3445:3445:3445) (3466:3466:3466))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4044:4044:4044) (4064:4064:4064))
        (PORT clk (3252:3252:3252) (3248:3248:3248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6865:6865:6865) (7256:7256:7256))
        (PORT d[1] (5854:5854:5854) (6308:6308:6308))
        (PORT d[2] (5435:5435:5435) (5844:5844:5844))
        (PORT d[3] (6547:6547:6547) (6946:6946:6946))
        (PORT d[4] (5134:5134:5134) (5551:5551:5551))
        (PORT d[5] (5124:5124:5124) (5537:5537:5537))
        (PORT d[6] (5917:5917:5917) (6369:6369:6369))
        (PORT d[7] (5092:5092:5092) (5509:5509:5509))
        (PORT d[8] (6770:6770:6770) (7163:7163:7163))
        (PORT d[9] (5045:5045:5045) (5447:5447:5447))
        (PORT d[10] (7701:7701:7701) (8192:8192:8192))
        (PORT d[11] (5877:5877:5877) (6325:6325:6325))
        (PORT d[12] (5488:5488:5488) (5898:5898:5898))
        (PORT clk (3247:3247:3247) (3244:3244:3244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2399:2399:2399))
        (PORT clk (3247:3247:3247) (3244:3244:3244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3252:3252:3252) (3248:3248:3248))
        (PORT d[0] (4568:4568:4568) (4529:4529:4529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3253:3253:3253) (3249:3249:3249))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3253:3253:3253) (3249:3249:3249))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3253:3253:3253) (3249:3249:3249))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3253:3253:3253) (3249:3249:3249))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2642:2642:2642) (2721:2721:2721))
        (PORT datab (1734:1734:1734) (1814:1814:1814))
        (PORT datac (1713:1713:1713) (1729:1729:1729))
        (PORT datad (1937:1937:1937) (1911:1911:1911))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2653:2653:2653))
        (PORT clk (3503:3503:3503) (3498:3498:3498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3571:3571:3571) (3742:3742:3742))
        (PORT d[1] (3014:3014:3014) (3179:3179:3179))
        (PORT d[2] (3209:3209:3209) (3345:3345:3345))
        (PORT d[3] (3382:3382:3382) (3549:3549:3549))
        (PORT d[4] (4038:4038:4038) (4246:4246:4246))
        (PORT d[5] (2714:2714:2714) (2873:2873:2873))
        (PORT d[6] (3655:3655:3655) (3791:3791:3791))
        (PORT d[7] (3189:3189:3189) (3310:3310:3310))
        (PORT d[8] (3765:3765:3765) (4005:4005:4005))
        (PORT d[9] (3117:3117:3117) (3309:3309:3309))
        (PORT d[10] (4101:4101:4101) (4291:4291:4291))
        (PORT d[11] (3943:3943:3943) (4022:4022:4022))
        (PORT d[12] (3148:3148:3148) (3316:3316:3316))
        (PORT clk (3499:3499:3499) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2692:2692:2692) (2739:2739:2739))
        (PORT clk (3499:3499:3499) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3503:3503:3503) (3498:3498:3498))
        (PORT d[0] (3539:3539:3539) (3576:3576:3576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3504:3504:3504) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3504:3504:3504) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3504:3504:3504) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3504:3504:3504) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4067:4067:4067) (4092:4092:4092))
        (PORT clk (3372:3372:3372) (3331:3331:3331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5822:5822:5822) (6221:6221:6221))
        (PORT d[1] (5850:5850:5850) (6300:6300:6300))
        (PORT d[2] (6126:6126:6126) (6554:6554:6554))
        (PORT d[3] (5819:5819:5819) (6215:6215:6215))
        (PORT d[4] (5162:5162:5162) (5584:5584:5584))
        (PORT d[5] (6709:6709:6709) (7238:7238:7238))
        (PORT d[6] (5559:5559:5559) (6012:6012:6012))
        (PORT d[7] (5498:5498:5498) (5913:5913:5913))
        (PORT d[8] (5941:5941:5941) (6328:6328:6328))
        (PORT d[9] (5872:5872:5872) (6309:6309:6309))
        (PORT d[10] (7023:7023:7023) (7514:7514:7514))
        (PORT d[11] (5549:5549:5549) (6007:6007:6007))
        (PORT d[12] (6969:6969:6969) (7475:7475:7475))
        (PORT clk (3367:3367:3367) (3327:3327:3327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2433:2433:2433))
        (PORT clk (3367:3367:3367) (3327:3327:3327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3372:3372:3372) (3331:3331:3331))
        (PORT d[0] (4727:4727:4727) (4574:4574:4574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3373:3373:3373) (3332:3332:3332))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3373:3373:3373) (3332:3332:3332))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3373:3373:3373) (3332:3332:3332))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3373:3373:3373) (3332:3332:3332))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1689:1689:1689) (1664:1664:1664))
        (PORT datab (1735:1735:1735) (1816:1816:1816))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (2051:2051:2051) (2048:2048:2048))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2219:2219:2219))
        (PORT clk (3337:3337:3337) (3363:3363:3363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (3400:3400:3400))
        (PORT d[1] (3725:3725:3725) (3908:3908:3908))
        (PORT d[2] (2905:2905:2905) (3055:3055:3055))
        (PORT d[3] (2567:2567:2567) (2679:2679:2679))
        (PORT d[4] (2931:2931:2931) (3089:3089:3089))
        (PORT d[5] (3355:3355:3355) (3476:3476:3476))
        (PORT d[6] (3778:3778:3778) (3966:3966:3966))
        (PORT d[7] (3953:3953:3953) (4071:4071:4071))
        (PORT d[8] (4057:4057:4057) (4166:4166:4166))
        (PORT d[9] (2691:2691:2691) (2839:2839:2839))
        (PORT d[10] (4601:4601:4601) (4863:4863:4863))
        (PORT d[11] (4014:4014:4014) (4131:4131:4131))
        (PORT d[12] (2089:2089:2089) (2239:2239:2239))
        (PORT clk (3333:3333:3333) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2661:2661:2661))
        (PORT clk (3333:3333:3333) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3363:3363:3363))
        (PORT d[0] (3330:3330:3330) (3308:3308:3308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3338:3338:3338) (3364:3364:3364))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3338:3338:3338) (3364:3364:3364))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3338:3338:3338) (3364:3364:3364))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3338:3338:3338) (3364:3364:3364))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3702:3702:3702) (3698:3698:3698))
        (PORT clk (3396:3396:3396) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6636:6636:6636) (7080:7080:7080))
        (PORT d[1] (6263:6263:6263) (6720:6720:6720))
        (PORT d[2] (6569:6569:6569) (7026:7026:7026))
        (PORT d[3] (6626:6626:6626) (6969:6969:6969))
        (PORT d[4] (5854:5854:5854) (6293:6293:6293))
        (PORT d[5] (6885:6885:6885) (7359:7359:7359))
        (PORT d[6] (6361:6361:6361) (6744:6744:6744))
        (PORT d[7] (6858:6858:6858) (7331:7331:7331))
        (PORT d[8] (6904:6904:6904) (7380:7380:7380))
        (PORT d[9] (5971:5971:5971) (6467:6467:6467))
        (PORT d[10] (7032:7032:7032) (7506:7506:7506))
        (PORT d[11] (7025:7025:7025) (7552:7552:7552))
        (PORT d[12] (6987:6987:6987) (7507:7507:7507))
        (PORT clk (3391:3391:3391) (3343:3343:3343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2241:2241:2241))
        (PORT clk (3391:3391:3391) (3343:3343:3343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3396:3396:3396) (3347:3347:3347))
        (PORT d[0] (4013:4013:4013) (3891:3891:3891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3397:3397:3397) (3348:3348:3348))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3397:3397:3397) (3348:3348:3348))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3397:3397:3397) (3348:3348:3348))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3397:3397:3397) (3348:3348:3348))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (2010:2010:2010))
        (PORT clk (3430:3430:3430) (3450:3450:3450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4239:4239:4239) (4415:4415:4415))
        (PORT d[1] (3073:3073:3073) (3237:3237:3237))
        (PORT d[2] (3598:3598:3598) (3731:3731:3731))
        (PORT d[3] (3423:3423:3423) (3627:3627:3627))
        (PORT d[4] (4703:4703:4703) (4905:4905:4905))
        (PORT d[5] (3048:3048:3048) (3202:3202:3202))
        (PORT d[6] (4337:4337:4337) (4456:4456:4456))
        (PORT d[7] (3613:3613:3613) (3765:3765:3765))
        (PORT d[8] (4017:4017:4017) (4202:4202:4202))
        (PORT d[9] (2276:2276:2276) (2428:2428:2428))
        (PORT d[10] (4171:4171:4171) (4373:4373:4373))
        (PORT d[11] (3325:3325:3325) (3426:3426:3426))
        (PORT d[12] (2784:2784:2784) (2961:2961:2961))
        (PORT clk (3426:3426:3426) (3446:3446:3446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2544:2544:2544))
        (PORT clk (3426:3426:3426) (3446:3446:3446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3430:3430:3430) (3450:3450:3450))
        (PORT d[0] (3456:3456:3456) (3466:3466:3466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3431:3431:3431) (3451:3451:3451))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3431:3431:3431) (3451:3451:3451))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3431:3431:3431) (3451:3451:3451))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3431:3431:3431) (3451:3451:3451))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6878:6878:6878) (6964:6964:6964))
        (PORT clk (3332:3332:3332) (3328:3328:3328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6479:6479:6479) (6875:6875:6875))
        (PORT d[1] (6195:6195:6195) (6637:6637:6637))
        (PORT d[2] (5432:5432:5432) (5826:5826:5826))
        (PORT d[3] (6546:6546:6546) (6946:6946:6946))
        (PORT d[4] (5132:5132:5132) (5544:5544:5544))
        (PORT d[5] (5439:5439:5439) (5853:5853:5853))
        (PORT d[6] (5575:5575:5575) (6032:6032:6032))
        (PORT d[7] (5077:5077:5077) (5490:5490:5490))
        (PORT d[8] (6381:6381:6381) (6771:6771:6771))
        (PORT d[9] (6554:6554:6554) (6985:6985:6985))
        (PORT d[10] (7723:7723:7723) (8219:8219:8219))
        (PORT d[11] (5512:5512:5512) (5964:5964:5964))
        (PORT d[12] (5490:5490:5490) (5898:5898:5898))
        (PORT clk (3327:3327:3327) (3324:3324:3324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2441:2441:2441) (2409:2409:2409))
        (PORT clk (3327:3327:3327) (3324:3324:3324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3328:3328:3328))
        (PORT d[0] (4490:4490:4490) (4333:4333:4333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3329:3329:3329))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3329:3329:3329))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3329:3329:3329))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3329:3329:3329))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2359:2359:2359))
        (PORT clk (3483:3483:3483) (3479:3479:3479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3367:3367:3367))
        (PORT d[1] (3343:3343:3343) (3533:3533:3533))
        (PORT d[2] (2928:2928:2928) (3078:3078:3078))
        (PORT d[3] (3080:3080:3080) (3254:3254:3254))
        (PORT d[4] (4000:4000:4000) (4202:4202:4202))
        (PORT d[5] (2741:2741:2741) (2900:2900:2900))
        (PORT d[6] (3623:3623:3623) (3747:3747:3747))
        (PORT d[7] (2948:2948:2948) (3070:3070:3070))
        (PORT d[8] (3758:3758:3758) (3996:3996:3996))
        (PORT d[9] (2713:2713:2713) (2908:2908:2908))
        (PORT d[10] (4444:4444:4444) (4622:4622:4622))
        (PORT d[11] (3951:3951:3951) (4070:4070:4070))
        (PORT d[12] (2798:2798:2798) (2974:2974:2974))
        (PORT clk (3479:3479:3479) (3475:3475:3475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2575:2575:2575))
        (PORT clk (3479:3479:3479) (3475:3475:3475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3483:3483:3483) (3479:3479:3479))
        (PORT d[0] (3449:3449:3449) (3489:3489:3489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3484:3484:3484) (3480:3480:3480))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3484:3484:3484) (3480:3480:3480))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3484:3484:3484) (3480:3480:3480))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3484:3484:3484) (3480:3480:3480))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4062:4062:4062) (4096:4096:4096))
        (PORT clk (3308:3308:3308) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5785:5785:5785) (6169:6169:6169))
        (PORT d[1] (5497:5497:5497) (5937:5937:5937))
        (PORT d[2] (5758:5758:5758) (6192:6192:6192))
        (PORT d[3] (5821:5821:5821) (6216:6216:6216))
        (PORT d[4] (5502:5502:5502) (5918:5918:5918))
        (PORT d[5] (6397:6397:6397) (6936:6936:6936))
        (PORT d[6] (5327:5327:5327) (5719:5719:5719))
        (PORT d[7] (5486:5486:5486) (5937:5937:5937))
        (PORT d[8] (6587:6587:6587) (6948:6948:6948))
        (PORT d[9] (5818:5818:5818) (6246:6246:6246))
        (PORT d[10] (6619:6619:6619) (7127:7127:7127))
        (PORT d[11] (5502:5502:5502) (5956:5956:5956))
        (PORT d[12] (6917:6917:6917) (7420:7420:7420))
        (PORT clk (3303:3303:3303) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2441:2441:2441))
        (PORT clk (3303:3303:3303) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3308:3308:3308) (3276:3276:3276))
        (PORT d[0] (4727:4727:4727) (4653:4653:4653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3309:3309:3309) (3277:3277:3277))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3309:3309:3309) (3277:3277:3277))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3309:3309:3309) (3277:3277:3277))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3309:3309:3309) (3277:3277:3277))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2379:2379:2379) (2448:2448:2448))
        (PORT datab (2052:2052:2052) (2051:2051:2051))
        (PORT datac (1630:1630:1630) (1714:1714:1714))
        (PORT datad (2121:2121:2121) (2159:2159:2159))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (2818:2818:2818))
        (PORT clk (3465:3465:3465) (3447:3447:3447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3211:3211:3211) (3381:3381:3381))
        (PORT d[1] (3356:3356:3356) (3533:3533:3533))
        (PORT d[2] (2879:2879:2879) (3007:3007:3007))
        (PORT d[3] (3701:3701:3701) (3854:3854:3854))
        (PORT d[4] (3271:3271:3271) (3452:3452:3452))
        (PORT d[5] (3039:3039:3039) (3188:3188:3188))
        (PORT d[6] (3432:3432:3432) (3619:3619:3619))
        (PORT d[7] (3514:3514:3514) (3622:3622:3622))
        (PORT d[8] (3631:3631:3631) (3735:3735:3735))
        (PORT d[9] (2295:2295:2295) (2440:2440:2440))
        (PORT d[10] (4925:4925:4925) (5165:5165:5165))
        (PORT d[11] (4021:4021:4021) (4138:4138:4138))
        (PORT d[12] (2407:2407:2407) (2589:2589:2589))
        (PORT clk (3461:3461:3461) (3443:3443:3443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2826:2826:2826))
        (PORT clk (3461:3461:3461) (3443:3443:3443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3465:3465:3465) (3447:3447:3447))
        (PORT d[0] (3492:3492:3492) (3491:3491:3491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3466:3466:3466) (3448:3448:3448))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3466:3466:3466) (3448:3448:3448))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3466:3466:3466) (3448:3448:3448))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3466:3466:3466) (3448:3448:3448))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2430:2430:2430))
        (PORT clk (3373:3373:3373) (3353:3353:3353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6307:6307:6307) (6756:6756:6756))
        (PORT d[1] (6259:6259:6259) (6730:6730:6730))
        (PORT d[2] (6512:6512:6512) (6966:6966:6966))
        (PORT d[3] (5706:5706:5706) (6074:6074:6074))
        (PORT d[4] (5455:5455:5455) (5895:5895:5895))
        (PORT d[5] (6523:6523:6523) (6999:6999:6999))
        (PORT d[6] (5713:5713:5713) (6095:6095:6095))
        (PORT d[7] (6228:6228:6228) (6721:6721:6721))
        (PORT d[8] (6179:6179:6179) (6660:6660:6660))
        (PORT d[9] (6312:6312:6312) (6835:6835:6835))
        (PORT d[10] (5872:5872:5872) (6354:6354:6354))
        (PORT d[11] (6785:6785:6785) (7278:7278:7278))
        (PORT d[12] (6260:6260:6260) (6781:6781:6781))
        (PORT clk (3368:3368:3368) (3349:3349:3349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2571:2571:2571))
        (PORT clk (3368:3368:3368) (3349:3349:3349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3373:3373:3373) (3353:3353:3353))
        (PORT d[0] (4637:4637:4637) (4744:4744:4744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3354:3354:3354))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3354:3354:3354))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3354:3354:3354))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3354:3354:3354))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2377:2377:2377) (2447:2447:2447))
        (PORT datab (2383:2383:2383) (2424:2424:2424))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2071:2071:2071) (2150:2150:2150))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[9\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1986:1986:1986) (1976:1976:1976))
        (PORT datab (721:721:721) (736:736:736))
        (PORT datad (204:204:204) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3390:3390:3390) (3413:3413:3413))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1872:1872:1872) (1915:1915:1915))
        (PORT sload (3847:3847:3847) (3946:3946:3946))
        (PORT ena (2541:2541:2541) (2577:2577:2577))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[9\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1522:1522:1522))
        (PORT datab (1282:1282:1282) (1270:1270:1270))
        (PORT datac (1352:1352:1352) (1390:1390:1390))
        (PORT datad (1306:1306:1306) (1319:1319:1319))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[9\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1422:1422:1422))
        (PORT datab (1386:1386:1386) (1424:1424:1424))
        (PORT datac (710:710:710) (719:719:719))
        (PORT datad (399:399:399) (404:404:404))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[9\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1422:1422:1422))
        (PORT datab (750:750:750) (754:754:754))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[9\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1284:1284:1284))
        (PORT datab (1584:1584:1584) (1603:1603:1603))
        (PORT datac (1281:1281:1281) (1270:1270:1270))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[9\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2329:2329:2329) (2248:2248:2248))
        (PORT datab (1033:1033:1033) (1010:1010:1010))
        (PORT datac (1281:1281:1281) (1270:1270:1270))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2055:2055:2055))
        (PORT asdata (841:841:841) (855:855:855))
        (PORT ena (1956:1956:1956) (1942:1942:1942))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1460:1460:1460))
        (PORT datab (1128:1128:1128) (1181:1181:1181))
        (PORT datad (220:220:220) (250:250:250))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Selector17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1884:1884:1884) (1863:1863:1863))
        (PORT datab (828:828:828) (834:834:834))
        (PORT datac (1433:1433:1433) (1484:1484:1484))
        (PORT datad (223:223:223) (256:256:256))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|SR1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2110:2110:2110))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1647:1647:1647) (1596:1596:1596))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (842:842:842))
        (PORT datab (927:927:927) (994:994:994))
        (PORT datac (1011:1011:1011) (1024:1024:1024))
        (PORT datad (909:909:909) (973:973:973))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1097:1097:1097))
        (PORT datab (1223:1223:1223) (1230:1230:1230))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (909:909:909) (973:973:973))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (755:755:755))
        (PORT datab (724:724:724) (767:767:767))
        (PORT datac (876:876:876) (931:931:931))
        (PORT datad (882:882:882) (941:941:941))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (315:315:315) (402:402:402))
        (PORT datac (876:876:876) (930:930:930))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (945:945:945))
        (PORT datab (415:415:415) (437:437:437))
        (PORT datad (209:209:209) (235:235:235))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (770:770:770) (811:811:811))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2580:2580:2580) (2550:2550:2550))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1762:1762:1762) (1743:1743:1743))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (312:312:312))
        (PORT datab (1274:1274:1274) (1279:1279:1279))
        (PORT datad (1368:1368:1368) (1391:1391:1391))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (1801:1801:1801))
        (PORT clk (3127:3127:3127) (3240:3240:3240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2698:2698:2698) (2798:2798:2798))
        (PORT d[1] (2295:2295:2295) (2305:2305:2305))
        (PORT d[2] (3023:3023:3023) (3121:3121:3121))
        (PORT d[3] (3625:3625:3625) (3802:3802:3802))
        (PORT d[4] (2786:2786:2786) (2879:2879:2879))
        (PORT d[5] (1747:1747:1747) (1771:1771:1771))
        (PORT d[6] (3171:3171:3171) (3279:3279:3279))
        (PORT d[7] (3459:3459:3459) (3546:3546:3546))
        (PORT d[8] (1978:1978:1978) (2018:2018:2018))
        (PORT d[9] (2018:2018:2018) (2025:2025:2025))
        (PORT d[10] (2335:2335:2335) (2352:2352:2352))
        (PORT d[11] (1656:1656:1656) (1695:1695:1695))
        (PORT d[12] (2783:2783:2783) (2958:2958:2958))
        (PORT clk (3123:3123:3123) (3236:3236:3236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1421:1421:1421))
        (PORT clk (3123:3123:3123) (3236:3236:3236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3127:3127:3127) (3240:3240:3240))
        (PORT d[0] (2130:2130:2130) (2078:2078:2078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3241:3241:3241))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3241:3241:3241))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3241:3241:3241))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3241:3241:3241))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5111:5111:5111) (5152:5152:5152))
        (PORT clk (3238:3238:3238) (3244:3244:3244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3898:3898:3898) (4187:4187:4187))
        (PORT d[1] (5802:5802:5802) (6170:6170:6170))
        (PORT d[2] (4225:4225:4225) (4510:4510:4510))
        (PORT d[3] (5844:5844:5844) (6277:6277:6277))
        (PORT d[4] (4208:4208:4208) (4466:4466:4466))
        (PORT d[5] (4549:4549:4549) (4895:4895:4895))
        (PORT d[6] (6368:6368:6368) (6714:6714:6714))
        (PORT d[7] (4257:4257:4257) (4574:4574:4574))
        (PORT d[8] (7670:7670:7670) (8138:8138:8138))
        (PORT d[9] (8102:8102:8102) (8629:8629:8629))
        (PORT d[10] (5125:5125:5125) (5544:5544:5544))
        (PORT d[11] (4566:4566:4566) (4874:4874:4874))
        (PORT d[12] (4484:4484:4484) (4788:4788:4788))
        (PORT clk (3233:3233:3233) (3240:3240:3240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2071:2071:2071))
        (PORT clk (3233:3233:3233) (3240:3240:3240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3238:3238:3238) (3244:3244:3244))
        (PORT d[0] (7066:7066:7066) (7066:7066:7066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3239:3239:3239) (3245:3245:3245))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3239:3239:3239) (3245:3245:3245))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3239:3239:3239) (3245:3245:3245))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3239:3239:3239) (3245:3245:3245))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2220:2220:2220))
        (PORT clk (3374:3374:3374) (3414:3414:3414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (2844:2844:2844))
        (PORT d[1] (4214:4214:4214) (4475:4475:4475))
        (PORT d[2] (3477:3477:3477) (3657:3657:3657))
        (PORT d[3] (3653:3653:3653) (3836:3836:3836))
        (PORT d[4] (2752:2752:2752) (2875:2875:2875))
        (PORT d[5] (2855:2855:2855) (2993:2993:2993))
        (PORT d[6] (3556:3556:3556) (3702:3702:3702))
        (PORT d[7] (3276:3276:3276) (3418:3418:3418))
        (PORT d[8] (3422:3422:3422) (3612:3612:3612))
        (PORT d[9] (3000:3000:3000) (3015:3015:3015))
        (PORT d[10] (2698:2698:2698) (2757:2757:2757))
        (PORT d[11] (2989:2989:2989) (3045:3045:3045))
        (PORT d[12] (2728:2728:2728) (2899:2899:2899))
        (PORT clk (3370:3370:3370) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2521:2521:2521))
        (PORT clk (3370:3370:3370) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3374:3374:3374) (3414:3414:3414))
        (PORT d[0] (2566:2566:2566) (2566:2566:2566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3375:3375:3375) (3415:3415:3415))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3375:3375:3375) (3415:3415:3415))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3375:3375:3375) (3415:3415:3415))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3375:3375:3375) (3415:3415:3415))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4096:4096:4096) (4156:4156:4156))
        (PORT clk (3243:3243:3243) (3269:3269:3269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3764:3764:3764))
        (PORT d[1] (3516:3516:3516) (3776:3776:3776))
        (PORT d[2] (5312:5312:5312) (5590:5590:5590))
        (PORT d[3] (3824:3824:3824) (4068:4068:4068))
        (PORT d[4] (3491:3491:3491) (3732:3732:3732))
        (PORT d[5] (4933:4933:4933) (5248:5248:5248))
        (PORT d[6] (4436:4436:4436) (4713:4713:4713))
        (PORT d[7] (3488:3488:3488) (3722:3722:3722))
        (PORT d[8] (4201:4201:4201) (4496:4496:4496))
        (PORT d[9] (3453:3453:3453) (3700:3700:3700))
        (PORT d[10] (6971:6971:6971) (7371:7371:7371))
        (PORT d[11] (4500:4500:4500) (4769:4769:4769))
        (PORT d[12] (4146:4146:4146) (4419:4419:4419))
        (PORT clk (3238:3238:3238) (3265:3265:3265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2534:2534:2534))
        (PORT clk (3238:3238:3238) (3265:3265:3265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3243:3243:3243) (3269:3269:3269))
        (PORT d[0] (4181:4181:4181) (4095:4095:4095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3244:3244:3244) (3270:3270:3270))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3244:3244:3244) (3270:3270:3270))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3244:3244:3244) (3270:3270:3270))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3244:3244:3244) (3270:3270:3270))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2108:2108:2108))
        (PORT clk (3111:3111:3111) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2483:2483:2483))
        (PORT d[1] (2263:2263:2263) (2277:2277:2277))
        (PORT d[2] (3033:3033:3033) (3134:3134:3134))
        (PORT d[3] (3970:3970:3970) (4136:4136:4136))
        (PORT d[4] (3157:3157:3157) (3249:3249:3249))
        (PORT d[5] (1770:1770:1770) (1796:1796:1796))
        (PORT d[6] (3212:3212:3212) (3290:3290:3290))
        (PORT d[7] (3784:3784:3784) (3867:3867:3867))
        (PORT d[8] (2180:2180:2180) (2214:2214:2214))
        (PORT d[9] (3133:3133:3133) (3171:3171:3171))
        (PORT d[10] (2368:2368:2368) (2384:2384:2384))
        (PORT d[11] (1290:1290:1290) (1337:1337:1337))
        (PORT d[12] (2764:2764:2764) (2937:2937:2937))
        (PORT clk (3107:3107:3107) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (1856:1856:1856))
        (PORT clk (3107:3107:3107) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3111:3111:3111) (3229:3229:3229))
        (PORT d[0] (2614:2614:2614) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3112:3112:3112) (3230:3230:3230))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3112:3112:3112) (3230:3230:3230))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3112:3112:3112) (3230:3230:3230))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3112:3112:3112) (3230:3230:3230))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5457:5457:5457) (5494:5494:5494))
        (PORT clk (3203:3203:3203) (3211:3211:3211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4134:4134:4134) (4413:4413:4413))
        (PORT d[1] (5775:5775:5775) (6142:6142:6142))
        (PORT d[2] (4641:4641:4641) (4928:4928:4928))
        (PORT d[3] (5829:5829:5829) (6260:6260:6260))
        (PORT d[4] (3893:3893:3893) (4172:4172:4172))
        (PORT d[5] (6085:6085:6085) (6469:6469:6469))
        (PORT d[6] (6354:6354:6354) (6697:6697:6697))
        (PORT d[7] (9528:9528:9528) (10019:10019:10019))
        (PORT d[8] (4303:4303:4303) (4641:4641:4641))
        (PORT d[9] (8101:8101:8101) (8628:8628:8628))
        (PORT d[10] (5118:5118:5118) (5535:5535:5535))
        (PORT d[11] (4553:4553:4553) (4859:4859:4859))
        (PORT d[12] (4179:4179:4179) (4488:4488:4488))
        (PORT clk (3198:3198:3198) (3207:3207:3207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2087:2087:2087))
        (PORT clk (3198:3198:3198) (3207:3207:3207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3203:3203:3203) (3211:3211:3211))
        (PORT d[0] (3517:3517:3517) (3328:3328:3328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3204:3204:3204) (3212:3212:3212))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3204:3204:3204) (3212:3212:3212))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3204:3204:3204) (3212:3212:3212))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3204:3204:3204) (3212:3212:3212))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1776:1776:1776) (1823:1823:1823))
        (PORT clk (3330:3330:3330) (3364:3364:3364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (2760:2760:2760))
        (PORT d[1] (4143:4143:4143) (4402:4402:4402))
        (PORT d[2] (3410:3410:3410) (3550:3550:3550))
        (PORT d[3] (4441:4441:4441) (4621:4621:4621))
        (PORT d[4] (2328:2328:2328) (2405:2405:2405))
        (PORT d[5] (2824:2824:2824) (2848:2848:2848))
        (PORT d[6] (4172:4172:4172) (4388:4388:4388))
        (PORT d[7] (2856:2856:2856) (2962:2962:2962))
        (PORT d[8] (3779:3779:3779) (3973:3973:3973))
        (PORT d[9] (2700:2700:2700) (2725:2725:2725))
        (PORT d[10] (3757:3757:3757) (3804:3804:3804))
        (PORT d[11] (3602:3602:3602) (3646:3646:3646))
        (PORT d[12] (3515:3515:3515) (3686:3686:3686))
        (PORT clk (3326:3326:3326) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2404:2404:2404))
        (PORT clk (3326:3326:3326) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3330:3330:3330) (3364:3364:3364))
        (PORT d[0] (2783:2783:2783) (2712:2712:2712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3365:3365:3365))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4079:4079:4079) (4143:4143:4143))
        (PORT clk (3244:3244:3244) (3251:3251:3251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4597:4597:4597) (4882:4882:4882))
        (PORT d[1] (6893:6893:6893) (7241:7241:7241))
        (PORT d[2] (4241:4241:4241) (4528:4528:4528))
        (PORT d[3] (6632:6632:6632) (7046:7046:7046))
        (PORT d[4] (4907:4907:4907) (5172:5172:5172))
        (PORT d[5] (4177:4177:4177) (4494:4494:4494))
        (PORT d[6] (4836:4836:4836) (5116:5116:5116))
        (PORT d[7] (4229:4229:4229) (4546:4546:4546))
        (PORT d[8] (4590:4590:4590) (4877:4877:4877))
        (PORT d[9] (4183:4183:4183) (4439:4439:4439))
        (PORT d[10] (5872:5872:5872) (6286:6286:6286))
        (PORT d[11] (4176:4176:4176) (4451:4451:4451))
        (PORT d[12] (4477:4477:4477) (4747:4747:4747))
        (PORT clk (3239:3239:3239) (3247:3247:3247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2441:2441:2441) (2414:2414:2414))
        (PORT clk (3239:3239:3239) (3247:3247:3247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3244:3244:3244) (3251:3251:3251))
        (PORT d[0] (5464:5464:5464) (5178:5178:5178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3245:3245:3245) (3252:3252:3252))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3245:3245:3245) (3252:3252:3252))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3245:3245:3245) (3252:3252:3252))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3245:3245:3245) (3252:3252:3252))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1333:1333:1333))
        (PORT datab (1300:1300:1300) (1334:1334:1334))
        (PORT datac (1116:1116:1116) (1169:1169:1169))
        (PORT datad (1663:1663:1663) (1656:1656:1656))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1158:1158:1158))
        (PORT datab (1300:1300:1300) (1334:1334:1334))
        (PORT datac (2431:2431:2431) (2462:2462:2462))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (1809:1809:1809))
        (PORT clk (3451:3451:3451) (3501:3501:3501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2788:2788:2788))
        (PORT d[1] (3839:3839:3839) (4112:4112:4112))
        (PORT d[2] (3461:3461:3461) (3605:3605:3605))
        (PORT d[3] (3330:3330:3330) (3515:3515:3515))
        (PORT d[4] (2421:2421:2421) (2514:2514:2514))
        (PORT d[5] (2809:2809:2809) (2831:2831:2831))
        (PORT d[6] (3811:3811:3811) (3908:3908:3908))
        (PORT d[7] (2844:2844:2844) (2949:2949:2949))
        (PORT d[8] (2438:2438:2438) (2465:2465:2465))
        (PORT d[9] (2696:2696:2696) (2693:2693:2693))
        (PORT d[10] (2377:2377:2377) (2394:2394:2394))
        (PORT d[11] (2332:2332:2332) (2361:2361:2361))
        (PORT d[12] (3486:3486:3486) (3648:3648:3648))
        (PORT clk (3447:3447:3447) (3497:3497:3497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (1778:1778:1778))
        (PORT clk (3447:3447:3447) (3497:3497:3497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3451:3451:3451) (3501:3501:3501))
        (PORT d[0] (3383:3383:3383) (3307:3307:3307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3452:3452:3452) (3502:3502:3502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3452:3452:3452) (3502:3502:3502))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3452:3452:3452) (3502:3502:3502))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3452:3452:3452) (3502:3502:3502))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4373:4373:4373) (4425:4425:4425))
        (PORT clk (3245:3245:3245) (3252:3252:3252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4582:4582:4582) (4865:4865:4865))
        (PORT d[1] (4247:4247:4247) (4502:4502:4502))
        (PORT d[2] (4214:4214:4214) (4499:4499:4499))
        (PORT d[3] (6613:6613:6613) (7039:7039:7039))
        (PORT d[4] (4513:4513:4513) (4782:4782:4782))
        (PORT d[5] (4213:4213:4213) (4531:4531:4531))
        (PORT d[6] (4727:4727:4727) (5095:5095:5095))
        (PORT d[7] (4228:4228:4228) (4545:4545:4545))
        (PORT d[8] (5343:5343:5343) (5655:5655:5655))
        (PORT d[9] (4190:4190:4190) (4444:4444:4444))
        (PORT d[10] (5840:5840:5840) (6252:6252:6252))
        (PORT d[11] (4506:4506:4506) (4775:4775:4775))
        (PORT d[12] (4491:4491:4491) (4763:4763:4763))
        (PORT clk (3240:3240:3240) (3248:3248:3248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2108:2108:2108))
        (PORT clk (3240:3240:3240) (3248:3248:3248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3245:3245:3245) (3252:3252:3252))
        (PORT d[0] (6000:6000:6000) (6084:6084:6084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3253:3253:3253))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3253:3253:3253))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3253:3253:3253))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3246:3246:3246) (3253:3253:3253))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2408:2408:2408) (2429:2429:2429))
        (PORT clk (2740:2740:2740) (2866:2866:2866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2426:2426:2426))
        (PORT d[1] (3589:3589:3589) (3687:3687:3687))
        (PORT d[2] (3068:3068:3068) (3163:3163:3163))
        (PORT d[3] (2963:2963:2963) (3112:3112:3112))
        (PORT d[4] (3554:3554:3554) (3644:3644:3644))
        (PORT d[5] (1739:1739:1739) (1761:1761:1761))
        (PORT d[6] (1181:1181:1181) (1222:1222:1222))
        (PORT d[7] (2126:2126:2126) (2162:2162:2162))
        (PORT d[8] (1953:1953:1953) (1998:1998:1998))
        (PORT d[9] (2059:2059:2059) (2074:2074:2074))
        (PORT d[10] (2753:2753:2753) (2786:2786:2786))
        (PORT d[11] (1226:1226:1226) (1260:1260:1260))
        (PORT d[12] (1246:1246:1246) (1298:1298:1298))
        (PORT clk (2736:2736:2736) (2862:2862:2862))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1090:1090:1090))
        (PORT clk (2736:2736:2736) (2862:2862:2862))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2740:2740:2740) (2866:2866:2866))
        (PORT d[0] (1755:1755:1755) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2867:2867:2867))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2867:2867:2867))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2867:2867:2867))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2867:2867:2867))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5465:5465:5465) (5504:5504:5504))
        (PORT clk (3286:3286:3286) (3257:3257:3257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6112:6112:6112) (6435:6435:6435))
        (PORT d[1] (5412:5412:5412) (5771:5771:5771))
        (PORT d[2] (4229:4229:4229) (4546:4546:4546))
        (PORT d[3] (8917:8917:8917) (9413:9413:9413))
        (PORT d[4] (4182:4182:4182) (4453:4453:4453))
        (PORT d[5] (6057:6057:6057) (6439:6439:6439))
        (PORT d[6] (6001:6001:6001) (6346:6346:6346))
        (PORT d[7] (9148:9148:9148) (9645:9645:9645))
        (PORT d[8] (7293:7293:7293) (7759:7759:7759))
        (PORT d[9] (7736:7736:7736) (8263:8263:8263))
        (PORT d[10] (5450:5450:5450) (5871:5871:5871))
        (PORT d[11] (4854:4854:4854) (5155:5155:5155))
        (PORT d[12] (4503:4503:4503) (4799:4799:4799))
        (PORT clk (3281:3281:3281) (3253:3253:3253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2093:2093:2093))
        (PORT clk (3281:3281:3281) (3253:3253:3253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3286:3286:3286) (3257:3257:3257))
        (PORT d[0] (2755:2755:2755) (2620:2620:2620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3287:3287:3287) (3258:3258:3258))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3287:3287:3287) (3258:3258:3258))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3287:3287:3287) (3258:3258:3258))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3287:3287:3287) (3258:3258:3258))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (899:899:899))
        (PORT datab (804:804:804) (862:862:862))
        (PORT datac (1308:1308:1308) (1320:1320:1320))
        (PORT datad (404:404:404) (406:406:406))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2239:2239:2239))
        (PORT clk (3288:3288:3288) (3330:3330:3330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (2848:2848:2848))
        (PORT d[1] (4220:4220:4220) (4480:4480:4480))
        (PORT d[2] (3767:3767:3767) (3900:3900:3900))
        (PORT d[3] (3697:3697:3697) (3887:3887:3887))
        (PORT d[4] (2746:2746:2746) (2868:2868:2868))
        (PORT d[5] (3527:3527:3527) (3641:3641:3641))
        (PORT d[6] (4202:4202:4202) (4421:4421:4421))
        (PORT d[7] (3237:3237:3237) (3375:3375:3375))
        (PORT d[8] (3358:3358:3358) (3545:3545:3545))
        (PORT d[9] (3001:3001:3001) (3020:3020:3020))
        (PORT d[10] (2715:2715:2715) (2764:2764:2764))
        (PORT d[11] (3320:3320:3320) (3373:3373:3373))
        (PORT d[12] (2451:2451:2451) (2632:2632:2632))
        (PORT clk (3284:3284:3284) (3326:3326:3326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2314:2314:2314))
        (PORT clk (3284:3284:3284) (3326:3326:3326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3288:3288:3288) (3330:3330:3330))
        (PORT d[0] (3389:3389:3389) (3314:3314:3314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3289:3289:3289) (3331:3331:3331))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3289:3289:3289) (3331:3331:3331))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3289:3289:3289) (3331:3331:3331))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3289:3289:3289) (3331:3331:3331))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4088:4088:4088) (4148:4148:4148))
        (PORT clk (3232:3232:3232) (3243:3243:3243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3499:3499:3499) (3724:3724:3724))
        (PORT d[1] (3536:3536:3536) (3799:3799:3799))
        (PORT d[2] (4951:4951:4951) (5237:5237:5237))
        (PORT d[3] (3517:3517:3517) (3774:3774:3774))
        (PORT d[4] (5638:5638:5638) (5897:5897:5897))
        (PORT d[5] (4981:4981:4981) (5302:5302:5302))
        (PORT d[6] (4804:4804:4804) (5083:5083:5083))
        (PORT d[7] (5270:5270:5270) (5577:5577:5577))
        (PORT d[8] (5323:5323:5323) (5606:5606:5606))
        (PORT d[9] (3478:3478:3478) (3732:3732:3732))
        (PORT d[10] (6964:6964:6964) (7364:7364:7364))
        (PORT d[11] (4451:4451:4451) (4717:4717:4717))
        (PORT d[12] (4068:4068:4068) (4335:4335:4335))
        (PORT clk (3227:3227:3227) (3239:3239:3239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2490:2490:2490))
        (PORT clk (3227:3227:3227) (3239:3239:3239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3232:3232:3232) (3243:3243:3243))
        (PORT d[0] (4014:4014:4014) (3864:3864:3864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3233:3233:3233) (3244:3244:3244))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3233:3233:3233) (3244:3244:3244))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3233:3233:3233) (3244:3244:3244))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3233:3233:3233) (3244:3244:3244))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (837:837:837) (874:874:874))
        (PORT clk (2893:2893:2893) (2962:2962:2962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2280:2280:2280))
        (PORT d[1] (3231:3231:3231) (3332:3332:3332))
        (PORT d[2] (3661:3661:3661) (3690:3690:3690))
        (PORT d[3] (1510:1510:1510) (1555:1555:1555))
        (PORT d[4] (1764:1764:1764) (1780:1780:1780))
        (PORT d[5] (1951:1951:1951) (1940:1940:1940))
        (PORT d[6] (1154:1154:1154) (1192:1192:1192))
        (PORT d[7] (1428:1428:1428) (1471:1471:1471))
        (PORT d[8] (2297:2297:2297) (2334:2334:2334))
        (PORT d[9] (2431:2431:2431) (2477:2477:2477))
        (PORT d[10] (2674:2674:2674) (2641:2641:2641))
        (PORT d[11] (1247:1247:1247) (1291:1291:1291))
        (PORT d[12] (1625:1625:1625) (1675:1675:1675))
        (PORT clk (2889:2889:2889) (2958:2958:2958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1358:1358:1358))
        (PORT clk (2889:2889:2889) (2958:2958:2958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2893:2893:2893) (2962:2962:2962))
        (PORT d[0] (2208:2208:2208) (2122:2122:2122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2963:2963:2963))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2963:2963:2963))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2963:2963:2963))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2963:2963:2963))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4020:4020:4020) (4033:4033:4033))
        (PORT clk (3169:3169:3169) (3270:3270:3270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5756:5756:5756) (6081:6081:6081))
        (PORT d[1] (5031:5031:5031) (5391:5391:5391))
        (PORT d[2] (8711:8711:8711) (9202:9202:9202))
        (PORT d[3] (8538:8538:8538) (9033:9033:9033))
        (PORT d[4] (8192:8192:8192) (8733:8733:8733))
        (PORT d[5] (5367:5367:5367) (5757:5757:5757))
        (PORT d[6] (5646:5646:5646) (5991:5991:5991))
        (PORT d[7] (4568:4568:4568) (4913:4913:4913))
        (PORT d[8] (7228:7228:7228) (7696:7696:7696))
        (PORT d[9] (7373:7373:7373) (7895:7895:7895))
        (PORT d[10] (5469:5469:5469) (5893:5893:5893))
        (PORT d[11] (8751:8751:8751) (9292:9292:9292))
        (PORT d[12] (5669:5669:5669) (6012:6012:6012))
        (PORT clk (3164:3164:3164) (3266:3266:3266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2132:2132:2132))
        (PORT clk (3164:3164:3164) (3266:3266:3266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3169:3169:3169) (3270:3270:3270))
        (PORT d[0] (5280:5280:5280) (5065:5065:5065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3170:3170:3170) (3271:3271:3271))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3170:3170:3170) (3271:3271:3271))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3170:3170:3170) (3271:3271:3271))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3170:3170:3170) (3271:3271:3271))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (728:728:728))
        (PORT datab (1156:1156:1156) (1203:1203:1203))
        (PORT datac (2397:2397:2397) (2435:2435:2435))
        (PORT datad (406:406:406) (407:407:407))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (901:901:901))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3284:3284:3284) (3238:3238:3238))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1398:1398:1398) (1396:1396:1396))
        (PORT sload (2993:2993:2993) (3022:3022:3022))
        (PORT ena (2308:2308:2308) (2367:2367:2367))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[4\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1387:1387:1387))
        (PORT datab (414:414:414) (436:436:436))
        (PORT datac (842:842:842) (897:897:897))
        (PORT datad (214:214:214) (240:240:240))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[4\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (315:315:315))
        (PORT datab (1098:1098:1098) (1127:1127:1127))
        (PORT datac (1005:1005:1005) (1046:1046:1046))
        (PORT datad (683:683:683) (681:681:681))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[4\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1090:1090:1090))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (931:931:931) (903:903:903))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[4\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1195:1195:1195))
        (PORT datab (1292:1292:1292) (1322:1322:1322))
        (PORT datac (1755:1755:1755) (1697:1697:1697))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[4\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (638:638:638))
        (PORT datab (1453:1453:1453) (1427:1427:1427))
        (PORT datac (1238:1238:1238) (1257:1257:1257))
        (PORT datad (375:375:375) (381:381:381))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2501:2501:2501))
        (PORT asdata (1197:1197:1197) (1204:1204:1204))
        (PORT ena (2300:2300:2300) (2275:2275:2275))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (757:757:757))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datac (1104:1104:1104) (1151:1151:1151))
        (PORT datad (1118:1118:1118) (1172:1172:1172))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1160:1160:1160))
        (PORT datab (982:982:982) (989:989:989))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1288:1288:1288))
        (PORT datab (330:330:330) (411:411:411))
        (PORT datac (823:823:823) (881:881:881))
        (PORT datad (843:843:843) (918:918:918))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (967:967:967))
        (PORT datab (733:733:733) (760:760:760))
        (PORT datac (918:918:918) (921:921:921))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1199:1199:1199))
        (PORT datab (592:592:592) (687:687:687))
        (PORT datac (742:742:742) (745:745:745))
        (PORT datad (916:916:916) (898:898:898))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[8\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (403:403:403))
        (PORT datac (554:554:554) (645:645:645))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[8\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1387:1387:1387))
        (PORT datab (1426:1426:1426) (1455:1455:1455))
        (PORT datad (988:988:988) (961:961:961))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[8\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (710:710:710))
        (PORT datab (1529:1529:1529) (1454:1454:1454))
        (PORT datac (722:722:722) (754:754:754))
        (PORT datad (934:934:934) (907:907:907))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (3005:3005:3005))
        (PORT clk (3401:3401:3401) (3426:3426:3426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3511:3511:3511) (3690:3690:3690))
        (PORT d[1] (3400:3400:3400) (3588:3588:3588))
        (PORT d[2] (2954:2954:2954) (3106:3106:3106))
        (PORT d[3] (3033:3033:3033) (3205:3205:3205))
        (PORT d[4] (3713:3713:3713) (3924:3924:3924))
        (PORT d[5] (2727:2727:2727) (2886:2886:2886))
        (PORT d[6] (3318:3318:3318) (3454:3454:3454))
        (PORT d[7] (2915:2915:2915) (3034:3034:3034))
        (PORT d[8] (3762:3762:3762) (4001:4001:4001))
        (PORT d[9] (3092:3092:3092) (3282:3282:3282))
        (PORT d[10] (4840:4840:4840) (5018:5018:5018))
        (PORT d[11] (3914:3914:3914) (4034:4034:4034))
        (PORT d[12] (3497:3497:3497) (3661:3661:3661))
        (PORT clk (3397:3397:3397) (3422:3422:3422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (2988:2988:2988))
        (PORT clk (3397:3397:3397) (3422:3422:3422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3401:3401:3401) (3426:3426:3426))
        (PORT d[0] (3515:3515:3515) (3556:3556:3556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3402:3402:3402) (3427:3427:3427))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3402:3402:3402) (3427:3427:3427))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3402:3402:3402) (3427:3427:3427))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3402:3402:3402) (3427:3427:3427))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4060:4060:4060) (4094:4094:4094))
        (PORT clk (3379:3379:3379) (3338:3338:3338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5775:5775:5775) (6169:6169:6169))
        (PORT d[1] (5844:5844:5844) (6293:6293:6293))
        (PORT d[2] (5763:5763:5763) (6195:6195:6195))
        (PORT d[3] (5864:5864:5864) (6263:6263:6263))
        (PORT d[4] (5171:5171:5171) (5594:5594:5594))
        (PORT d[5] (6379:6379:6379) (6918:6918:6918))
        (PORT d[6] (5598:5598:5598) (6055:6055:6055))
        (PORT d[7] (5474:5474:5474) (5925:5925:5925))
        (PORT d[8] (5607:5607:5607) (5998:5998:5998))
        (PORT d[9] (5832:5832:5832) (6263:6263:6263))
        (PORT d[10] (6346:6346:6346) (6866:6866:6866))
        (PORT d[11] (5510:5510:5510) (5963:5963:5963))
        (PORT d[12] (6925:6925:6925) (7428:7428:7428))
        (PORT clk (3374:3374:3374) (3334:3334:3334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2419:2419:2419))
        (PORT clk (3374:3374:3374) (3334:3334:3334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3379:3379:3379) (3338:3338:3338))
        (PORT d[0] (4411:4411:4411) (4270:4270:4270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3339:3339:3339))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3339:3339:3339))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3339:3339:3339))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3339:3339:3339))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2585:2585:2585))
        (PORT clk (3314:3314:3314) (3379:3379:3379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3915:3915:3915) (4133:4133:4133))
        (PORT d[1] (3119:3119:3119) (3320:3320:3320))
        (PORT d[2] (3950:3950:3950) (4113:4113:4113))
        (PORT d[3] (3894:3894:3894) (4153:4153:4153))
        (PORT d[4] (3660:3660:3660) (3795:3795:3795))
        (PORT d[5] (2722:2722:2722) (2878:2878:2878))
        (PORT d[6] (2577:2577:2577) (2682:2682:2682))
        (PORT d[7] (3964:3964:3964) (4120:4120:4120))
        (PORT d[8] (3712:3712:3712) (3908:3908:3908))
        (PORT d[9] (3290:3290:3290) (3433:3433:3433))
        (PORT d[10] (4230:4230:4230) (4306:4306:4306))
        (PORT d[11] (4034:4034:4034) (4145:4145:4145))
        (PORT d[12] (2385:2385:2385) (2536:2536:2536))
        (PORT clk (3310:3310:3310) (3375:3375:3375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2556:2556:2556))
        (PORT clk (3310:3310:3310) (3375:3375:3375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3314:3314:3314) (3379:3379:3379))
        (PORT d[0] (3180:3180:3180) (3212:3212:3212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3380:3380:3380))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3380:3380:3380))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3380:3380:3380))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3380:3380:3380))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6151:6151:6151) (6239:6239:6239))
        (PORT clk (3317:3317:3317) (3308:3308:3308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7526:7526:7526) (7916:7916:7916))
        (PORT d[1] (6928:6928:6928) (7371:7371:7371))
        (PORT d[2] (5078:5078:5078) (5493:5493:5493))
        (PORT d[3] (7268:7268:7268) (7669:7669:7669))
        (PORT d[4] (5515:5515:5515) (5937:5937:5937))
        (PORT d[5] (5123:5123:5123) (5539:5539:5539))
        (PORT d[6] (4968:4968:4968) (5320:5320:5320))
        (PORT d[7] (5088:5088:5088) (5502:5502:5502))
        (PORT d[8] (7591:7591:7591) (7994:7994:7994))
        (PORT d[9] (5451:5451:5451) (5850:5850:5850))
        (PORT d[10] (8413:8413:8413) (8902:8902:8902))
        (PORT d[11] (5103:5103:5103) (5512:5512:5512))
        (PORT d[12] (5083:5083:5083) (5492:5492:5492))
        (PORT clk (3312:3312:3312) (3304:3304:3304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2399:2399:2399))
        (PORT clk (3312:3312:3312) (3304:3304:3304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3317:3317:3317) (3308:3308:3308))
        (PORT d[0] (4554:4554:4554) (4502:4502:4502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3318:3318:3318) (3309:3309:3309))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3318:3318:3318) (3309:3309:3309))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3318:3318:3318) (3309:3309:3309))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3318:3318:3318) (3309:3309:3309))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2500:2500:2500))
        (PORT clk (3386:3386:3386) (3421:3421:3421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3616:3616:3616) (3802:3802:3802))
        (PORT d[1] (2964:2964:2964) (3111:3111:3111))
        (PORT d[2] (2916:2916:2916) (3069:3069:3069))
        (PORT d[3] (2883:2883:2883) (2992:2992:2992))
        (PORT d[4] (2867:2867:2867) (3016:3016:3016))
        (PORT d[5] (2967:2967:2967) (3091:3091:3091))
        (PORT d[6] (3713:3713:3713) (3859:3859:3859))
        (PORT d[7] (3269:3269:3269) (3380:3380:3380))
        (PORT d[8] (3281:3281:3281) (3382:3382:3382))
        (PORT d[9] (1945:1945:1945) (2073:2073:2073))
        (PORT d[10] (4908:4908:4908) (5134:5134:5134))
        (PORT d[11] (3644:3644:3644) (3748:3748:3748))
        (PORT d[12] (2044:2044:2044) (2187:2187:2187))
        (PORT clk (3382:3382:3382) (3417:3417:3417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2520:2520:2520))
        (PORT clk (3382:3382:3382) (3417:3417:3417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3386:3386:3386) (3421:3421:3421))
        (PORT d[0] (2785:2785:2785) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3387:3387:3387) (3422:3422:3422))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3387:3387:3387) (3422:3422:3422))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3387:3387:3387) (3422:3422:3422))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3387:3387:3387) (3422:3422:3422))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3328:3328:3328))
        (PORT clk (3338:3338:3338) (3289:3289:3289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6897:6897:6897) (7338:7338:7338))
        (PORT d[1] (6567:6567:6567) (7037:7037:7037))
        (PORT d[2] (7262:7262:7262) (7713:7713:7713))
        (PORT d[3] (6983:6983:6983) (7331:7331:7331))
        (PORT d[4] (5570:5570:5570) (6026:6026:6026))
        (PORT d[5] (7229:7229:7229) (7702:7702:7702))
        (PORT d[6] (6443:6443:6443) (6825:6825:6825))
        (PORT d[7] (7578:7578:7578) (8044:8044:8044))
        (PORT d[8] (5833:5833:5833) (6269:6269:6269))
        (PORT d[9] (6327:6327:6327) (6822:6822:6822))
        (PORT d[10] (7761:7761:7761) (8231:8231:8231))
        (PORT d[11] (7691:7691:7691) (8209:8209:8209))
        (PORT d[12] (7753:7753:7753) (8270:8270:8270))
        (PORT clk (3333:3333:3333) (3285:3285:3285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2333:2333:2333))
        (PORT clk (3333:3333:3333) (3285:3285:3285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3338:3338:3338) (3289:3289:3289))
        (PORT d[0] (6627:6627:6627) (6393:6393:6393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3339:3339:3339) (3290:3290:3290))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3339:3339:3339) (3290:3290:3290))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3339:3339:3339) (3290:3290:3290))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3339:3339:3339) (3290:3290:3290))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2033:2033:2033) (2090:2090:2090))
        (PORT datab (1179:1179:1179) (1249:1249:1249))
        (PORT datac (2040:2040:2040) (2077:2077:2077))
        (PORT datad (2007:2007:2007) (1999:1999:1999))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (2926:2926:2926))
        (PORT clk (3464:3464:3464) (3457:3457:3457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4245:4245:4245) (4484:4484:4484))
        (PORT d[1] (4155:4155:4155) (4402:4402:4402))
        (PORT d[2] (3753:3753:3753) (3972:3972:3972))
        (PORT d[3] (3854:3854:3854) (4108:4108:4108))
        (PORT d[4] (2889:2889:2889) (3039:3039:3039))
        (PORT d[5] (4277:4277:4277) (4379:4379:4379))
        (PORT d[6] (3034:3034:3034) (3197:3197:3197))
        (PORT d[7] (3705:3705:3705) (3908:3908:3908))
        (PORT d[8] (3019:3019:3019) (3181:3181:3181))
        (PORT d[9] (3265:3265:3265) (3397:3397:3397))
        (PORT d[10] (3039:3039:3039) (3173:3173:3173))
        (PORT d[11] (3807:3807:3807) (3947:3947:3947))
        (PORT d[12] (2700:2700:2700) (2878:2878:2878))
        (PORT clk (3460:3460:3460) (3453:3453:3453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2702:2702:2702) (2751:2751:2751))
        (PORT clk (3460:3460:3460) (3453:3453:3453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3457:3457:3457))
        (PORT d[0] (3409:3409:3409) (3444:3444:3444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3465:3465:3465) (3458:3458:3458))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3465:3465:3465) (3458:3458:3458))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3465:3465:3465) (3458:3458:3458))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3465:3465:3465) (3458:3458:3458))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4740:4740:4740) (4833:4833:4833))
        (PORT clk (3423:3423:3423) (3373:3373:3373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5682:5682:5682) (6011:6011:6011))
        (PORT d[1] (6178:6178:6178) (6589:6589:6589))
        (PORT d[2] (4909:4909:4909) (5266:5266:5266))
        (PORT d[3] (4952:4952:4952) (5276:5276:5276))
        (PORT d[4] (4686:4686:4686) (5053:5053:5053))
        (PORT d[5] (4657:4657:4657) (5026:5026:5026))
        (PORT d[6] (6386:6386:6386) (6739:6739:6739))
        (PORT d[7] (4652:4652:4652) (5018:5018:5018))
        (PORT d[8] (8615:8615:8615) (9003:9003:9003))
        (PORT d[9] (5015:5015:5015) (5377:5377:5377))
        (PORT d[10] (5078:5078:5078) (5498:5498:5498))
        (PORT d[11] (4750:4750:4750) (5125:5125:5125))
        (PORT d[12] (4638:4638:4638) (4999:4999:4999))
        (PORT clk (3418:3418:3418) (3369:3369:3369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2498:2498:2498))
        (PORT clk (3418:3418:3418) (3369:3369:3369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3423:3423:3423) (3373:3373:3373))
        (PORT d[0] (4975:4975:4975) (4968:4968:4968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3424:3424:3424) (3374:3374:3374))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3424:3424:3424) (3374:3374:3374))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3424:3424:3424) (3374:3374:3374))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3424:3424:3424) (3374:3374:3374))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2289:2289:2289) (2395:2395:2395))
        (PORT datab (1176:1176:1176) (1245:1245:1245))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (2174:2174:2174) (2257:2257:2257))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (3063:3063:3063))
        (PORT clk (3283:3283:3283) (3328:3328:3328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3371:3371:3371))
        (PORT d[1] (3090:3090:3090) (3275:3275:3275))
        (PORT d[2] (3244:3244:3244) (3385:3385:3385))
        (PORT d[3] (2577:2577:2577) (2694:2694:2694))
        (PORT d[4] (3246:3246:3246) (3398:3398:3398))
        (PORT d[5] (3059:3059:3059) (3204:3204:3204))
        (PORT d[6] (4045:4045:4045) (4216:4216:4216))
        (PORT d[7] (3929:3929:3929) (4044:4044:4044))
        (PORT d[8] (3641:3641:3641) (3751:3751:3751))
        (PORT d[9] (2657:2657:2657) (2803:2803:2803))
        (PORT d[10] (4593:4593:4593) (4849:4849:4849))
        (PORT d[11] (3738:3738:3738) (3874:3874:3874))
        (PORT d[12] (2071:2071:2071) (2220:2220:2220))
        (PORT clk (3279:3279:3279) (3324:3324:3324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2406:2406:2406))
        (PORT clk (3279:3279:3279) (3324:3324:3324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3283:3283:3283) (3328:3328:3328))
        (PORT d[0] (3307:3307:3307) (3300:3300:3300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3284:3284:3284) (3329:3329:3329))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3284:3284:3284) (3329:3329:3329))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3284:3284:3284) (3329:3329:3329))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3284:3284:3284) (3329:3329:3329))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3691:3691:3691) (3692:3692:3692))
        (PORT clk (3358:3358:3358) (3308:3308:3308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5911:5911:5911) (6359:6359:6359))
        (PORT d[1] (6271:6271:6271) (6742:6742:6742))
        (PORT d[2] (6212:6212:6212) (6676:6676:6676))
        (PORT d[3] (6278:6278:6278) (6626:6626:6626))
        (PORT d[4] (5817:5817:5817) (6238:6238:6238))
        (PORT d[5] (6575:6575:6575) (7059:7059:7059))
        (PORT d[6] (5698:5698:5698) (6080:6080:6080))
        (PORT d[7] (6868:6868:6868) (7343:7343:7343))
        (PORT d[8] (6855:6855:6855) (7327:7327:7327))
        (PORT d[9] (6737:6737:6737) (7261:7261:7261))
        (PORT d[10] (6929:6929:6929) (7394:7394:7394))
        (PORT d[11] (7016:7016:7016) (7542:7542:7542))
        (PORT d[12] (7035:7035:7035) (7561:7561:7561))
        (PORT clk (3353:3353:3353) (3304:3304:3304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2226:2226:2226))
        (PORT clk (3353:3353:3353) (3304:3304:3304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3358:3358:3358) (3308:3308:3308))
        (PORT d[0] (4060:4060:4060) (3942:3942:3942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3359:3359:3359) (3309:3309:3309))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3359:3359:3359) (3309:3309:3309))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3359:3359:3359) (3309:3309:3309))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3359:3359:3359) (3309:3309:3309))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2667:2667:2667))
        (PORT clk (3375:3375:3375) (3382:3382:3382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4097:4097:4097) (4233:4233:4233))
        (PORT d[1] (3538:3538:3538) (3788:3788:3788))
        (PORT d[2] (4026:4026:4026) (4283:4283:4283))
        (PORT d[3] (3618:3618:3618) (3778:3778:3778))
        (PORT d[4] (2831:2831:2831) (2934:2934:2934))
        (PORT d[5] (3098:3098:3098) (3300:3300:3300))
        (PORT d[6] (3470:3470:3470) (3662:3662:3662))
        (PORT d[7] (3295:3295:3295) (3453:3453:3453))
        (PORT d[8] (2970:2970:2970) (3081:3081:3081))
        (PORT d[9] (2490:2490:2490) (2583:2583:2583))
        (PORT d[10] (3638:3638:3638) (3762:3762:3762))
        (PORT d[11] (3705:3705:3705) (3802:3802:3802))
        (PORT d[12] (2493:2493:2493) (2685:2685:2685))
        (PORT clk (3371:3371:3371) (3378:3378:3378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2563:2563:2563) (2555:2555:2555))
        (PORT clk (3371:3371:3371) (3378:3378:3378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3375:3375:3375) (3382:3382:3382))
        (PORT d[0] (3530:3530:3530) (3573:3573:3573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3376:3376:3376) (3383:3383:3383))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3376:3376:3376) (3383:3383:3383))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3376:3376:3376) (3383:3383:3383))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3376:3376:3376) (3383:3383:3383))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4551:4551:4551) (4628:4628:4628))
        (PORT clk (3333:3333:3333) (3325:3325:3325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5102:5102:5102) (5474:5474:5474))
        (PORT d[1] (7315:7315:7315) (7768:7768:7768))
        (PORT d[2] (5352:5352:5352) (5682:5682:5682))
        (PORT d[3] (7233:7233:7233) (7627:7627:7627))
        (PORT d[4] (5429:5429:5429) (5803:5803:5803))
        (PORT d[5] (4980:4980:4980) (5333:5333:5333))
        (PORT d[6] (4342:4342:4342) (4688:4688:4688))
        (PORT d[7] (4611:4611:4611) (4974:4974:4974))
        (PORT d[8] (4689:4689:4689) (5018:5018:5018))
        (PORT d[9] (4282:4282:4282) (4614:4614:4614))
        (PORT d[10] (4842:4842:4842) (5162:5162:5162))
        (PORT d[11] (6524:6524:6524) (6959:6959:6959))
        (PORT d[12] (6954:6954:6954) (7406:7406:7406))
        (PORT clk (3328:3328:3328) (3321:3321:3321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2496:2496:2496))
        (PORT clk (3328:3328:3328) (3321:3321:3321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3333:3333:3333) (3325:3325:3325))
        (PORT d[0] (3897:3897:3897) (3919:3919:3919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3334:3334:3334) (3326:3326:3326))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3334:3334:3334) (3326:3326:3326))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3334:3334:3334) (3326:3326:3326))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3334:3334:3334) (3326:3326:3326))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (3306:3306:3306))
        (PORT clk (3376:3376:3376) (3394:3394:3394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3512:3512:3512) (3679:3679:3679))
        (PORT d[1] (3136:3136:3136) (3337:3337:3337))
        (PORT d[2] (3310:3310:3310) (3451:3451:3451))
        (PORT d[3] (3316:3316:3316) (3460:3460:3460))
        (PORT d[4] (3688:3688:3688) (3901:3901:3901))
        (PORT d[5] (2712:2712:2712) (2871:2871:2871))
        (PORT d[6] (3660:3660:3660) (3787:3787:3787))
        (PORT d[7] (2916:2916:2916) (3035:3035:3035))
        (PORT d[8] (4070:4070:4070) (4301:4301:4301))
        (PORT d[9] (2732:2732:2732) (2927:2927:2927))
        (PORT d[10] (4126:4126:4126) (4313:4313:4313))
        (PORT d[11] (3655:3655:3655) (3787:3787:3787))
        (PORT d[12] (3165:3165:3165) (3336:3336:3336))
        (PORT clk (3372:3372:3372) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2581:2581:2581))
        (PORT clk (3372:3372:3372) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3376:3376:3376) (3394:3394:3394))
        (PORT d[0] (3475:3475:3475) (3515:3515:3515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3377:3377:3377) (3395:3395:3395))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3377:3377:3377) (3395:3395:3395))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3377:3377:3377) (3395:3395:3395))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3377:3377:3377) (3395:3395:3395))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4407:4407:4407) (4426:4426:4426))
        (PORT clk (3297:3297:3297) (3261:3261:3261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5470:5470:5470) (5875:5875:5875))
        (PORT d[1] (5477:5477:5477) (5926:5926:5926))
        (PORT d[2] (5435:5435:5435) (5877:5877:5877))
        (PORT d[3] (5427:5427:5427) (5824:5824:5824))
        (PORT d[4] (5514:5514:5514) (5932:5932:5932))
        (PORT d[5] (6351:6351:6351) (6883:6883:6883))
        (PORT d[6] (5368:5368:5368) (5753:5753:5753))
        (PORT d[7] (5492:5492:5492) (5943:5943:5943))
        (PORT d[8] (5676:5676:5676) (6062:6062:6062))
        (PORT d[9] (5448:5448:5448) (5883:5883:5883))
        (PORT d[10] (6258:6258:6258) (6774:6774:6774))
        (PORT d[11] (5562:5562:5562) (6020:6020:6020))
        (PORT d[12] (6579:6579:6579) (7089:7089:7089))
        (PORT clk (3292:3292:3292) (3257:3257:3257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2176:2176:2176))
        (PORT clk (3292:3292:3292) (3257:3257:3257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3297:3297:3297) (3261:3261:3261))
        (PORT d[0] (4765:4765:4765) (4693:4693:4693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3262:3262:3262))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3262:3262:3262))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3262:3262:3262))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3298:3298:3298) (3262:3262:3262))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (2877:2877:2877))
        (PORT clk (3263:3263:3263) (3333:3333:3333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3856:3856:3856) (4060:4060:4060))
        (PORT d[1] (3451:3451:3451) (3650:3650:3650))
        (PORT d[2] (3640:3640:3640) (3808:3808:3808))
        (PORT d[3] (3448:3448:3448) (3657:3657:3657))
        (PORT d[4] (3619:3619:3619) (3796:3796:3796))
        (PORT d[5] (2331:2331:2331) (2454:2454:2454))
        (PORT d[6] (2708:2708:2708) (2834:2834:2834))
        (PORT d[7] (4297:4297:4297) (4443:4443:4443))
        (PORT d[8] (3711:3711:3711) (3906:3906:3906))
        (PORT d[9] (2958:2958:2958) (3110:3110:3110))
        (PORT d[10] (4849:4849:4849) (5046:5046:5046))
        (PORT d[11] (3739:3739:3739) (3847:3847:3847))
        (PORT d[12] (2363:2363:2363) (2514:2514:2514))
        (PORT clk (3259:3259:3259) (3329:3329:3329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2552:2552:2552))
        (PORT clk (3259:3259:3259) (3329:3329:3329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3263:3263:3263) (3333:3333:3333))
        (PORT d[0] (3383:3383:3383) (3386:3386:3386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3264:3264:3264) (3334:3334:3334))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3264:3264:3264) (3334:3334:3334))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3264:3264:3264) (3334:3334:3334))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3264:3264:3264) (3334:3334:3334))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6451:6451:6451) (6521:6521:6521))
        (PORT clk (3274:3274:3274) (3281:3281:3281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7187:7187:7187) (7578:7578:7578))
        (PORT d[1] (6617:6617:6617) (7070:7070:7070))
        (PORT d[2] (5407:5407:5407) (5814:5814:5814))
        (PORT d[3] (6916:6916:6916) (7320:7320:7320))
        (PORT d[4] (5128:5128:5128) (5551:5551:5551))
        (PORT d[5] (5092:5092:5092) (5506:5506:5506))
        (PORT d[6] (6285:6285:6285) (6737:6737:6737))
        (PORT d[7] (5096:5096:5096) (5515:5515:5515))
        (PORT d[8] (7181:7181:7181) (7577:7577:7577))
        (PORT d[9] (5047:5047:5047) (5448:5448:5448))
        (PORT d[10] (8416:8416:8416) (8903:8903:8903))
        (PORT d[11] (5518:5518:5518) (5972:5972:5972))
        (PORT d[12] (5054:5054:5054) (5459:5459:5459))
        (PORT clk (3269:3269:3269) (3277:3277:3277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2163:2163:2163))
        (PORT clk (3269:3269:3269) (3277:3277:3277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3274:3274:3274) (3281:3281:3281))
        (PORT d[0] (5151:5151:5151) (5023:5023:5023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3275:3275:3275) (3282:3282:3282))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3275:3275:3275) (3282:3282:3282))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3275:3275:3275) (3282:3282:3282))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3275:3275:3275) (3282:3282:3282))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2027:2027:2027) (2083:2083:2083))
        (PORT datab (1177:1177:1177) (1246:1246:1246))
        (PORT datac (2523:2523:2523) (2603:2603:2603))
        (PORT datad (2235:2235:2235) (2299:2299:2299))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2035:2035:2035) (2092:2092:2092))
        (PORT datab (2053:2053:2053) (2111:2111:2111))
        (PORT datac (1913:1913:1913) (1974:1974:1974))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[8\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (1157:1157:1157) (1208:1208:1208))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3168:3168:3168) (3262:3262:3262))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1343:1343:1343) (1324:1324:1324))
        (PORT sload (2371:2371:2371) (2391:2391:2391))
        (PORT ena (2959:2959:2959) (2986:2986:2986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1389:1389:1389))
        (PORT datab (770:770:770) (765:765:765))
        (PORT datac (905:905:905) (909:909:909))
        (PORT datad (1193:1193:1193) (1165:1165:1165))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[8\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1144:1144:1144))
        (PORT datab (773:773:773) (768:768:768))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1833:1833:1833))
        (PORT asdata (640:640:640) (670:670:670))
        (PORT ena (1870:1870:1870) (1823:1823:1823))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3617:3617:3617) (3812:3812:3812))
        (PORT clk (3428:3428:3428) (3415:3415:3415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3568:3568:3568) (3735:3735:3735))
        (PORT d[1] (3364:3364:3364) (3536:3536:3536))
        (PORT d[2] (2806:2806:2806) (2922:2922:2922))
        (PORT d[3] (2574:2574:2574) (2693:2693:2693))
        (PORT d[4] (3214:3214:3214) (3379:3379:3379))
        (PORT d[5] (2739:2739:2739) (2897:2897:2897))
        (PORT d[6] (3399:3399:3399) (3584:3584:3584))
        (PORT d[7] (3601:3601:3601) (3720:3720:3720))
        (PORT d[8] (3209:3209:3209) (3310:3310:3310))
        (PORT d[9] (2297:2297:2297) (2453:2453:2453))
        (PORT d[10] (4583:4583:4583) (4830:4830:4830))
        (PORT d[11] (4111:4111:4111) (4239:4239:4239))
        (PORT d[12] (2406:2406:2406) (2585:2585:2585))
        (PORT clk (3424:3424:3424) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (2807:2807:2807))
        (PORT clk (3424:3424:3424) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3428:3428:3428) (3415:3415:3415))
        (PORT d[0] (3132:3132:3132) (3138:3138:3138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3429:3429:3429) (3416:3416:3416))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3429:3429:3429) (3416:3416:3416))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3429:3429:3429) (3416:3416:3416))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3429:3429:3429) (3416:3416:3416))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4051:4051:4051) (4049:4049:4049))
        (PORT clk (3326:3326:3326) (3309:3309:3309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5582:5582:5582) (6042:6042:6042))
        (PORT d[1] (6237:6237:6237) (6705:6705:6705))
        (PORT d[2] (5854:5854:5854) (6311:6311:6311))
        (PORT d[3] (6252:6252:6252) (6589:6589:6589))
        (PORT d[4] (5850:5850:5850) (6290:6290:6290))
        (PORT d[5] (6503:6503:6503) (6976:6976:6976))
        (PORT d[6] (5724:5724:5724) (6107:6107:6107))
        (PORT d[7] (6310:6310:6310) (6809:6809:6809))
        (PORT d[8] (6514:6514:6514) (6989:6989:6989))
        (PORT d[9] (6376:6376:6376) (6905:6905:6905))
        (PORT d[10] (6634:6634:6634) (7103:7103:7103))
        (PORT d[11] (6628:6628:6628) (7155:7155:7155))
        (PORT d[12] (6624:6624:6624) (7144:7144:7144))
        (PORT clk (3321:3321:3321) (3305:3305:3305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2541:2541:2541))
        (PORT clk (3321:3321:3321) (3305:3305:3305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3326:3326:3326) (3309:3309:3309))
        (PORT d[0] (4963:4963:4963) (5065:5065:5065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3327:3327:3327) (3310:3310:3310))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3327:3327:3327) (3310:3310:3310))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3327:3327:3327) (3310:3310:3310))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3327:3327:3327) (3310:3310:3310))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3630:3630:3630) (3805:3805:3805))
        (PORT clk (3344:3344:3344) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3424:3424:3424))
        (PORT d[1] (3006:3006:3006) (3160:3160:3160))
        (PORT d[2] (3284:3284:3284) (3431:3431:3431))
        (PORT d[3] (3221:3221:3221) (3314:3314:3314))
        (PORT d[4] (2872:2872:2872) (3022:3022:3022))
        (PORT d[5] (2990:2990:2990) (3115:3115:3115))
        (PORT d[6] (3422:3422:3422) (3578:3578:3578))
        (PORT d[7] (4278:4278:4278) (4393:4393:4393))
        (PORT d[8] (3982:3982:3982) (4090:4090:4090))
        (PORT d[9] (2259:2259:2259) (2382:2382:2382))
        (PORT d[10] (4924:4924:4924) (5175:5175:5175))
        (PORT d[11] (3693:3693:3693) (3820:3820:3820))
        (PORT d[12] (2021:2021:2021) (2165:2165:2165))
        (PORT clk (3340:3340:3340) (3386:3386:3386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2362:2362:2362))
        (PORT clk (3340:3340:3340) (3386:3386:3386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3344:3344:3344) (3390:3390:3390))
        (PORT d[0] (3335:3335:3335) (3328:3328:3328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3345:3345:3345) (3391:3391:3391))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3345:3345:3345) (3391:3391:3391))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3345:3345:3345) (3391:3391:3391))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3345:3345:3345) (3391:3391:3391))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3332:3332:3332) (3334:3334:3334))
        (PORT clk (3383:3383:3383) (3337:3337:3337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6340:6340:6340) (6798:6798:6798))
        (PORT d[1] (6249:6249:6249) (6728:6728:6728))
        (PORT d[2] (6915:6915:6915) (7371:7371:7371))
        (PORT d[3] (7017:7017:7017) (7362:7362:7362))
        (PORT d[4] (6203:6203:6203) (6640:6640:6640))
        (PORT d[5] (6938:6938:6938) (7417:7417:7417))
        (PORT d[6] (6098:6098:6098) (6488:6488:6488))
        (PORT d[7] (7210:7210:7210) (7681:7681:7681))
        (PORT d[8] (7224:7224:7224) (7697:7697:7697))
        (PORT d[9] (6339:6339:6339) (6835:6835:6835))
        (PORT d[10] (7404:7404:7404) (7870:7870:7870))
        (PORT d[11] (7371:7371:7371) (7894:7894:7894))
        (PORT d[12] (7383:7383:7383) (7903:7903:7903))
        (PORT clk (3378:3378:3378) (3333:3333:3333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2206:2206:2206))
        (PORT clk (3378:3378:3378) (3333:3333:3333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3383:3383:3383) (3337:3337:3337))
        (PORT d[0] (3676:3676:3676) (3561:3561:3561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3384:3384:3384) (3338:3338:3338))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3384:3384:3384) (3338:3338:3338))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3384:3384:3384) (3338:3338:3338))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3384:3384:3384) (3338:3338:3338))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2847:2847:2847) (3021:3021:3021))
        (PORT clk (3356:3356:3356) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4271:4271:4271) (4436:4436:4436))
        (PORT d[1] (3345:3345:3345) (3501:3501:3501))
        (PORT d[2] (3582:3582:3582) (3714:3714:3714))
        (PORT d[3] (3397:3397:3397) (3601:3601:3601))
        (PORT d[4] (4705:4705:4705) (4907:4907:4907))
        (PORT d[5] (2312:2312:2312) (2435:2435:2435))
        (PORT d[6] (4331:4331:4331) (4452:4452:4452))
        (PORT d[7] (3620:3620:3620) (3773:3773:3773))
        (PORT d[8] (3725:3725:3725) (3921:3921:3921))
        (PORT d[9] (3831:3831:3831) (4017:4017:4017))
        (PORT d[10] (4491:4491:4491) (4693:4693:4693))
        (PORT d[11] (3644:3644:3644) (3733:3733:3733))
        (PORT d[12] (2725:2725:2725) (2877:2877:2877))
        (PORT clk (3352:3352:3352) (3406:3406:3406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2522:2522:2522))
        (PORT clk (3352:3352:3352) (3406:3406:3406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3356:3356:3356) (3410:3410:3410))
        (PORT d[0] (3371:3371:3371) (3370:3370:3370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3357:3357:3357) (3411:3411:3411))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3357:3357:3357) (3411:3411:3411))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3357:3357:3357) (3411:3411:3411))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3357:3357:3357) (3411:3411:3411))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6926:6926:6926) (7007:7007:7007))
        (PORT clk (3295:3295:3295) (3291:3291:3291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6844:6844:6844) (7234:7234:7234))
        (PORT d[1] (5880:5880:5880) (6336:6336:6336))
        (PORT d[2] (5441:5441:5441) (5850:5850:5850))
        (PORT d[3] (6540:6540:6540) (6941:6941:6941))
        (PORT d[4] (5148:5148:5148) (5566:5566:5566))
        (PORT d[5] (5181:5181:5181) (5599:5599:5599))
        (PORT d[6] (5931:5931:5931) (6386:6386:6386))
        (PORT d[7] (5086:5086:5086) (5503:5503:5503))
        (PORT d[8] (6805:6805:6805) (7200:7200:7200))
        (PORT d[9] (6889:6889:6889) (7312:7312:7312))
        (PORT d[10] (7701:7701:7701) (8193:8193:8193))
        (PORT d[11] (5915:5915:5915) (6366:6366:6366))
        (PORT d[12] (5474:5474:5474) (5882:5882:5882))
        (PORT clk (3290:3290:3290) (3287:3287:3287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2334:2334:2334))
        (PORT clk (3290:3290:3290) (3287:3287:3287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3295:3295:3295) (3291:3291:3291))
        (PORT d[0] (5119:5119:5119) (4945:4945:4945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3296:3296:3296) (3292:3292:3292))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3296:3296:3296) (3292:3292:3292))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3296:3296:3296) (3292:3292:3292))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3296:3296:3296) (3292:3292:3292))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3512:3512:3512))
        (PORT clk (3473:3473:3473) (3501:3501:3501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (3716:3716:3716))
        (PORT d[1] (3396:3396:3396) (3585:3585:3585))
        (PORT d[2] (2840:2840:2840) (2964:2964:2964))
        (PORT d[3] (3351:3351:3351) (3508:3508:3508))
        (PORT d[4] (3293:3293:3293) (3448:3448:3448))
        (PORT d[5] (3040:3040:3040) (3185:3185:3185))
        (PORT d[6] (3737:3737:3737) (3921:3921:3921))
        (PORT d[7] (3604:3604:3604) (3720:3720:3720))
        (PORT d[8] (3616:3616:3616) (3723:3723:3723))
        (PORT d[9] (2305:2305:2305) (2460:2460:2460))
        (PORT d[10] (4958:4958:4958) (5213:5213:5213))
        (PORT d[11] (3771:3771:3771) (3906:3906:3906))
        (PORT d[12] (2425:2425:2425) (2607:2607:2607))
        (PORT clk (3469:3469:3469) (3497:3497:3497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2480:2480:2480))
        (PORT clk (3469:3469:3469) (3497:3497:3497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3473:3473:3473) (3501:3501:3501))
        (PORT d[0] (3092:3092:3092) (3100:3100:3100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3502:3502:3502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3502:3502:3502))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3502:3502:3502))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3502:3502:3502))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4070:4070:4070) (4069:4069:4069))
        (PORT clk (3345:3345:3345) (3307:3307:3307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5894:5894:5894) (6335:6335:6335))
        (PORT d[1] (5928:5928:5928) (6409:6409:6409))
        (PORT d[2] (6227:6227:6227) (6688:6688:6688))
        (PORT d[3] (6267:6267:6267) (6603:6603:6603))
        (PORT d[4] (5835:5835:5835) (6259:6259:6259))
        (PORT d[5] (6499:6499:6499) (6980:6980:6980))
        (PORT d[6] (5429:5429:5429) (5807:5807:5807))
        (PORT d[7] (6287:6287:6287) (6781:6781:6781))
        (PORT d[8] (6548:6548:6548) (7025:7025:7025))
        (PORT d[9] (6377:6377:6377) (6906:6906:6906))
        (PORT d[10] (6647:6647:6647) (7121:7121:7121))
        (PORT d[11] (6636:6636:6636) (7163:7163:7163))
        (PORT d[12] (6625:6625:6625) (7145:7145:7145))
        (PORT clk (3340:3340:3340) (3303:3303:3303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2394:2394:2394))
        (PORT clk (3340:3340:3340) (3303:3303:3303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3345:3345:3345) (3307:3307:3307))
        (PORT d[0] (4404:4404:4404) (4286:4286:4286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3346:3346:3346) (3308:3308:3308))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3346:3346:3346) (3308:3308:3308))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3346:3346:3346) (3308:3308:3308))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3346:3346:3346) (3308:3308:3308))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2377:2377:2377) (2446:2446:2446))
        (PORT datab (1751:1751:1751) (1770:1770:1770))
        (PORT datac (1632:1632:1632) (1716:1716:1716))
        (PORT datad (1987:1987:1987) (2032:2032:2032))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2380:2380:2380) (2450:2450:2450))
        (PORT datab (2260:2260:2260) (2244:2244:2244))
        (PORT datac (1953:1953:1953) (1924:1924:1924))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (2926:2926:2926))
        (PORT clk (3484:3484:3484) (3500:3500:3500))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4308:4308:4308) (4522:4522:4522))
        (PORT d[1] (3073:3073:3073) (3275:3275:3275))
        (PORT d[2] (3651:3651:3651) (3822:3822:3822))
        (PORT d[3] (3871:3871:3871) (4125:4125:4125))
        (PORT d[4] (3586:3586:3586) (3720:3720:3720))
        (PORT d[5] (3116:3116:3116) (3268:3268:3268))
        (PORT d[6] (3620:3620:3620) (3761:3761:3761))
        (PORT d[7] (3624:3624:3624) (3788:3788:3788))
        (PORT d[8] (3644:3644:3644) (3838:3838:3838))
        (PORT d[9] (3905:3905:3905) (4067:4067:4067))
        (PORT d[10] (3638:3638:3638) (3747:3747:3747))
        (PORT d[11] (4103:4103:4103) (4208:4208:4208))
        (PORT d[12] (2392:2392:2392) (2539:2539:2539))
        (PORT clk (3480:3480:3480) (3496:3496:3496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (2676:2676:2676))
        (PORT clk (3480:3480:3480) (3496:3496:3496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3484:3484:3484) (3500:3500:3500))
        (PORT d[0] (3450:3450:3450) (3454:3454:3454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3485:3485:3485) (3501:3501:3501))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3485:3485:3485) (3501:3501:3501))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3485:3485:3485) (3501:3501:3501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3485:3485:3485) (3501:3501:3501))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5825:5825:5825) (5914:5914:5914))
        (PORT clk (3366:3366:3366) (3318:3318:3318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7555:7555:7555) (7949:7949:7949))
        (PORT d[1] (5482:5482:5482) (5904:5904:5904))
        (PORT d[2] (5465:5465:5465) (5882:5882:5882))
        (PORT d[3] (7675:7675:7675) (8076:8076:8076))
        (PORT d[4] (4730:4730:4730) (5104:5104:5104))
        (PORT d[5] (5091:5091:5091) (5499:5499:5499))
        (PORT d[6] (5325:5325:5325) (5686:5686:5686))
        (PORT d[7] (4704:4704:4704) (5076:5076:5076))
        (PORT d[8] (7984:7984:7984) (8386:8386:8386))
        (PORT d[9] (5826:5826:5826) (6229:6229:6229))
        (PORT d[10] (8785:8785:8785) (9272:9272:9272))
        (PORT d[11] (5104:5104:5104) (5522:5522:5522))
        (PORT d[12] (5106:5106:5106) (5516:5516:5516))
        (PORT clk (3361:3361:3361) (3314:3314:3314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2483:2483:2483) (2431:2431:2431))
        (PORT clk (3361:3361:3361) (3314:3314:3314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3366:3366:3366) (3318:3318:3318))
        (PORT d[0] (6349:6349:6349) (6326:6326:6326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3367:3367:3367) (3319:3319:3319))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3367:3367:3367) (3319:3319:3319))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3367:3367:3367) (3319:3319:3319))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3367:3367:3367) (3319:3319:3319))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2653:2653:2653))
        (PORT clk (3508:3508:3508) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3957:3957:3957) (4205:4205:4205))
        (PORT d[1] (4128:4128:4128) (4388:4388:4388))
        (PORT d[2] (3983:3983:3983) (4191:4191:4191))
        (PORT d[3] (3839:3839:3839) (4090:4090:4090))
        (PORT d[4] (2898:2898:2898) (3047:3047:3047))
        (PORT d[5] (3397:3397:3397) (3539:3539:3539))
        (PORT d[6] (3330:3330:3330) (3482:3482:3482))
        (PORT d[7] (4047:4047:4047) (4237:4237:4237))
        (PORT d[8] (3292:3292:3292) (3452:3452:3452))
        (PORT d[9] (3280:3280:3280) (3414:3414:3414))
        (PORT d[10] (3001:3001:3001) (3131:3131:3131))
        (PORT d[11] (3842:3842:3842) (3984:3984:3984))
        (PORT d[12] (2772:2772:2772) (2945:2945:2945))
        (PORT clk (3504:3504:3504) (3490:3490:3490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2713:2713:2713))
        (PORT clk (3504:3504:3504) (3490:3490:3490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3508:3508:3508) (3494:3494:3494))
        (PORT d[0] (3433:3433:3433) (3478:3478:3478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3509:3509:3509) (3495:3495:3495))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3509:3509:3509) (3495:3495:3495))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3509:3509:3509) (3495:3495:3495))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3509:3509:3509) (3495:3495:3495))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5086:5086:5086) (5180:5180:5180))
        (PORT clk (3387:3387:3387) (3338:3338:3338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5675:5675:5675) (6003:6003:6003))
        (PORT d[1] (6180:6180:6180) (6591:6591:6591))
        (PORT d[2] (6186:6186:6186) (6597:6597:6597))
        (PORT d[3] (4644:4644:4644) (4959:4959:4959))
        (PORT d[4] (4697:4697:4697) (5061:5061:5061))
        (PORT d[5] (4655:4655:4655) (5021:5021:5021))
        (PORT d[6] (6315:6315:6315) (6674:6674:6674))
        (PORT d[7] (4685:4685:4685) (5055:5055:5055))
        (PORT d[8] (4941:4941:4941) (5310:5310:5310))
        (PORT d[9] (4997:4997:4997) (5359:5359:5359))
        (PORT d[10] (5774:5774:5774) (6177:6177:6177))
        (PORT d[11] (5080:5080:5080) (5486:5486:5486))
        (PORT d[12] (5780:5780:5780) (6183:6183:6183))
        (PORT clk (3382:3382:3382) (3334:3334:3334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2172:2172:2172))
        (PORT clk (3382:3382:3382) (3334:3334:3334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3387:3387:3387) (3338:3338:3338))
        (PORT d[0] (5298:5298:5298) (5283:5283:5283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3388:3388:3388) (3339:3339:3339))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3388:3388:3388) (3339:3339:3339))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3388:3388:3388) (3339:3339:3339))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3388:3388:3388) (3339:3339:3339))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2640:2640:2640))
        (PORT clk (3390:3390:3390) (3404:3404:3404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3554:3554:3554))
        (PORT d[1] (3844:3844:3844) (4088:4088:4088))
        (PORT d[2] (4015:4015:4015) (4226:4226:4226))
        (PORT d[3] (3946:3946:3946) (4102:4102:4102))
        (PORT d[4] (2825:2825:2825) (2940:2940:2940))
        (PORT d[5] (3047:3047:3047) (3202:3202:3202))
        (PORT d[6] (3859:3859:3859) (4052:4052:4052))
        (PORT d[7] (4080:4080:4080) (4242:4242:4242))
        (PORT d[8] (2580:2580:2580) (2697:2697:2697))
        (PORT d[9] (2844:2844:2844) (2937:2937:2937))
        (PORT d[10] (3975:3975:3975) (4092:4092:4092))
        (PORT d[11] (3726:3726:3726) (3829:3829:3829))
        (PORT d[12] (2461:2461:2461) (2652:2652:2652))
        (PORT clk (3386:3386:3386) (3400:3400:3400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2342:2342:2342) (2312:2312:2312))
        (PORT clk (3386:3386:3386) (3400:3400:3400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3390:3390:3390) (3404:3404:3404))
        (PORT d[0] (3411:3411:3411) (3409:3409:3409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3391:3391:3391) (3405:3405:3405))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3391:3391:3391) (3405:3405:3405))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3391:3391:3391) (3405:3405:3405))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3391:3391:3391) (3405:3405:3405))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4952:4952:4952) (5029:5029:5029))
        (PORT clk (3300:3300:3300) (3299:3299:3299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5110:5110:5110) (5481:5481:5481))
        (PORT d[1] (6983:6983:6983) (7439:7439:7439))
        (PORT d[2] (4970:4970:4970) (5301:5301:5301))
        (PORT d[3] (6586:6586:6586) (6989:6989:6989))
        (PORT d[4] (5072:5072:5072) (5445:5445:5445))
        (PORT d[5] (7381:7381:7381) (7819:7819:7819))
        (PORT d[6] (4347:4347:4347) (4694:4694:4694))
        (PORT d[7] (5340:5340:5340) (5698:5698:5698))
        (PORT d[8] (5895:5895:5895) (6212:6212:6212))
        (PORT d[9] (4259:4259:4259) (4586:4586:4586))
        (PORT d[10] (5658:5658:5658) (6015:6015:6015))
        (PORT d[11] (5835:5835:5835) (6273:6273:6273))
        (PORT d[12] (6586:6586:6586) (7039:7039:7039))
        (PORT clk (3295:3295:3295) (3295:3295:3295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2273:2273:2273))
        (PORT clk (3295:3295:3295) (3295:3295:3295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3300:3300:3300) (3299:3299:3299))
        (PORT d[0] (3754:3754:3754) (3621:3621:3621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3301:3301:3301) (3300:3300:3300))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3301:3301:3301) (3300:3300:3300))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3301:3301:3301) (3300:3300:3300))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3301:3301:3301) (3300:3300:3300))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2861:2861:2861))
        (PORT clk (3514:3514:3514) (3528:3528:3528))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3937:3937:3937) (4181:4181:4181))
        (PORT d[1] (3336:3336:3336) (3525:3525:3525))
        (PORT d[2] (3619:3619:3619) (3789:3789:3789))
        (PORT d[3] (3830:3830:3830) (4081:4081:4081))
        (PORT d[4] (3304:3304:3304) (3444:3444:3444))
        (PORT d[5] (3440:3440:3440) (3584:3584:3584))
        (PORT d[6] (3383:3383:3383) (3539:3539:3539))
        (PORT d[7] (3929:3929:3929) (4077:4077:4077))
        (PORT d[8] (3414:3414:3414) (3615:3615:3615))
        (PORT d[9] (3934:3934:3934) (4098:4098:4098))
        (PORT d[10] (3638:3638:3638) (3746:3746:3746))
        (PORT d[11] (3962:3962:3962) (4062:4062:4062))
        (PORT d[12] (3726:3726:3726) (3894:3894:3894))
        (PORT clk (3510:3510:3510) (3524:3524:3524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2550:2550:2550))
        (PORT clk (3510:3510:3510) (3524:3524:3524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3514:3514:3514) (3528:3528:3528))
        (PORT d[0] (3165:3165:3165) (3194:3194:3194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3515:3515:3515) (3529:3529:3529))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3515:3515:3515) (3529:3529:3529))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3515:3515:3515) (3529:3529:3529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3515:3515:3515) (3529:3529:3529))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5816:5816:5816) (5905:5905:5905))
        (PORT clk (3411:3411:3411) (3369:3369:3369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4606:4606:4606) (4943:4943:4943))
        (PORT d[1] (5461:5461:5461) (5882:5882:5882))
        (PORT d[2] (5491:5491:5491) (5910:5910:5910))
        (PORT d[3] (5418:5418:5418) (5742:5742:5742))
        (PORT d[4] (4745:4745:4745) (5120:5120:5120))
        (PORT d[5] (5464:5464:5464) (5877:5877:5877))
        (PORT d[6] (5352:5352:5352) (5714:5714:5714))
        (PORT d[7] (4728:4728:4728) (5103:5103:5103))
        (PORT d[8] (7954:7954:7954) (8350:8350:8350))
        (PORT d[9] (5858:5858:5858) (6267:6267:6267))
        (PORT d[10] (8786:8786:8786) (9273:9273:9273))
        (PORT d[11] (5142:5142:5142) (5555:5555:5555))
        (PORT d[12] (5075:5075:5075) (5478:5478:5478))
        (PORT clk (3406:3406:3406) (3365:3365:3365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2473:2473:2473))
        (PORT clk (3406:3406:3406) (3365:3365:3365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3411:3411:3411) (3369:3369:3369))
        (PORT d[0] (4436:4436:4436) (4357:4357:4357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3412:3412:3412) (3370:3370:3370))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3412:3412:3412) (3370:3370:3370))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3412:3412:3412) (3370:3370:3370))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3412:3412:3412) (3370:3370:3370))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1769:1769:1769) (1877:1877:1877))
        (PORT datab (2486:2486:2486) (2521:2521:2521))
        (PORT datac (1679:1679:1679) (1651:1651:1651))
        (PORT datad (1903:1903:1903) (1881:1881:1881))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1663:1663:1663) (1754:1754:1754))
        (PORT datab (2101:2101:2101) (2094:2094:2094))
        (PORT datac (1835:1835:1835) (1899:1899:1899))
        (PORT datad (696:696:696) (686:686:686))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[12\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1984:1984:1984) (1974:1974:1974))
        (PORT datab (236:236:236) (272:272:272))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3390:3390:3390) (3413:3413:3413))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1696:1696:1696) (1715:1715:1715))
        (PORT sload (3847:3847:3847) (3946:3946:3946))
        (PORT ena (2541:2541:2541) (2577:2577:2577))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[12\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1531:1531:1531))
        (PORT datab (1121:1121:1121) (1172:1172:1172))
        (PORT datac (1309:1309:1309) (1290:1290:1290))
        (PORT datad (252:252:252) (274:274:274))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[12\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1482:1482:1482) (1533:1533:1533))
        (PORT datab (1127:1127:1127) (1179:1179:1179))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (394:394:394) (397:397:397))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[12\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3835:3835:3835) (4043:4043:4043))
        (PORT datab (1176:1176:1176) (1164:1164:1164))
        (PORT datac (988:988:988) (986:986:986))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[12\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1388:1388:1388))
        (PORT datab (1076:1076:1076) (1099:1099:1099))
        (PORT datac (968:968:968) (947:947:947))
        (PORT datad (696:696:696) (686:686:686))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1833:1833:1833))
        (PORT asdata (1011:1011:1011) (995:995:995))
        (PORT ena (1870:1870:1870) (1823:1823:1823))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (824:824:824))
        (PORT datab (260:260:260) (294:294:294))
        (PORT datac (1086:1086:1086) (1144:1144:1144))
        (PORT datad (1366:1366:1366) (1404:1404:1404))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (679:679:679))
        (PORT datab (900:900:900) (877:877:877))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1249:1249:1249))
        (PORT datab (1214:1214:1214) (1280:1280:1280))
        (PORT datac (1110:1110:1110) (1157:1157:1157))
        (PORT datad (1152:1152:1152) (1215:1215:1215))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (1049:1049:1049))
        (PORT datab (488:488:488) (497:497:497))
        (PORT datac (710:710:710) (753:753:753))
        (PORT datad (846:846:846) (904:904:904))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1192:1192:1192))
        (PORT datab (632:632:632) (627:627:627))
        (PORT datac (720:720:720) (726:726:726))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (2091:2091:2091))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (721:721:721) (777:777:777))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1787:1787:1787))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1224:1224:1224))
        (PORT datab (1197:1197:1197) (1255:1255:1255))
        (PORT datac (1113:1113:1113) (1160:1160:1160))
        (PORT datad (1154:1154:1154) (1199:1199:1199))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1249:1249:1249))
        (PORT datab (948:948:948) (1033:1033:1033))
        (PORT datac (861:861:861) (939:939:939))
        (PORT datad (1178:1178:1178) (1231:1231:1231))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1111:1111:1111) (1176:1176:1176))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2055:2055:2055))
        (PORT asdata (817:817:817) (835:835:835))
        (PORT ena (1956:1956:1956) (1942:1942:1942))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (750:750:750))
        (PORT datab (652:652:652) (648:648:648))
        (PORT datac (1805:1805:1805) (1773:1773:1773))
        (PORT datad (215:215:215) (243:243:243))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (2091:2091:2091))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (767:767:767) (813:813:813))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1787:1787:1787))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1224:1224:1224))
        (PORT datab (1213:1213:1213) (1279:1279:1279))
        (PORT datac (1110:1110:1110) (1157:1157:1157))
        (PORT datad (914:914:914) (987:987:987))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|ir\|register\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (708:708:708) (701:701:701))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|ir\|register\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2788:2788:2788))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1707:1707:1707) (1702:1702:1702))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (764:764:764))
        (PORT datab (653:653:653) (649:649:649))
        (PORT datac (1176:1176:1176) (1166:1166:1166))
        (PORT datad (848:848:848) (907:907:907))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (2091:2091:2091))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (918:918:918) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (460:460:460) (516:516:516))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1787:1787:1787))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datad (307:307:307) (380:380:380))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1188:1188:1188))
        (PORT datab (405:405:405) (423:423:423))
        (PORT datac (708:708:708) (751:751:751))
        (PORT datad (444:444:444) (457:457:457))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1192:1192:1192))
        (PORT datab (271:271:271) (322:322:322))
        (PORT datac (414:414:414) (421:421:421))
        (PORT datad (845:845:845) (903:903:903))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (262:262:262) (298:298:298))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (990:990:990))
        (PORT datab (827:827:827) (893:893:893))
        (PORT datac (846:846:846) (917:917:917))
        (PORT datad (1047:1047:1047) (1101:1101:1101))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (799:799:799))
        (PORT datab (832:832:832) (899:899:899))
        (PORT datac (845:845:845) (916:916:916))
        (PORT datad (1051:1051:1051) (1105:1105:1105))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (986:986:986))
        (PORT datab (1120:1120:1120) (1170:1170:1170))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\[5\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (459:459:459))
        (PORT datab (399:399:399) (414:414:414))
        (PORT datac (234:234:234) (283:283:283))
        (PORT datad (260:260:260) (296:296:296))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (2058:2058:2058))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1115:1115:1115) (1090:1090:1090))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|current_state\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (760:760:760) (805:805:805))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1787:1787:1787))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|next_state\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1190:1190:1190))
        (PORT datab (268:268:268) (318:318:318))
        (PORT datac (410:410:410) (417:417:417))
        (PORT datad (841:841:841) (898:898:898))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|next_state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (2058:2058:2058))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1115:1115:1115) (1090:1090:1090))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|current_state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1647:1647:1647))
        (PORT asdata (1140:1140:1140) (1166:1166:1166))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|FSM\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (829:829:829) (895:895:895))
        (PORT datad (1049:1049:1049) (1102:1102:1102))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|enaMARM)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1865:1865:1865))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1592:1592:1592) (1608:1608:1608))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|FSM\|enaALU)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1865:1865:1865))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1592:1592:1592) (1608:1608:1608))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (530:530:530))
        (PORT datac (778:778:778) (828:828:828))
        (PORT datad (256:256:256) (328:328:328))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[14\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2282:2282:2282))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1734:1734:1734) (1717:1717:1717))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|PC_inc\[15\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|PC_inc\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2282:2282:2282))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1734:1734:1734) (1717:1717:1717))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2721:2721:2721) (2641:2641:2641))
        (PORT asdata (1331:1331:1331) (1329:1329:1329))
        (PORT ena (2100:2100:2100) (2114:2114:2114))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (2894:2894:2894))
        (PORT clk (3344:3344:3344) (3393:3393:3393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (2903:2903:2903))
        (PORT d[1] (4183:4183:4183) (4443:4443:4443))
        (PORT d[2] (3474:3474:3474) (3620:3620:3620))
        (PORT d[3] (3997:3997:3997) (4164:4164:4164))
        (PORT d[4] (2764:2764:2764) (2889:2889:2889))
        (PORT d[5] (3185:3185:3185) (3290:3290:3290))
        (PORT d[6] (4182:4182:4182) (4399:4399:4399))
        (PORT d[7] (3803:3803:3803) (3926:3926:3926))
        (PORT d[8] (3450:3450:3450) (3653:3653:3653))
        (PORT d[9] (2722:2722:2722) (2749:2749:2749))
        (PORT d[10] (3416:3416:3416) (3469:3469:3469))
        (PORT d[11] (2950:2950:2950) (3012:3012:3012))
        (PORT d[12] (3105:3105:3105) (3265:3265:3265))
        (PORT clk (3340:3340:3340) (3389:3389:3389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2312:2312:2312))
        (PORT clk (3340:3340:3340) (3389:3389:3389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3344:3344:3344) (3393:3393:3393))
        (PORT d[0] (3380:3380:3380) (3311:3311:3311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3345:3345:3345) (3394:3394:3394))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3345:3345:3345) (3394:3394:3394))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3345:3345:3345) (3394:3394:3394))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3345:3345:3345) (3394:3394:3394))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4051:4051:4051) (4097:4097:4097))
        (PORT clk (3304:3304:3304) (3278:3278:3278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (3811:3811:3811))
        (PORT d[1] (3867:3867:3867) (4127:4127:4127))
        (PORT d[2] (5011:5011:5011) (5295:5295:5295))
        (PORT d[3] (3853:3853:3853) (4106:4106:4106))
        (PORT d[4] (5262:5262:5262) (5525:5525:5525))
        (PORT d[5] (4602:4602:4602) (4921:4921:4921))
        (PORT d[6] (4432:4432:4432) (4715:4715:4715))
        (PORT d[7] (4918:4918:4918) (5231:5231:5231))
        (PORT d[8] (5274:5274:5274) (5553:5553:5553))
        (PORT d[9] (3533:3533:3533) (3795:3795:3795))
        (PORT d[10] (6598:6598:6598) (7004:7004:7004))
        (PORT d[11] (4173:4173:4173) (4443:4443:4443))
        (PORT d[12] (3748:3748:3748) (4027:4027:4027))
        (PORT clk (3299:3299:3299) (3274:3274:3274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2512:2512:2512) (2496:2496:2496))
        (PORT clk (3299:3299:3299) (3274:3274:3274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3304:3304:3304) (3278:3278:3278))
        (PORT d[0] (4712:4712:4712) (4534:4534:4534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3305:3305:3305) (3279:3279:3279))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3305:3305:3305) (3279:3279:3279))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3305:3305:3305) (3279:3279:3279))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3305:3305:3305) (3279:3279:3279))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1258:1258:1258))
        (PORT clk (2735:2735:2735) (2844:2844:2844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2458:2458:2458))
        (PORT d[1] (3620:3620:3620) (3721:3721:3721))
        (PORT d[2] (3048:3048:3048) (3146:3146:3146))
        (PORT d[3] (3226:3226:3226) (3359:3359:3359))
        (PORT d[4] (3204:3204:3204) (3285:3285:3285))
        (PORT d[5] (1762:1762:1762) (1786:1786:1786))
        (PORT d[6] (1216:1216:1216) (1261:1261:1261))
        (PORT d[7] (1819:1819:1819) (1860:1860:1860))
        (PORT d[8] (1576:1576:1576) (1622:1622:1622))
        (PORT d[9] (1669:1669:1669) (1678:1678:1678))
        (PORT d[10] (2743:2743:2743) (2776:2776:2776))
        (PORT d[11] (1281:1281:1281) (1327:1327:1327))
        (PORT d[12] (2720:2720:2720) (2891:2891:2891))
        (PORT clk (2731:2731:2731) (2840:2840:2840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1073:1073:1073))
        (PORT clk (2731:2731:2731) (2840:2840:2840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2844:2844:2844))
        (PORT d[0] (1794:1794:1794) (1754:1754:1754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2845:2845:2845))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5465:5465:5465) (5503:5503:5503))
        (PORT clk (3275:3275:3275) (3247:3247:3247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6114:6114:6114) (6437:6437:6437))
        (PORT d[1] (5763:5763:5763) (6111:6111:6111))
        (PORT d[2] (4623:4623:4623) (4908:4908:4908))
        (PORT d[3] (8909:8909:8909) (9418:9418:9418))
        (PORT d[4] (4140:4140:4140) (4410:4410:4410))
        (PORT d[5] (4617:4617:4617) (4968:4968:4968))
        (PORT d[6] (6045:6045:6045) (6399:6399:6399))
        (PORT d[7] (9489:9489:9489) (9977:9977:9977))
        (PORT d[8] (7674:7674:7674) (8141:8141:8141))
        (PORT d[9] (8404:8404:8404) (8922:8922:8922))
        (PORT d[10] (5244:5244:5244) (5624:5624:5624))
        (PORT d[11] (4582:4582:4582) (4892:4892:4892))
        (PORT d[12] (4145:4145:4145) (4457:4457:4457))
        (PORT clk (3270:3270:3270) (3243:3243:3243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2092:2092:2092))
        (PORT clk (3270:3270:3270) (3243:3243:3243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3275:3275:3275) (3247:3247:3247))
        (PORT d[0] (2913:2913:2913) (2760:2760:2760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3276:3276:3276) (3248:3248:3248))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3276:3276:3276) (3248:3248:3248))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3276:3276:3276) (3248:3248:3248))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3276:3276:3276) (3248:3248:3248))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2288:2288:2288))
        (PORT clk (3434:3434:3434) (3498:3498:3498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (2778:2778:2778))
        (PORT d[1] (4205:4205:4205) (4462:4462:4462))
        (PORT d[2] (3455:3455:3455) (3598:3598:3598))
        (PORT d[3] (3643:3643:3643) (3816:3816:3816))
        (PORT d[4] (2722:2722:2722) (2806:2806:2806))
        (PORT d[5] (2466:2466:2466) (2492:2492:2492))
        (PORT d[6] (3163:3163:3163) (3233:3233:3233))
        (PORT d[7] (2817:2817:2817) (2913:2913:2913))
        (PORT d[8] (2400:2400:2400) (2451:2451:2451))
        (PORT d[9] (2710:2710:2710) (2707:2707:2707))
        (PORT d[10] (2358:2358:2358) (2372:2372:2372))
        (PORT d[11] (2012:2012:2012) (2050:2050:2050))
        (PORT d[12] (3785:3785:3785) (3943:3943:3943))
        (PORT clk (3430:3430:3430) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2099:2099:2099))
        (PORT clk (3430:3430:3430) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3434:3434:3434) (3498:3498:3498))
        (PORT d[0] (3044:3044:3044) (2967:2967:2967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4413:4413:4413) (4468:4468:4468))
        (PORT clk (3287:3287:3287) (3302:3302:3302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4247:4247:4247) (4538:4538:4538))
        (PORT d[1] (6543:6543:6543) (6901:6901:6901))
        (PORT d[2] (4260:4260:4260) (4548:4548:4548))
        (PORT d[3] (6236:6236:6236) (6669:6669:6669))
        (PORT d[4] (4512:4512:4512) (4781:4781:4781))
        (PORT d[5] (4254:4254:4254) (4575:4575:4575))
        (PORT d[6] (6761:6761:6761) (7105:7105:7105))
        (PORT d[7] (4220:4220:4220) (4537:4537:4537))
        (PORT d[8] (8338:8338:8338) (8798:8798:8798))
        (PORT d[9] (3887:3887:3887) (4183:4183:4183))
        (PORT d[10] (5795:5795:5795) (6207:6207:6207))
        (PORT d[11] (4551:4551:4551) (4824:4824:4824))
        (PORT d[12] (4116:4116:4116) (4423:4423:4423))
        (PORT clk (3282:3282:3282) (3298:3298:3298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2179:2179:2179))
        (PORT clk (3282:3282:3282) (3298:3298:3298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3287:3287:3287) (3302:3302:3302))
        (PORT d[0] (5999:5999:5999) (6083:6083:6083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3288:3288:3288) (3303:3303:3303))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3288:3288:3288) (3303:3303:3303))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3288:3288:3288) (3303:3303:3303))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3288:3288:3288) (3303:3303:3303))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1139:1139:1139))
        (PORT datab (1180:1180:1180) (1250:1250:1250))
        (PORT datac (1996:1996:1996) (2043:2043:2043))
        (PORT datad (1620:1620:1620) (1605:1605:1605))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1555:1555:1555))
        (PORT clk (3313:3313:3313) (3351:3351:3351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (2005:2005:2005))
        (PORT d[1] (2501:2501:2501) (2603:2603:2603))
        (PORT d[2] (2946:2946:2946) (2978:2978:2978))
        (PORT d[3] (2226:2226:2226) (2270:2270:2270))
        (PORT d[4] (3587:3587:3587) (3757:3757:3757))
        (PORT d[5] (2420:2420:2420) (2463:2463:2463))
        (PORT d[6] (2208:2208:2208) (2233:2233:2233))
        (PORT d[7] (2787:2787:2787) (2799:2799:2799))
        (PORT d[8] (2161:2161:2161) (2195:2195:2195))
        (PORT d[9] (2101:2101:2101) (2143:2143:2143))
        (PORT d[10] (3721:3721:3721) (3907:3907:3907))
        (PORT d[11] (2101:2101:2101) (2099:2099:2099))
        (PORT d[12] (1839:1839:1839) (1884:1884:1884))
        (PORT clk (3309:3309:3309) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (1944:1944:1944))
        (PORT clk (3309:3309:3309) (3347:3347:3347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3313:3313:3313) (3351:3351:3351))
        (PORT d[0] (2896:2896:2896) (2793:2793:2793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3314:3314:3314) (3352:3352:3352))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3314:3314:3314) (3352:3352:3352))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3314:3314:3314) (3352:3352:3352))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3314:3314:3314) (3352:3352:3352))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4727:4727:4727) (4738:4738:4738))
        (PORT clk (3150:3150:3150) (3260:3260:3260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4995:4995:4995) (5318:5318:5318))
        (PORT d[1] (4699:4699:4699) (5071:5071:5071))
        (PORT d[2] (8356:8356:8356) (8842:8842:8842))
        (PORT d[3] (7774:7774:7774) (8277:8277:8277))
        (PORT d[4] (5946:5946:5946) (6447:6447:6447))
        (PORT d[5] (4992:4992:4992) (5378:5378:5378))
        (PORT d[6] (5297:5297:5297) (5649:5649:5649))
        (PORT d[7] (8085:8085:8085) (8592:8592:8592))
        (PORT d[8] (6246:6246:6246) (6722:6722:6722))
        (PORT d[9] (4325:4325:4325) (4655:4655:4655))
        (PORT d[10] (7348:7348:7348) (7824:7824:7824))
        (PORT d[11] (7719:7719:7719) (8268:8268:8268))
        (PORT d[12] (6724:6724:6724) (7087:7087:7087))
        (PORT clk (3145:3145:3145) (3256:3256:3256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2198:2198:2198))
        (PORT clk (3145:3145:3145) (3256:3256:3256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3150:3150:3150) (3260:3260:3260))
        (PORT d[0] (4295:4295:4295) (4111:4111:4111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3151:3151:3151) (3261:3261:3261))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3151:3151:3151) (3261:3261:3261))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3151:3151:3151) (3261:3261:3261))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3151:3151:3151) (3261:3261:3261))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2032:2032:2032) (2088:2088:2088))
        (PORT datab (2315:2315:2315) (2301:2301:2301))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1344:1344:1344) (1320:1320:1320))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2728:2728:2728))
        (PORT clk (3368:3368:3368) (3398:3398:3398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4414:4414:4414) (4552:4552:4552))
        (PORT d[1] (3754:3754:3754) (3989:3989:3989))
        (PORT d[2] (4022:4022:4022) (4230:4230:4230))
        (PORT d[3] (2608:2608:2608) (2742:2742:2742))
        (PORT d[4] (2480:2480:2480) (2584:2584:2584))
        (PORT d[5] (2722:2722:2722) (2893:2893:2893))
        (PORT d[6] (2879:2879:2879) (2946:2946:2946))
        (PORT d[7] (3634:3634:3634) (3739:3739:3739))
        (PORT d[8] (3193:3193:3193) (3286:3286:3286))
        (PORT d[9] (3240:3240:3240) (3338:3338:3338))
        (PORT d[10] (3305:3305:3305) (3432:3432:3432))
        (PORT d[11] (4085:4085:4085) (4185:4185:4185))
        (PORT d[12] (2496:2496:2496) (2681:2681:2681))
        (PORT clk (3364:3364:3364) (3394:3394:3394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2483:2483:2483))
        (PORT clk (3364:3364:3364) (3394:3394:3394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3368:3368:3368) (3398:3398:3398))
        (PORT d[0] (3406:3406:3406) (3402:3402:3402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3369:3369:3369) (3399:3399:3399))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3369:3369:3369) (3399:3399:3399))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3369:3369:3369) (3399:3399:3399))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3369:3369:3369) (3399:3399:3399))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5354:5354:5354) (5436:5436:5436))
        (PORT clk (3280:3280:3280) (3280:3280:3280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8523:8523:8523) (8972:8972:8972))
        (PORT d[1] (6257:6257:6257) (6706:6706:6706))
        (PORT d[2] (4590:4590:4590) (4923:4923:4923))
        (PORT d[3] (6263:6263:6263) (6667:6667:6667))
        (PORT d[4] (5015:5015:5015) (5369:5369:5369))
        (PORT d[5] (7015:7015:7015) (7455:7455:7455))
        (PORT d[6] (4708:4708:4708) (5051:5051:5051))
        (PORT d[7] (5006:5006:5006) (5363:5363:5363))
        (PORT d[8] (5550:5550:5550) (5867:5867:5867))
        (PORT d[9] (8511:8511:8511) (8990:8990:8990))
        (PORT d[10] (5980:5980:5980) (6329:6329:6329))
        (PORT d[11] (5806:5806:5806) (6239:6239:6239))
        (PORT d[12] (6189:6189:6189) (6638:6638:6638))
        (PORT clk (3275:3275:3275) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2438:2438:2438))
        (PORT clk (3275:3275:3275) (3276:3276:3276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3280:3280:3280) (3280:3280:3280))
        (PORT d[0] (6714:6714:6714) (6690:6690:6690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3281:3281:3281) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3281:3281:3281) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3281:3281:3281) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3281:3281:3281) (3281:3281:3281))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2755:2755:2755))
        (PORT clk (3453:3453:3453) (3462:3462:3462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4097:4097:4097) (4234:4234:4234))
        (PORT d[1] (3478:3478:3478) (3730:3730:3730))
        (PORT d[2] (4204:4204:4204) (4475:4475:4475))
        (PORT d[3] (3595:3595:3595) (3741:3741:3741))
        (PORT d[4] (2832:2832:2832) (2941:2941:2941))
        (PORT d[5] (3392:3392:3392) (3579:3579:3579))
        (PORT d[6] (4050:4050:4050) (4229:4229:4229))
        (PORT d[7] (3331:3331:3331) (3492:3492:3492))
        (PORT d[8] (3258:3258:3258) (3405:3405:3405))
        (PORT d[9] (2485:2485:2485) (2582:2582:2582))
        (PORT d[10] (3638:3638:3638) (3761:3761:3761))
        (PORT d[11] (3671:3671:3671) (3761:3761:3761))
        (PORT d[12] (2475:2475:2475) (2666:2666:2666))
        (PORT clk (3449:3449:3449) (3458:3458:3458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (2737:2737:2737))
        (PORT clk (3449:3449:3449) (3458:3458:3458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3453:3453:3453) (3462:3462:3462))
        (PORT d[0] (3284:3284:3284) (3286:3286:3286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3463:3463:3463))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3463:3463:3463))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3463:3463:3463))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3463:3463:3463))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4196:4196:4196) (4276:4276:4276))
        (PORT clk (3340:3340:3340) (3330:3330:3330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5109:5109:5109) (5481:5481:5481))
        (PORT d[1] (7300:7300:7300) (7752:7752:7752))
        (PORT d[2] (5380:5380:5380) (5712:5712:5712))
        (PORT d[3] (7247:7247:7247) (7642:7642:7642))
        (PORT d[4] (5753:5753:5753) (6106:6106:6106))
        (PORT d[5] (4994:4994:4994) (5349:5349:5349))
        (PORT d[6] (4362:4362:4362) (4708:4708:4708))
        (PORT d[7] (5724:5724:5724) (6079:6079:6079))
        (PORT d[8] (4650:4650:4650) (4974:4974:4974))
        (PORT d[9] (4266:4266:4266) (4595:4595:4595))
        (PORT d[10] (4572:4572:4572) (4902:4902:4902))
        (PORT d[11] (6563:6563:6563) (7003:7003:7003))
        (PORT d[12] (7259:7259:7259) (7699:7699:7699))
        (PORT clk (3335:3335:3335) (3326:3326:3326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2483:2483:2483) (2466:2466:2466))
        (PORT clk (3335:3335:3335) (3326:3326:3326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3340:3340:3340) (3330:3330:3330))
        (PORT d[0] (4274:4274:4274) (4252:4252:4252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3341:3341:3341) (3331:3331:3331))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3341:3341:3341) (3331:3331:3331))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3341:3341:3341) (3331:3331:3331))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3341:3341:3341) (3331:3331:3331))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2531:2531:2531))
        (PORT clk (3379:3379:3379) (3394:3394:3394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (3117:3117:3117))
        (PORT d[1] (3043:3043:3043) (3247:3247:3247))
        (PORT d[2] (3631:3631:3631) (3793:3793:3793))
        (PORT d[3] (3640:3640:3640) (3760:3760:3760))
        (PORT d[4] (2704:2704:2704) (2798:2798:2798))
        (PORT d[5] (3370:3370:3370) (3523:3523:3523))
        (PORT d[6] (3198:3198:3198) (3273:3273:3273))
        (PORT d[7] (3270:3270:3270) (3398:3398:3398))
        (PORT d[8] (3559:3559:3559) (3654:3654:3654))
        (PORT d[9] (3600:3600:3600) (3694:3694:3694))
        (PORT d[10] (3970:3970:3970) (4078:4078:4078))
        (PORT d[11] (3719:3719:3719) (3857:3857:3857))
        (PORT d[12] (1648:1648:1648) (1762:1762:1762))
        (PORT clk (3375:3375:3375) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2099:2099:2099))
        (PORT clk (3375:3375:3375) (3390:3390:3390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3379:3379:3379) (3394:3394:3394))
        (PORT d[0] (3369:3369:3369) (3343:3343:3343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3395:3395:3395))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3395:3395:3395))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3395:3395:3395))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3395:3395:3395))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6104:6104:6104) (6188:6188:6188))
        (PORT clk (3274:3274:3274) (3273:3273:3273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7754:7754:7754) (8189:8189:8189))
        (PORT d[1] (5947:5947:5947) (6407:6407:6407))
        (PORT d[2] (5779:5779:5779) (6132:6132:6132))
        (PORT d[3] (5555:5555:5555) (5985:5985:5985))
        (PORT d[4] (4996:4996:4996) (5360:5360:5360))
        (PORT d[5] (6255:6255:6255) (6699:6699:6699))
        (PORT d[6] (7812:7812:7812) (8189:8189:8189))
        (PORT d[7] (5412:5412:5412) (5814:5814:5814))
        (PORT d[8] (5577:5577:5577) (5896:5896:5896))
        (PORT d[9] (4316:4316:4316) (4649:4649:4649))
        (PORT d[10] (5661:5661:5661) (6029:6029:6029))
        (PORT d[11] (7657:7657:7657) (8144:8144:8144))
        (PORT d[12] (5812:5812:5812) (6245:6245:6245))
        (PORT clk (3269:3269:3269) (3269:3269:3269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2179:2179:2179))
        (PORT clk (3269:3269:3269) (3269:3269:3269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3274:3274:3274) (3273:3273:3273))
        (PORT d[0] (2799:2799:2799) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3275:3275:3275) (3274:3274:3274))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3275:3275:3275) (3274:3274:3274))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3275:3275:3275) (3274:3274:3274))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3275:3275:3275) (3274:3274:3274))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (3037:3037:3037))
        (PORT clk (3450:3450:3450) (3438:3438:3438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4420:4420:4420) (4545:4545:4545))
        (PORT d[1] (3770:3770:3770) (4010:4010:4010))
        (PORT d[2] (3716:3716:3716) (3936:3936:3936))
        (PORT d[3] (3920:3920:3920) (4074:4074:4074))
        (PORT d[4] (2494:2494:2494) (2606:2606:2606))
        (PORT d[5] (3086:3086:3086) (3245:3245:3245))
        (PORT d[6] (3827:3827:3827) (4015:4015:4015))
        (PORT d[7] (3343:3343:3343) (3503:3503:3503))
        (PORT d[8] (2977:2977:2977) (3088:3088:3088))
        (PORT d[9] (2542:2542:2542) (2639:2639:2639))
        (PORT d[10] (3974:3974:3974) (4091:4091:4091))
        (PORT d[11] (4127:4127:4127) (4225:4225:4225))
        (PORT d[12] (2454:2454:2454) (2643:2643:2643))
        (PORT clk (3446:3446:3446) (3434:3434:3434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (2604:2604:2604))
        (PORT clk (3446:3446:3446) (3434:3434:3434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3450:3450:3450) (3438:3438:3438))
        (PORT d[0] (3433:3433:3433) (3432:3432:3432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3451:3451:3451) (3439:3439:3439))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3451:3451:3451) (3439:3439:3439))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3451:3451:3451) (3439:3439:3439))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3451:3451:3451) (3439:3439:3439))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4945:4945:4945) (5022:5022:5022))
        (PORT clk (3301:3301:3301) (3289:3289:3289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5123:5123:5123) (5494:5494:5494))
        (PORT d[1] (6990:6990:6990) (7446:7446:7446))
        (PORT d[2] (5026:5026:5026) (5362:5362:5362))
        (PORT d[3] (6891:6891:6891) (7286:7286:7286))
        (PORT d[4] (4620:4620:4620) (4988:4988:4988))
        (PORT d[5] (5006:5006:5006) (5366:5366:5366))
        (PORT d[6] (4378:4378:4378) (4726:4726:4726))
        (PORT d[7] (5354:5354:5354) (5714:5714:5714))
        (PORT d[8] (6244:6244:6244) (6556:6556:6556))
        (PORT d[9] (4252:4252:4252) (4579:4579:4579))
        (PORT d[10] (4894:4894:4894) (5220:5220:5220))
        (PORT d[11] (6202:6202:6202) (6643:6643:6643))
        (PORT d[12] (6900:6900:6900) (7343:7343:7343))
        (PORT clk (3296:3296:3296) (3285:3285:3285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2323:2323:2323))
        (PORT clk (3296:3296:3296) (3285:3285:3285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3301:3301:3301) (3289:3289:3289))
        (PORT d[0] (3789:3789:3789) (3649:3649:3649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3302:3302:3302) (3290:3290:3290))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3302:3302:3302) (3290:3290:3290))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3302:3302:3302) (3290:3290:3290))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3302:3302:3302) (3290:3290:3290))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2255:2255:2255) (2294:2294:2294))
        (PORT datab (1505:1505:1505) (1599:1599:1599))
        (PORT datac (977:977:977) (930:930:930))
        (PORT datad (1747:1747:1747) (1799:1799:1799))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1682:1682:1682) (1632:1632:1632))
        (PORT datab (1502:1502:1502) (1596:1596:1596))
        (PORT datac (1920:1920:1920) (1884:1884:1884))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[15\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1188:1188:1188))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (1368:1368:1368) (1394:1394:1394))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3168:3168:3168) (3262:3262:3262))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1419:1419:1419) (1405:1405:1405))
        (PORT sload (2371:2371:2371) (2391:2391:2391))
        (PORT ena (2959:2959:2959) (2986:2986:2986))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (990:990:990) (973:973:973))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2259:2259:2259))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1560:1560:1560) (1489:1489:1489))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1893:1893:1893))
        (PORT asdata (840:840:840) (852:852:852))
        (PORT ena (1751:1751:1751) (1713:1713:1713))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (691:691:691) (687:687:687))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1964:1964:1964) (1937:1937:1937))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1932:1932:1932) (1880:1880:1880))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (252:252:252) (284:284:284))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1968:1968:1968))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2384:2384:2384) (2333:2333:2333))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[15\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (876:876:876))
        (PORT datab (1274:1274:1274) (1281:1281:1281))
        (PORT datac (862:862:862) (934:934:934))
        (PORT datad (883:883:883) (946:946:946))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[15\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (820:820:820))
        (PORT datab (1044:1044:1044) (1076:1076:1076))
        (PORT datac (862:862:862) (934:934:934))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2099:2099:2099) (2118:2118:2118))
        (PORT asdata (1206:1206:1206) (1207:1207:1207))
        (PORT ena (1391:1391:1391) (1351:1351:1351))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (682:682:682) (676:676:676))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (1958:1958:1958))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1901:1901:1901) (1816:1816:1816))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2113:2113:2113))
        (PORT asdata (1691:1691:1691) (1663:1663:1663))
        (PORT ena (2243:2243:2243) (2169:2169:2169))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2072:2072:2072))
        (PORT asdata (1212:1212:1212) (1213:1213:1213))
        (PORT ena (3225:3225:3225) (3139:3139:3139))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[15\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (960:960:960))
        (PORT datab (482:482:482) (542:542:542))
        (PORT datac (861:861:861) (933:933:933))
        (PORT datad (882:882:882) (946:946:946))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[15\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1378:1378:1378))
        (PORT datab (821:821:821) (886:886:886))
        (PORT datac (367:367:367) (378:378:378))
        (PORT datad (1109:1109:1109) (1146:1146:1146))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[15\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (784:784:784))
        (PORT datab (412:412:412) (433:433:433))
        (PORT datad (622:622:622) (613:613:613))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (1333:1333:1333) (1353:1353:1353))
        (PORT datad (1160:1160:1160) (1130:1130:1130))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|pc\|pc_reg\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (454:454:454) (505:505:505))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|pc\|pc_reg\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2347:2347:2347))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2014:2014:2014) (1998:1998:1998))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r2\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (711:711:711) (695:695:695))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r2\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (1958:1958:1958))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1901:1901:1901) (1816:1816:1816))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r6\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1964:1964:1964))
        (PORT asdata (852:852:852) (871:871:871))
        (PORT ena (2265:2265:2265) (2177:2177:2177))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r4\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1956:1956:1956) (1927:1927:1927))
        (PORT asdata (852:852:852) (871:871:871))
        (PORT ena (2918:2918:2918) (2834:2834:2834))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r0\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2113:2113:2113))
        (PORT asdata (1451:1451:1451) (1417:1417:1417))
        (PORT ena (2243:2243:2243) (2169:2169:2169))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[14\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1070:1070:1070))
        (PORT datab (1127:1127:1127) (1127:1127:1127))
        (PORT datac (1085:1085:1085) (1128:1128:1128))
        (PORT datad (1036:1036:1036) (1078:1078:1078))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[14\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1585:1585:1585) (1603:1603:1603))
        (PORT datab (1605:1605:1605) (1603:1603:1603))
        (PORT datac (1083:1083:1083) (1126:1126:1126))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r5\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1026:1026:1026) (1002:1002:1002))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r5\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2259:2259:2259))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1560:1560:1560) (1489:1489:1489))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r7\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (791:791:791) (791:791:791))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r7\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2025:2025:2025))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1688:1688:1688) (1619:1619:1619))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r3\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (251:251:251) (274:274:274))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r3\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1968:1968:1968))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2384:2384:2384) (2333:2333:2333))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|r1\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (708:708:708) (701:701:701))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|r1\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1964:1964:1964) (1937:1937:1937))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1932:1932:1932) (1880:1880:1880))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[14\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1080:1080:1080))
        (PORT datab (788:788:788) (856:856:856))
        (PORT datac (863:863:863) (935:935:935))
        (PORT datad (884:884:884) (948:948:948))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[14\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (814:814:814))
        (PORT datab (1516:1516:1516) (1489:1489:1489))
        (PORT datac (863:863:863) (935:935:935))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux0\|out\[14\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1126:1126:1126) (1153:1153:1153))
        (PORT datad (595:595:595) (584:584:584))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|adder_input_1\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (949:949:949) (970:970:970))
        (PORT datac (1678:1678:1678) (1697:1697:1697))
        (PORT datad (720:720:720) (729:729:729))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1157:1157:1157))
        (PORT datab (391:391:391) (404:404:404))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|eab\|eabOut\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1158:1158:1158))
        (PORT datad (669:669:669) (665:665:665))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1446:1446:1446) (1482:1482:1482))
        (PORT datab (1451:1451:1451) (1425:1425:1425))
        (PORT datac (597:597:597) (579:579:579))
        (PORT datad (1337:1337:1337) (1323:1323:1323))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux1\|out\[15\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (875:875:875))
        (PORT datab (1442:1442:1442) (1472:1472:1472))
        (PORT datac (860:860:860) (922:922:922))
        (PORT datad (1225:1225:1225) (1235:1235:1235))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux1\|out\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (821:821:821))
        (PORT datab (1044:1044:1044) (1076:1076:1076))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (1268:1268:1268) (1272:1272:1272))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux1\|out\[15\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (962:962:962))
        (PORT datab (479:479:479) (538:538:538))
        (PORT datac (859:859:859) (921:921:921))
        (PORT datad (1269:1269:1269) (1273:1273:1273))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|mux1\|out\[15\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1343:1343:1343))
        (PORT datab (813:813:813) (860:860:860))
        (PORT datac (894:894:894) (856:856:856))
        (PORT datad (777:777:777) (831:831:831))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[15\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1872:1872:1872) (1939:1939:1939))
        (PORT datab (1482:1482:1482) (1510:1510:1510))
        (PORT datac (408:408:408) (417:417:417))
        (PORT datad (620:620:620) (609:609:609))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1532:1532:1532))
        (PORT datab (1125:1125:1125) (1176:1176:1176))
        (PORT datac (378:378:378) (384:384:384))
        (PORT datad (390:390:390) (390:390:390))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1623:1623:1623))
        (PORT datab (1019:1019:1019) (1054:1054:1054))
        (PORT datad (1624:1624:1624) (1625:1625:1625))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1608:1608:1608) (1623:1623:1623))
        (PORT datab (404:404:404) (421:421:421))
        (PORT datad (1542:1542:1542) (1555:1555:1555))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (921:921:921))
        (PORT datab (863:863:863) (915:915:915))
        (PORT datac (1311:1311:1311) (1328:1328:1328))
        (PORT datad (844:844:844) (919:919:919))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1130:1130:1130))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (656:656:656) (640:640:640))
        (PORT datad (1330:1330:1330) (1333:1333:1333))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1409:1409:1409))
        (PORT datab (854:854:854) (912:912:912))
        (PORT datac (375:375:375) (379:379:379))
        (PORT datad (683:683:683) (688:688:688))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|adder_in_b\[14\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2519:2519:2519) (2541:2541:2541))
        (PORT datab (2050:2050:2050) (2063:2063:2063))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1290:1290:1290))
        (PORT datab (771:771:771) (784:784:784))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|alu\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (661:661:661) (655:655:655))
        (PORT datad (646:646:646) (620:620:620))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1482:1482:1482) (1533:1533:1533))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1091:1091:1091) (1141:1141:1141))
        (PORT datad (361:361:361) (363:363:363))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[15\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1266:1266:1266))
        (PORT datab (287:287:287) (371:371:371))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (715:715:715) (718:718:718))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (719:719:719) (718:718:718))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2168:2168:2168) (2196:2196:2196))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2309:2309:2309))
        (PORT asdata (1627:1627:1627) (1711:1711:1711))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1613:1613:1613))
        (PORT clk (2819:2819:2819) (2932:2932:2932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1200:1200:1200))
        (PORT d[1] (2886:2886:2886) (2991:2991:2991))
        (PORT d[2] (3329:3329:3329) (3365:3365:3365))
        (PORT d[3] (1216:1216:1216) (1272:1272:1272))
        (PORT d[4] (1627:1627:1627) (1637:1637:1637))
        (PORT d[5] (1972:1972:1972) (1964:1964:1964))
        (PORT d[6] (1532:1532:1532) (1565:1565:1565))
        (PORT d[7] (2130:2130:2130) (2172:2172:2172))
        (PORT d[8] (1146:1146:1146) (1191:1191:1191))
        (PORT d[9] (2388:2388:2388) (2393:2393:2393))
        (PORT d[10] (2300:2300:2300) (2272:2272:2272))
        (PORT d[11] (1586:1586:1586) (1615:1615:1615))
        (PORT d[12] (1445:1445:1445) (1481:1481:1481))
        (PORT clk (2815:2815:2815) (2928:2928:2928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1331:1331:1331))
        (PORT clk (2815:2815:2815) (2928:2928:2928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2819:2819:2819) (2932:2932:2932))
        (PORT d[0] (2213:2213:2213) (2126:2126:2126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2933:2933:2933))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2933:2933:2933))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2933:2933:2933))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2820:2820:2820) (2933:2933:2933))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4356:4356:4356) (4368:4368:4368))
        (PORT clk (3142:3142:3142) (3251:3251:3251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5371:5371:5371) (5695:5695:5695))
        (PORT d[1] (5009:5009:5009) (5368:5368:5368))
        (PORT d[2] (8394:8394:8394) (8890:8890:8890))
        (PORT d[3] (8501:8501:8501) (9006:9006:9006))
        (PORT d[4] (7865:7865:7865) (8410:8410:8410))
        (PORT d[5] (5359:5359:5359) (5748:5748:5748))
        (PORT d[6] (5303:5303:5303) (5658:5658:5658))
        (PORT d[7] (4586:4586:4586) (4932:4932:4932))
        (PORT d[8] (6922:6922:6922) (7388:7388:7388))
        (PORT d[9] (7334:7334:7334) (7855:7855:7855))
        (PORT d[10] (5505:5505:5505) (5930:5930:5930))
        (PORT d[11] (8453:8453:8453) (9003:9003:9003))
        (PORT d[12] (5314:5314:5314) (5658:5658:5658))
        (PORT clk (3137:3137:3137) (3247:3247:3247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2023:2023:2023))
        (PORT clk (3137:3137:3137) (3247:3247:3247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3251:3251:3251))
        (PORT d[0] (4961:4961:4961) (4765:4765:4765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3143:3143:3143) (3252:3252:3252))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3143:3143:3143) (3252:3252:3252))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3143:3143:3143) (3252:3252:3252))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3143:3143:3143) (3252:3252:3252))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1931:1931:1931))
        (PORT clk (2636:2636:2636) (2784:2784:2784))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1883:1883:1883) (1926:1926:1926))
        (PORT d[1] (2897:2897:2897) (2989:2989:2989))
        (PORT d[2] (3303:3303:3303) (3336:3336:3336))
        (PORT d[3] (1158:1158:1158) (1211:1211:1211))
        (PORT d[4] (1576:1576:1576) (1586:1586:1586))
        (PORT d[5] (1965:1965:1965) (1956:1956:1956))
        (PORT d[6] (2924:2924:2924) (2934:2934:2934))
        (PORT d[7] (2565:2565:2565) (2593:2593:2593))
        (PORT d[8] (2276:2276:2276) (2314:2314:2314))
        (PORT d[9] (2416:2416:2416) (2460:2460:2460))
        (PORT d[10] (2327:2327:2327) (2301:2301:2301))
        (PORT d[11] (1542:1542:1542) (1568:1568:1568))
        (PORT d[12] (1626:1626:1626) (1675:1675:1675))
        (PORT clk (2632:2632:2632) (2780:2780:2780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1067:1067:1067))
        (PORT clk (2632:2632:2632) (2780:2780:2780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2784:2784:2784))
        (PORT d[0] (1735:1735:1735) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2637:2637:2637) (2785:2785:2785))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2637:2637:2637) (2785:2785:2785))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2637:2637:2637) (2785:2785:2785))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2637:2637:2637) (2785:2785:2785))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4020:4020:4020) (4032:4032:4032))
        (PORT clk (3091:3091:3091) (3218:3218:3218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5346:5346:5346) (5669:5669:5669))
        (PORT d[1] (4684:4684:4684) (5046:5046:5046))
        (PORT d[2] (4238:4238:4238) (4559:4559:4559))
        (PORT d[3] (8517:8517:8517) (9024:9024:9024))
        (PORT d[4] (8176:8176:8176) (8714:8714:8714))
        (PORT d[5] (4592:4592:4592) (4942:4942:4942))
        (PORT d[6] (5632:5632:5632) (5976:5976:5976))
        (PORT d[7] (8782:8782:8782) (9281:9281:9281))
        (PORT d[8] (6936:6936:6936) (7404:7404:7404))
        (PORT d[9] (7343:7343:7343) (7869:7869:7869))
        (PORT d[10] (7617:7617:7617) (8087:8087:8087))
        (PORT d[11] (8453:8453:8453) (9004:9004:9004))
        (PORT d[12] (5287:5287:5287) (5635:5635:5635))
        (PORT clk (3086:3086:3086) (3214:3214:3214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2083:2083:2083))
        (PORT clk (3086:3086:3086) (3214:3214:3214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3091:3091:3091) (3218:3218:3218))
        (PORT d[0] (3116:3116:3116) (3011:3011:3011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3092:3092:3092) (3219:3219:3219))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3092:3092:3092) (3219:3219:3219))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3092:3092:3092) (3219:3219:3219))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3092:3092:3092) (3219:3219:3219))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (1997:1997:1997))
        (PORT clk (3339:3339:3339) (3455:3455:3455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3597:3597:3597))
        (PORT d[1] (3461:3461:3461) (3539:3539:3539))
        (PORT d[2] (2641:2641:2641) (2692:2692:2692))
        (PORT d[3] (3210:3210:3210) (3345:3345:3345))
        (PORT d[4] (4723:4723:4723) (4932:4932:4932))
        (PORT d[5] (2902:2902:2902) (3016:3016:3016))
        (PORT d[6] (4146:4146:4146) (4352:4352:4352))
        (PORT d[7] (4252:4252:4252) (4387:4387:4387))
        (PORT d[8] (2906:2906:2906) (2976:2976:2976))
        (PORT d[9] (2503:2503:2503) (2555:2555:2555))
        (PORT d[10] (4094:4094:4094) (4286:4286:4286))
        (PORT d[11] (2590:2590:2590) (2623:2623:2623))
        (PORT d[12] (2577:2577:2577) (2652:2652:2652))
        (PORT clk (3335:3335:3335) (3451:3451:3451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2441:2441:2441) (2369:2369:2369))
        (PORT clk (3335:3335:3335) (3451:3451:3451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3339:3339:3339) (3455:3455:3455))
        (PORT d[0] (3325:3325:3325) (3329:3329:3329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3340:3340:3340) (3456:3456:3456))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3340:3340:3340) (3456:3456:3456))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3340:3340:3340) (3456:3456:3456))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3340:3340:3340) (3456:3456:3456))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2056:2056:2056))
        (PORT clk (3359:3359:3359) (3402:3402:3402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5719:5719:5719) (6069:6069:6069))
        (PORT d[1] (5057:5057:5057) (5462:5462:5462))
        (PORT d[2] (6928:6928:6928) (7424:7424:7424))
        (PORT d[3] (6959:6959:6959) (7457:7457:7457))
        (PORT d[4] (6728:6728:6728) (7267:7267:7267))
        (PORT d[5] (5013:5013:5013) (5399:5399:5399))
        (PORT d[6] (5994:5994:5994) (6374:6374:6374))
        (PORT d[7] (7297:7297:7297) (7802:7802:7802))
        (PORT d[8] (7042:7042:7042) (7546:7546:7546))
        (PORT d[9] (6342:6342:6342) (6868:6868:6868))
        (PORT d[10] (6276:6276:6276) (6760:6760:6760))
        (PORT d[11] (7023:7023:7023) (7580:7580:7580))
        (PORT d[12] (5669:5669:5669) (6041:6041:6041))
        (PORT clk (3354:3354:3354) (3398:3398:3398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2117:2117:2117))
        (PORT clk (3354:3354:3354) (3398:3398:3398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3359:3359:3359) (3402:3402:3402))
        (PORT d[0] (5424:5424:5424) (5316:5316:5316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3360:3360:3360) (3403:3403:3403))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3360:3360:3360) (3403:3403:3403))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3360:3360:3360) (3403:3403:3403))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3360:3360:3360) (3403:3403:3403))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1304:1304:1304))
        (PORT datab (1565:1565:1565) (1629:1629:1629))
        (PORT datac (1521:1521:1521) (1472:1472:1472))
        (PORT datad (1449:1449:1449) (1453:1453:1453))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (2011:2011:2011))
        (PORT clk (3303:3303:3303) (3413:3413:3413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3447:3447:3447) (3598:3598:3598))
        (PORT d[1] (3448:3448:3448) (3527:3527:3527))
        (PORT d[2] (2993:2993:2993) (3048:3048:3048))
        (PORT d[3] (3909:3909:3909) (4035:4035:4035))
        (PORT d[4] (4742:4742:4742) (4939:4939:4939))
        (PORT d[5] (2915:2915:2915) (3031:3031:3031))
        (PORT d[6] (4154:4154:4154) (4377:4377:4377))
        (PORT d[7] (4265:4265:4265) (4401:4401:4401))
        (PORT d[8] (3277:3277:3277) (3347:3347:3347))
        (PORT d[9] (2487:2487:2487) (2534:2534:2534))
        (PORT d[10] (4112:4112:4112) (4300:4300:4300))
        (PORT d[11] (2620:2620:2620) (2658:2658:2658))
        (PORT d[12] (2576:2576:2576) (2620:2620:2620))
        (PORT clk (3299:3299:3299) (3409:3409:3409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2312:2312:2312))
        (PORT clk (3299:3299:3299) (3409:3409:3409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3303:3303:3303) (3413:3413:3413))
        (PORT d[0] (2688:2688:2688) (2647:2647:2647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3304:3304:3304) (3414:3414:3414))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3304:3304:3304) (3414:3414:3414))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3304:3304:3304) (3414:3414:3414))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3304:3304:3304) (3414:3414:3414))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2402:2402:2402))
        (PORT clk (3296:3296:3296) (3375:3375:3375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6052:6052:6052) (6387:6387:6387))
        (PORT d[1] (5103:5103:5103) (5514:5514:5514))
        (PORT d[2] (7262:7262:7262) (7748:7748:7748))
        (PORT d[3] (6975:6975:6975) (7475:7475:7475))
        (PORT d[4] (6743:6743:6743) (7284:7284:7284))
        (PORT d[5] (5036:5036:5036) (5415:5415:5415))
        (PORT d[6] (6009:6009:6009) (6391:6391:6391))
        (PORT d[7] (7311:7311:7311) (7818:7818:7818))
        (PORT d[8] (7082:7082:7082) (7593:7593:7593))
        (PORT d[9] (6327:6327:6327) (6851:6851:6851))
        (PORT d[10] (6308:6308:6308) (6797:6797:6797))
        (PORT d[11] (7038:7038:7038) (7596:7596:7596))
        (PORT d[12] (6059:6059:6059) (6432:6432:6432))
        (PORT clk (3291:3291:3291) (3371:3371:3371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2222:2222:2222))
        (PORT clk (3291:3291:3291) (3371:3371:3371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3296:3296:3296) (3375:3375:3375))
        (PORT d[0] (4264:4264:4264) (4310:4310:4310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3297:3297:3297) (3376:3376:3376))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3297:3297:3297) (3376:3376:3376))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3297:3297:3297) (3376:3376:3376))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3297:3297:3297) (3376:3376:3376))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1304:1304:1304))
        (PORT datab (1423:1423:1423) (1408:1408:1408))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2304:2304:2304) (2283:2283:2283))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1594:1594:1594) (1670:1670:1670))
        (PORT clk (3306:3306:3306) (3366:3366:3366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2279:2279:2279))
        (PORT d[1] (3821:3821:3821) (3898:3898:3898))
        (PORT d[2] (2221:2221:2221) (2240:2240:2240))
        (PORT d[3] (2175:2175:2175) (2216:2216:2216))
        (PORT d[4] (3577:3577:3577) (3746:3746:3746))
        (PORT d[5] (3256:3256:3256) (3366:3366:3366))
        (PORT d[6] (2741:2741:2741) (2746:2746:2746))
        (PORT d[7] (2770:2770:2770) (2780:2780:2780))
        (PORT d[8] (2960:2960:2960) (3034:3034:3034))
        (PORT d[9] (2126:2126:2126) (2178:2178:2178))
        (PORT d[10] (3751:3751:3751) (3950:3950:3950))
        (PORT d[11] (2539:2539:2539) (2565:2565:2565))
        (PORT d[12] (2220:2220:2220) (2268:2268:2268))
        (PORT clk (3302:3302:3302) (3362:3362:3362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2256:2256:2256))
        (PORT clk (3302:3302:3302) (3362:3362:3362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3306:3306:3306) (3366:3366:3366))
        (PORT d[0] (2730:2730:2730) (2665:2665:2665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3307:3307:3307) (3367:3367:3367))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3307:3307:3307) (3367:3367:3367))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3307:3307:3307) (3367:3367:3367))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3307:3307:3307) (3367:3367:3367))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2543:2543:2543) (2430:2430:2430))
        (PORT clk (3284:3284:3284) (3266:3266:3266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5359:5359:5359) (5678:5678:5678))
        (PORT d[1] (5416:5416:5416) (5810:5810:5810))
        (PORT d[2] (7298:7298:7298) (7797:7797:7797))
        (PORT d[3] (7366:7366:7366) (7864:7864:7864))
        (PORT d[4] (6344:6344:6344) (6884:6884:6884))
        (PORT d[5] (5430:5430:5430) (5817:5817:5817))
        (PORT d[6] (5666:5666:5666) (6019:6019:6019))
        (PORT d[7] (7735:7735:7735) (8246:8246:8246))
        (PORT d[8] (7462:7462:7462) (7968:7968:7968))
        (PORT d[9] (6338:6338:6338) (6866:6866:6866))
        (PORT d[10] (6675:6675:6675) (7156:7156:7156))
        (PORT d[11] (7406:7406:7406) (7965:7965:7965))
        (PORT d[12] (6017:6017:6017) (6387:6387:6387))
        (PORT clk (3279:3279:3279) (3262:3262:3262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2164:2164:2164))
        (PORT clk (3279:3279:3279) (3262:3262:3262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3284:3284:3284) (3266:3266:3266))
        (PORT d[0] (3848:3848:3848) (3661:3661:3661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3285:3285:3285) (3267:3267:3267))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3285:3285:3285) (3267:3267:3267))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3285:3285:3285) (3267:3267:3267))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3285:3285:3285) (3267:3267:3267))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1624:1624:1624))
        (PORT clk (3132:3132:3132) (3258:3258:3258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1634:1634:1634) (1693:1693:1693))
        (PORT d[1] (2879:2879:2879) (2981:2981:2981))
        (PORT d[2] (3304:3304:3304) (3335:3335:3335))
        (PORT d[3] (1488:1488:1488) (1536:1536:1536))
        (PORT d[4] (1939:1939:1939) (1937:1937:1937))
        (PORT d[5] (2273:2273:2273) (2257:2257:2257))
        (PORT d[6] (2595:2595:2595) (2615:2615:2615))
        (PORT d[7] (2201:2201:2201) (2231:2231:2231))
        (PORT d[8] (1525:1525:1525) (1570:1570:1570))
        (PORT d[9] (2056:2056:2056) (2102:2102:2102))
        (PORT d[10] (2344:2344:2344) (2322:2322:2322))
        (PORT d[11] (1578:1578:1578) (1614:1614:1614))
        (PORT d[12] (1829:1829:1829) (1864:1864:1864))
        (PORT clk (3128:3128:3128) (3254:3254:3254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1382:1382:1382))
        (PORT clk (3128:3128:3128) (3254:3254:3254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3132:3132:3132) (3258:3258:3258))
        (PORT d[0] (2413:2413:2413) (2387:2387:2387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3133:3133:3133) (3259:3259:3259))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3133:3133:3133) (3259:3259:3259))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3133:3133:3133) (3259:3259:3259))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3133:3133:3133) (3259:3259:3259))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4361:4361:4361) (4368:4368:4368))
        (PORT clk (3105:3105:3105) (3214:3214:3214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5018:5018:5018) (5344:5344:5344))
        (PORT d[1] (4653:4653:4653) (5021:5021:5021))
        (PORT d[2] (8358:8358:8358) (8852:8852:8852))
        (PORT d[3] (8162:8162:8162) (8654:8654:8654))
        (PORT d[4] (7830:7830:7830) (8373:8373:8373))
        (PORT d[5] (5016:5016:5016) (5405:5405:5405))
        (PORT d[6] (5281:5281:5281) (5633:5633:5633))
        (PORT d[7] (8446:8446:8446) (8949:8949:8949))
        (PORT d[8] (6866:6866:6866) (7334:7334:7334))
        (PORT d[9] (7044:7044:7044) (7569:7569:7569))
        (PORT d[10] (5807:5807:5807) (6228:6228:6228))
        (PORT d[11] (8399:8399:8399) (8942:8942:8942))
        (PORT d[12] (5311:5311:5311) (5657:5657:5657))
        (PORT clk (3100:3100:3100) (3210:3210:3210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2231:2231:2231))
        (PORT clk (3100:3100:3100) (3210:3210:3210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3105:3105:3105) (3214:3214:3214))
        (PORT d[0] (3207:3207:3207) (3020:3020:3020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3106:3106:3106) (3215:3215:3215))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3106:3106:3106) (3215:3215:3215))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3106:3106:3106) (3215:3215:3215))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3106:3106:3106) (3215:3215:3215))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1577:1577:1577) (1650:1650:1650))
        (PORT clk (3312:3312:3312) (3354:3354:3354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2047:2047:2047))
        (PORT d[1] (2522:2522:2522) (2606:2606:2606))
        (PORT d[2] (2931:2931:2931) (2960:2960:2960))
        (PORT d[3] (1837:1837:1837) (1883:1883:1883))
        (PORT d[4] (3633:3633:3633) (3805:3805:3805))
        (PORT d[5] (2380:2380:2380) (2419:2419:2419))
        (PORT d[6] (2185:2185:2185) (2204:2204:2204))
        (PORT d[7] (1839:1839:1839) (1874:1874:1874))
        (PORT d[8] (1890:1890:1890) (1935:1935:1935))
        (PORT d[9] (2107:2107:2107) (2149:2149:2149))
        (PORT d[10] (2310:2310:2310) (2286:2286:2286))
        (PORT d[11] (1920:1920:1920) (1959:1959:1959))
        (PORT d[12] (1887:1887:1887) (1943:1943:1943))
        (PORT clk (3308:3308:3308) (3350:3350:3350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2046:2046:2046))
        (PORT clk (3308:3308:3308) (3350:3350:3350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3312:3312:3312) (3354:3354:3354))
        (PORT d[0] (2722:2722:2722) (2677:2677:2677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3313:3313:3313) (3355:3355:3355))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3313:3313:3313) (3355:3355:3355))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3313:3313:3313) (3355:3355:3355))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3313:3313:3313) (3355:3355:3355))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4726:4726:4726) (4737:4737:4737))
        (PORT clk (3134:3134:3134) (3244:3244:3244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4605:4605:4605) (4930:4930:4930))
        (PORT d[1] (5088:5088:5088) (5480:5480:5480))
        (PORT d[2] (8318:8318:8318) (8801:8801:8801))
        (PORT d[3] (7786:7786:7786) (8276:8276:8276))
        (PORT d[4] (7461:7461:7461) (8003:8003:8003))
        (PORT d[5] (5013:5013:5013) (5392:5392:5392))
        (PORT d[6] (5310:5310:5310) (5667:5667:5667))
        (PORT d[7] (8127:8127:8127) (8635:8635:8635))
        (PORT d[8] (7758:7758:7758) (8254:8254:8254))
        (PORT d[9] (6725:6725:6725) (7252:7252:7252))
        (PORT d[10] (6163:6163:6163) (6576:6576:6576))
        (PORT d[11] (8036:8036:8036) (8583:8583:8583))
        (PORT d[12] (4948:4948:4948) (5282:5282:5282))
        (PORT clk (3129:3129:3129) (3240:3240:3240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2278:2278:2278))
        (PORT clk (3129:3129:3129) (3240:3240:3240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3134:3134:3134) (3244:3244:3244))
        (PORT d[0] (3717:3717:3717) (3541:3541:3541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3135:3135:3135) (3245:3245:3245))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3135:3135:3135) (3245:3245:3245))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3135:3135:3135) (3245:3245:3245))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3135:3135:3135) (3245:3245:3245))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1523:1523:1523))
        (PORT datab (1469:1469:1469) (1501:1501:1501))
        (PORT datac (694:694:694) (679:679:679))
        (PORT datad (1010:1010:1010) (990:990:990))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (870:870:870) (914:914:914))
        (PORT clk (2741:2741:2741) (2863:2863:2863))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2469:2469:2469))
        (PORT d[1] (2699:2699:2699) (2714:2714:2714))
        (PORT d[2] (3656:3656:3656) (3686:3686:3686))
        (PORT d[3] (1504:1504:1504) (1550:1550:1550))
        (PORT d[4] (3561:3561:3561) (3652:3652:3652))
        (PORT d[5] (1395:1395:1395) (1418:1418:1418))
        (PORT d[6] (3596:3596:3596) (3673:3673:3673))
        (PORT d[7] (1480:1480:1480) (1527:1527:1527))
        (PORT d[8] (2501:2501:2501) (2529:2529:2529))
        (PORT d[9] (2067:2067:2067) (2078:2078:2078))
        (PORT d[10] (1987:1987:1987) (2016:2016:2016))
        (PORT d[11] (863:863:863) (904:904:904))
        (PORT d[12] (1213:1213:1213) (1268:1268:1268))
        (PORT clk (2737:2737:2737) (2859:2859:2859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1049:1049:1049))
        (PORT clk (2737:2737:2737) (2859:2859:2859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2741:2741:2741) (2863:2863:2863))
        (PORT d[0] (1755:1755:1755) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2742:2742:2742) (2864:2864:2864))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2742:2742:2742) (2864:2864:2864))
        (IOPATH (posedge clk) pulse (0:0:0) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2742:2742:2742) (2864:2864:2864))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2742:2742:2742) (2864:2864:2864))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3626:3626:3626) (3640:3640:3640))
        (PORT clk (3287:3287:3287) (3258:3258:3258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6105:6105:6105) (6428:6428:6428))
        (PORT d[1] (5411:5411:5411) (5770:5770:5770))
        (PORT d[2] (5014:5014:5014) (5302:5302:5302))
        (PORT d[3] (8898:8898:8898) (9405:9405:9405))
        (PORT d[4] (4234:4234:4234) (4509:4509:4509))
        (PORT d[5] (5722:5722:5722) (6110:6110:6110))
        (PORT d[6] (5982:5982:5982) (6324:6324:6324))
        (PORT d[7] (9147:9147:9147) (9645:9645:9645))
        (PORT d[8] (5370:5370:5370) (5693:5693:5693))
        (PORT d[9] (7735:7735:7735) (8262:8262:8262))
        (PORT d[10] (5423:5423:5423) (5831:5831:5831))
        (PORT d[11] (4575:4575:4575) (4884:4884:4884))
        (PORT d[12] (5643:5643:5643) (5989:5989:5989))
        (PORT clk (3282:3282:3282) (3254:3254:3254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2028:2028:2028))
        (PORT clk (3282:3282:3282) (3254:3254:3254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3287:3287:3287) (3258:3258:3258))
        (PORT d[0] (2671:2671:2671) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3288:3288:3288) (3259:3259:3259))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3288:3288:3288) (3259:3259:3259))
        (IOPATH (posedge clk) pulse (0:0:0) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3288:3288:3288) (3259:3259:3259))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3288:3288:3288) (3259:3259:3259))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1507:1507:1507) (1528:1528:1528))
        (PORT datab (1568:1568:1568) (1633:1633:1633))
        (PORT datac (1031:1031:1031) (1025:1025:1025))
        (PORT datad (691:691:691) (680:680:680))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[14\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2088:2088:2088) (2103:2103:2103))
        (PORT datab (239:239:239) (275:275:275))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MDR_reg\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3054:3054:3054) (3142:3142:3142))
        (PORT d (87:87:87) (104:104:104))
        (PORT asdata (1405:1405:1405) (1399:1399:1399))
        (PORT sload (2370:2370:2370) (2396:2396:2396))
        (PORT ena (2483:2483:2483) (2487:2487:2487))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1262:1262:1262))
        (PORT datab (1449:1449:1449) (1430:1430:1430))
        (PORT datac (1259:1259:1259) (1252:1252:1252))
        (PORT datad (395:395:395) (397:397:397))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (301:301:301))
        (PORT datab (1365:1365:1365) (1390:1390:1390))
        (PORT datac (1616:1616:1616) (1630:1630:1630))
        (PORT datad (1385:1385:1385) (1329:1329:1329))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (449:449:449))
        (PORT datab (1087:1087:1087) (1121:1121:1121))
        (PORT datac (764:764:764) (770:770:770))
        (PORT datad (1036:1036:1036) (1074:1074:1074))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|tsb\|Bus\[14\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2748:2748:2748) (2774:2774:2774))
        (PORT datab (1449:1449:1449) (1422:1422:1422))
        (PORT datac (369:369:369) (369:369:369))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (657:657:657) (647:647:647))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|MAR_reg\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2149:2149:2149))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2168:2168:2168) (2196:2196:2196))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1722w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1328:1328:1328))
        (PORT datab (1135:1135:1135) (1196:1196:1196))
        (PORT datac (355:355:355) (493:493:493))
        (PORT datad (1598:1598:1598) (1586:1586:1586))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2312:2312:2312))
        (PORT asdata (5002:5002:5002) (5365:5365:5365))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (665:665:665))
        (PORT datab (2970:2970:2970) (2938:2938:2938))
        (PORT datac (1424:1424:1424) (1401:1401:1401))
        (PORT datad (2717:2717:2717) (2777:2777:2777))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1571:1571:1571) (1630:1630:1630))
        (PORT datab (1401:1401:1401) (1393:1393:1393))
        (PORT datac (2698:2698:2698) (2661:2661:2661))
        (PORT datad (1731:1731:1731) (1681:1681:1681))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1072:1072:1072))
        (PORT datab (1575:1575:1575) (1648:1648:1648))
        (PORT datac (1528:1528:1528) (1594:1594:1594))
        (PORT datad (1907:1907:1907) (1877:1877:1877))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1573:1573:1573) (1646:1646:1646))
        (PORT datac (1687:1687:1687) (1699:1699:1699))
        (PORT datad (2953:2953:2953) (2866:2866:2866))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2773:2773:2773) (2821:2821:2821))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2423:2423:2423) (2521:2521:2521))
        (PORT datab (1263:1263:1263) (1212:1212:1212))
        (PORT datac (1878:1878:1878) (1807:1807:1807))
        (PORT datad (2909:2909:2909) (2894:2894:2894))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2645:2645:2645) (2650:2650:2650))
        (PORT datab (2048:2048:2048) (2046:2046:2046))
        (PORT datac (1265:1265:1265) (1241:1241:1241))
        (PORT datad (1236:1236:1236) (1202:1202:1202))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2644:2644:2644) (2649:2649:2649))
        (PORT datab (1332:1332:1332) (1291:1291:1291))
        (PORT datac (2436:2436:2436) (2529:2529:2529))
        (PORT datad (394:394:394) (393:393:393))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2490:2490:2490) (2577:2577:2577))
        (PORT datab (2852:2852:2852) (2915:2915:2915))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (3271:3271:3271) (3264:3264:3264))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (3407:3407:3407) (3427:3427:3427))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1136:1136:1136))
        (PORT datab (1568:1568:1568) (1640:1640:1640))
        (PORT datac (1518:1518:1518) (1583:1583:1583))
        (PORT datad (2020:2020:2020) (1993:1993:1993))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2417:2417:2417) (2393:2393:2393))
        (PORT datab (1571:1571:1571) (1643:1643:1643))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (1738:1738:1738) (1717:1717:1717))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1049:1049:1049))
        (PORT datab (1572:1572:1572) (1644:1644:1644))
        (PORT datac (1524:1524:1524) (1590:1590:1590))
        (PORT datad (1354:1354:1354) (1346:1346:1346))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1414:1414:1414))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1525:1525:1525) (1591:1591:1591))
        (PORT datad (1375:1375:1375) (1365:1365:1365))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2773:2773:2773) (2821:2821:2821))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1458:1458:1458) (1398:1398:1398))
        (PORT datab (1839:1839:1839) (1768:1768:1768))
        (PORT datac (2384:2384:2384) (2472:2472:2472))
        (PORT datad (2908:2908:2908) (2893:2893:2893))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1307:1307:1307) (1275:1275:1275))
        (PORT datac (2377:2377:2377) (2464:2464:2464))
        (PORT datad (2959:2959:2959) (2905:2905:2905))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1369:1369:1369))
        (PORT datab (1220:1220:1220) (1174:1174:1174))
        (PORT datac (2381:2381:2381) (2469:2469:2469))
        (PORT datad (2906:2906:2906) (2890:2890:2890))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1528:1528:1528) (1447:1447:1447))
        (PORT datab (2953:2953:2953) (2933:2933:2933))
        (PORT datac (2179:2179:2179) (2143:2143:2143))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2944:2944:2944) (3012:3012:3012))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1186:1186:1186))
        (PORT datab (2573:2573:2573) (2532:2532:2532))
        (PORT datac (1101:1101:1101) (1122:1122:1122))
        (PORT datad (1657:1657:1657) (1673:1673:1673))
        (IOPATH dataa combout (357:357:357) (353:353:353))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4473:4473:4473) (4754:4754:4754))
        (PORT datab (5396:5396:5396) (5711:5711:5711))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux14\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (883:883:883))
        (PORT datab (5397:5397:5397) (5712:5712:5712))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (681:681:681) (717:717:717))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6450:6450:6450) (6770:6770:6770))
        (PORT datab (4791:4791:4791) (5134:5134:5134))
        (PORT datad (1030:1030:1030) (1064:1064:1064))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6455:6455:6455) (6775:6775:6775))
        (PORT datab (1027:1027:1027) (1079:1079:1079))
        (PORT datac (1029:1029:1029) (1070:1070:1070))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux14\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4173:4173:4173) (4488:4488:4488))
        (PORT datac (596:596:596) (582:582:582))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2347:2347:2347))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4791:4791:4791) (5095:5095:5095))
        (PORT datab (4550:4550:4550) (4901:4901:4901))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (889:889:889))
        (PORT datab (4484:4484:4484) (4763:4763:4763))
        (PORT datac (1056:1056:1056) (1089:1089:1089))
        (PORT datad (403:403:403) (409:409:409))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4796:4796:4796) (5124:5124:5124))
        (PORT datab (4483:4483:4483) (4763:4763:4763))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux12\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4796:4796:4796) (5125:5125:5125))
        (PORT datab (1095:1095:1095) (1124:1124:1124))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (806:806:806) (855:855:855))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4177:4177:4177) (4493:4493:4493))
        (PORT datac (377:377:377) (394:394:394))
        (PORT datad (412:412:412) (420:420:420))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2347:2347:2347))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux15\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4796:4796:4796) (5125:5125:5125))
        (PORT datab (4483:4483:4483) (4763:4763:4763))
        (PORT datac (276:276:276) (356:356:356))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux15\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (927:927:927))
        (PORT datab (4791:4791:4791) (5134:5134:5134))
        (PORT datac (413:413:413) (424:424:424))
        (PORT datad (751:751:751) (810:810:810))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6452:6452:6452) (6772:6772:6772))
        (PORT datab (4792:4792:4792) (5135:5135:5135))
        (PORT datad (746:746:746) (789:789:789))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1162:1162:1162))
        (PORT datab (4496:4496:4496) (4776:4776:4776))
        (PORT datac (1110:1110:1110) (1144:1144:1144))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux15\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4177:4177:4177) (4493:4493:4493))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2347:2347:2347))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4473:4473:4473) (4754:4754:4754))
        (PORT datab (5393:5393:5393) (5707:5707:5707))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux13\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4775:4775:4775) (5095:5095:5095))
        (PORT datab (1204:1204:1204) (1240:1240:1240))
        (PORT datac (659:659:659) (655:655:655))
        (PORT datad (1128:1128:1128) (1175:1175:1175))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4795:4795:4795) (5100:5100:5100))
        (PORT datab (4554:4554:4554) (4906:4906:4906))
        (PORT datad (814:814:814) (869:869:869))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1179:1179:1179))
        (PORT datab (4483:4483:4483) (4763:4763:4763))
        (PORT datac (1138:1138:1138) (1195:1195:1195))
        (PORT datad (403:403:403) (407:407:407))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux13\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4178:4178:4178) (4494:4494:4494))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (401:401:401) (405:405:405))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2347:2347:2347))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (603:603:603))
        (PORT datab (332:332:332) (429:429:429))
        (PORT datac (299:299:299) (391:391:391))
        (PORT datad (300:300:300) (381:381:381))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (4551:4551:4551) (4884:4884:4884))
        (PORT datad (681:681:681) (677:677:677))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1179:1179:1179))
        (PORT datab (2579:2579:2579) (2539:2539:2539))
        (PORT datac (1098:1098:1098) (1119:1119:1119))
        (PORT datad (1660:1660:1660) (1676:1676:1676))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (603:603:603))
        (PORT datab (332:332:332) (429:429:429))
        (PORT datac (298:298:298) (390:390:390))
        (PORT datad (300:300:300) (381:381:381))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (735:735:735) (740:740:740))
        (PORT datac (4553:4553:4553) (4887:4887:4887))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1177:1177:1177))
        (PORT datab (2580:2580:2580) (2541:2541:2541))
        (PORT datac (1098:1098:1098) (1119:1119:1119))
        (PORT datad (1660:1660:1660) (1677:1677:1677))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (827:827:827))
        (PORT datab (495:495:495) (555:555:555))
        (PORT datac (663:663:663) (701:701:701))
        (PORT datad (1506:1506:1506) (1592:1592:1592))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (4555:4555:4555) (4889:4889:4889))
        (PORT datad (1348:1348:1348) (1341:1341:1341))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1176:1176:1176))
        (PORT datab (2581:2581:2581) (2542:2542:2542))
        (PORT datac (1097:1097:1097) (1118:1118:1118))
        (PORT datad (1661:1661:1661) (1678:1678:1678))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (825:825:825))
        (PORT datab (493:493:493) (554:554:554))
        (PORT datac (664:664:664) (702:702:702))
        (PORT datad (1505:1505:1505) (1590:1590:1590))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (4548:4548:4548) (4881:4881:4881))
        (PORT datad (720:720:720) (720:720:720))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1175:1175:1175))
        (PORT datab (2583:2583:2583) (2544:2544:2544))
        (PORT datac (1097:1097:1097) (1117:1117:1117))
        (PORT datad (1662:1662:1662) (1678:1678:1678))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (602:602:602))
        (PORT datab (332:332:332) (429:429:429))
        (PORT datac (299:299:299) (391:391:391))
        (PORT datad (301:301:301) (382:382:382))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (273:273:273))
        (PORT datac (4557:4557:4557) (4892:4892:4892))
        (PORT datad (691:691:691) (690:690:690))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (609:609:609))
        (PORT datab (330:330:330) (426:426:426))
        (PORT datac (296:296:296) (388:388:388))
        (PORT datad (297:297:297) (378:378:378))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1183:1183:1183))
        (PORT datab (2575:2575:2575) (2535:2535:2535))
        (PORT datac (1100:1100:1100) (1121:1121:1121))
        (PORT datad (1658:1658:1658) (1674:1674:1674))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (778:778:778))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (4556:4556:4556) (4890:4890:4890))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (823:823:823))
        (PORT datab (699:699:699) (738:738:738))
        (PORT datad (461:461:461) (513:513:513))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1184:1184:1184))
        (PORT datab (2574:2574:2574) (2534:2534:2534))
        (PORT datac (1100:1100:1100) (1122:1122:1122))
        (PORT datad (1658:1658:1658) (1674:1674:1674))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX0_out\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (449:449:449))
        (PORT datab (703:703:703) (710:710:710))
        (PORT datac (1746:1746:1746) (1817:1817:1817))
        (PORT datad (4112:4112:4112) (4388:4388:4388))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4600:4600:4600) (4925:4925:4925))
        (PORT datab (4747:4747:4747) (5057:5057:5057))
        (PORT datad (788:788:788) (845:845:845))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux9\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4482:4482:4482) (4806:4806:4806))
        (PORT datab (846:846:846) (895:895:895))
        (PORT datac (1026:1026:1026) (1045:1045:1045))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5368:5368:5368) (5600:5600:5600))
        (PORT datab (5557:5557:5557) (5903:5903:5903))
        (PORT datac (277:277:277) (358:358:358))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4599:4599:4599) (4923:4923:4923))
        (PORT datab (799:799:799) (869:869:869))
        (PORT datac (481:481:481) (533:533:533))
        (PORT datad (693:693:693) (680:680:680))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux9\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (4794:4794:4794) (5065:5065:5065))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2286:2286:2286))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4796:4796:4796) (5101:5101:5101))
        (PORT datab (4555:4555:4555) (4908:4908:4908))
        (PORT datad (277:277:277) (350:350:350))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (870:870:870))
        (PORT datab (4179:4179:4179) (4452:4452:4452))
        (PORT datac (1042:1042:1042) (1074:1074:1074))
        (PORT datad (617:617:617) (598:598:598))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4603:4603:4603) (4929:4929:4929))
        (PORT datab (4749:4749:4749) (5060:5060:5060))
        (PORT datac (441:441:441) (509:509:509))
        (PORT datad (285:285:285) (362:362:362))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux8\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (281:281:281))
        (PORT datab (4746:4746:4746) (5056:5056:5056))
        (PORT datac (1034:1034:1034) (1057:1057:1057))
        (PORT datad (1018:1018:1018) (1049:1049:1049))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux8\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (4793:4793:4793) (5064:5064:5064))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (374:374:374) (377:377:377))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2286:2286:2286))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4796:4796:4796) (5101:5101:5101))
        (PORT datab (4554:4554:4554) (4907:4907:4907))
        (PORT datad (432:432:432) (486:486:486))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5060:5060:5060) (5318:5318:5318))
        (PORT datab (406:406:406) (423:423:423))
        (PORT datac (1081:1081:1081) (1115:1115:1115))
        (PORT datad (797:797:797) (846:846:846))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4796:4796:4796) (5124:5124:5124))
        (PORT datab (4483:4483:4483) (4763:4763:4763))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux10\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (469:469:469))
        (PORT datab (4792:4792:4792) (5135:5135:5135))
        (PORT datac (1094:1094:1094) (1136:1136:1136))
        (PORT datad (1091:1091:1091) (1117:1117:1117))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux10\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4176:4176:4176) (4492:4492:4492))
        (PORT datac (375:375:375) (390:390:390))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2347:2347:2347))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4601:4601:4601) (4926:4926:4926))
        (PORT datab (4747:4747:4747) (5058:5058:5058))
        (PORT datad (789:789:789) (837:837:837))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux11\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4483:4483:4483) (4807:4807:4807))
        (PORT datab (1130:1130:1130) (1146:1146:1146))
        (PORT datac (1042:1042:1042) (1058:1058:1058))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5367:5367:5367) (5600:5600:5600))
        (PORT datab (5557:5557:5557) (5903:5903:5903))
        (PORT datad (284:284:284) (362:362:362))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (890:890:890))
        (PORT datab (4180:4180:4180) (4453:4453:4453))
        (PORT datac (765:765:765) (806:806:806))
        (PORT datad (688:688:688) (688:688:688))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux11\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (4794:4794:4794) (5066:5066:5066))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2286:2286:2286))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1150:1150:1150))
        (PORT datab (1139:1139:1139) (1192:1192:1192))
        (PORT datac (1106:1106:1106) (1153:1153:1153))
        (PORT datad (1065:1065:1065) (1117:1117:1117))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (364:364:364))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3071:3071:3071) (3168:3168:3168))
        (PORT datab (1458:1458:1458) (1391:1391:1391))
        (PORT datac (1763:1763:1763) (1676:1676:1676))
        (PORT datad (3078:3078:3078) (3079:3079:3079))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (1489:1489:1489) (1497:1497:1497))
        (PORT datac (3017:3017:3017) (3121:3121:3121))
        (PORT datad (1396:1396:1396) (1382:1382:1382))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3076:3076:3076) (3175:3175:3175))
        (PORT datab (1174:1174:1174) (1167:1167:1167))
        (PORT datac (1466:1466:1466) (1376:1376:1376))
        (PORT datad (3074:3074:3074) (3074:3074:3074))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1457:1457:1457) (1397:1397:1397))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1425:1425:1425) (1342:1342:1342))
        (PORT datad (3081:3081:3081) (3082:3082:3082))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (3787:3787:3787) (3812:3812:3812))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1879:1879:1879) (1854:1854:1854))
        (PORT datab (2951:2951:2951) (2931:2931:2931))
        (PORT datac (2378:2378:2378) (2465:2465:2465))
        (PORT datad (1869:1869:1869) (1811:1811:1811))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1946:1946:1946) (1877:1877:1877))
        (PORT datab (2958:2958:2958) (2940:2940:2940))
        (PORT datac (2149:2149:2149) (2108:2108:2108))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1971:1971:1971) (1955:1955:1955))
        (PORT datab (1591:1591:1591) (1527:1527:1527))
        (PORT datac (2386:2386:2386) (2474:2474:2474))
        (PORT datad (2910:2910:2910) (2895:2895:2895))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2422:2422:2422) (2520:2520:2520))
        (PORT datab (2671:2671:2671) (2714:2714:2714))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2232:2232:2232) (2194:2194:2194))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (2984:2984:2984) (3045:3045:3045))
        (PORT datac (202:202:202) (234:234:234))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1258:1258:1258))
        (PORT datab (426:426:426) (437:437:437))
        (PORT datac (2902:2902:2902) (2862:2862:2862))
        (PORT datad (3029:3029:3029) (3104:3104:3104))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1827:1827:1827) (1709:1709:1709))
        (PORT datab (3104:3104:3104) (3064:3064:3064))
        (PORT datac (2422:2422:2422) (2389:2389:2389))
        (PORT datad (453:453:453) (520:520:520))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1067:1067:1067))
        (PORT datab (877:877:877) (937:937:937))
        (PORT datac (1997:1997:1997) (1984:1984:1984))
        (PORT datad (841:841:841) (901:901:901))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2114:2114:2114) (2073:2073:2073))
        (PORT datab (871:871:871) (940:940:940))
        (PORT datac (3131:3131:3131) (2949:2949:2949))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (557:557:557))
        (PORT datac (679:679:679) (676:676:676))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1391:1391:1391))
        (PORT datab (878:878:878) (939:939:939))
        (PORT datac (1135:1135:1135) (1137:1137:1137))
        (PORT datad (841:841:841) (902:902:902))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2182:2182:2182) (2248:2248:2248))
        (PORT datab (1401:1401:1401) (1386:1386:1386))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (831:831:831) (894:894:894))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1073:1073:1073))
        (PORT datab (874:874:874) (934:934:934))
        (PORT datac (1345:1345:1345) (1329:1329:1329))
        (PORT datad (840:840:840) (901:901:901))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (727:727:727))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2310:2310:2310) (2275:2275:2275))
        (PORT datad (840:840:840) (901:901:901))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (499:499:499) (564:564:564))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2186:2186:2186) (2087:2087:2087))
        (PORT datab (2308:2308:2308) (2331:2331:2331))
        (PORT datac (244:244:244) (301:301:301))
        (PORT datad (254:254:254) (296:296:296))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (682:682:682) (673:673:673))
        (PORT datad (3812:3812:3812) (4116:4116:4116))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1144:1144:1144))
        (PORT datab (1133:1133:1133) (1185:1185:1185))
        (PORT datac (1108:1108:1108) (1156:1156:1156))
        (PORT datad (1066:1066:1066) (1119:1119:1119))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2183:2183:2183) (2083:2083:2083))
        (PORT datab (2302:2302:2302) (2324:2324:2324))
        (PORT datac (252:252:252) (310:310:310))
        (PORT datad (247:247:247) (289:289:289))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (737:737:737) (733:733:733))
        (PORT datad (3808:3808:3808) (4112:4112:4112))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1148:1148:1148))
        (PORT datab (1136:1136:1136) (1188:1188:1188))
        (PORT datac (1106:1106:1106) (1154:1154:1154))
        (PORT datad (1065:1065:1065) (1117:1117:1117))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2185:2185:2185) (2086:2086:2086))
        (PORT datab (2306:2306:2306) (2328:2328:2328))
        (PORT datac (247:247:247) (304:304:304))
        (PORT datad (251:251:251) (294:294:294))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (697:697:697) (697:697:697))
        (PORT datad (3809:3809:3809) (4112:4112:4112))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1149:1149:1149))
        (PORT datab (1137:1137:1137) (1190:1190:1190))
        (PORT datac (1106:1106:1106) (1154:1154:1154))
        (PORT datad (1065:1065:1065) (1117:1117:1117))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2186:2186:2186) (2087:2087:2087))
        (PORT datab (2307:2307:2307) (2330:2330:2330))
        (PORT datac (245:245:245) (302:302:302))
        (PORT datad (253:253:253) (296:296:296))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (707:707:707) (695:695:695))
        (PORT datad (3808:3808:3808) (4111:4111:4111))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1142:1142:1142))
        (PORT datab (1131:1131:1131) (1182:1182:1182))
        (PORT datac (1108:1108:1108) (1156:1156:1156))
        (PORT datad (1067:1067:1067) (1119:1119:1119))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2184:2184:2184) (2085:2085:2085))
        (PORT datab (2304:2304:2304) (2325:2325:2325))
        (PORT datac (250:250:250) (307:307:307))
        (PORT datad (249:249:249) (291:291:291))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (236:236:236) (272:272:272))
        (PORT datac (704:704:704) (690:690:690))
        (PORT datad (3812:3812:3812) (4116:4116:4116))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1143:1143:1143))
        (PORT datab (1132:1132:1132) (1183:1183:1183))
        (PORT datac (1108:1108:1108) (1156:1156:1156))
        (PORT datad (1067:1067:1067) (1119:1119:1119))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2182:2182:2182) (2082:2082:2082))
        (PORT datab (2301:2301:2301) (2322:2322:2322))
        (PORT datac (253:253:253) (312:312:312))
        (PORT datad (246:246:246) (288:288:288))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (679:679:679) (668:668:668))
        (PORT datad (3811:3811:3811) (4115:4115:4115))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1146:1146:1146))
        (PORT datac (1107:1107:1107) (1154:1154:1154))
        (PORT datad (1066:1066:1066) (1118:1118:1118))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2183:2183:2183) (2084:2084:2084))
        (PORT datab (2303:2303:2303) (2324:2324:2324))
        (PORT datac (251:251:251) (309:309:309))
        (PORT datad (248:248:248) (290:290:290))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX1_out\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (3861:3861:3861) (4161:4161:4161))
        (PORT datac (666:666:666) (655:655:655))
        (PORT datad (1086:1086:1086) (1142:1142:1142))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4791:4791:4791) (5096:5096:5096))
        (PORT datab (4550:4550:4550) (4902:4902:4902))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1165:1165:1165))
        (PORT datab (3883:3883:3883) (4172:4172:4172))
        (PORT datac (800:800:800) (849:849:849))
        (PORT datad (726:726:726) (733:733:733))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4473:4473:4473) (4753:4753:4753))
        (PORT datab (5393:5393:5393) (5707:5707:5707))
        (PORT datac (278:278:278) (358:358:358))
        (PORT datad (279:279:279) (352:352:352))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5423:5423:5423) (5710:5710:5710))
        (PORT datab (704:704:704) (743:743:743))
        (PORT datac (795:795:795) (853:853:853))
        (PORT datad (401:401:401) (405:405:405))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4349:4349:4349) (4615:4615:4615))
        (PORT datac (207:207:207) (239:239:239))
        (PORT datad (721:721:721) (724:724:724))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2283:2283:2283))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5369:5369:5369) (5602:5602:5602))
        (PORT datab (5555:5555:5555) (5900:5900:5900))
        (PORT datac (277:277:277) (357:357:357))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4271:4271:4271) (4612:4612:4612))
        (PORT datab (774:774:774) (823:823:823))
        (PORT datac (648:648:648) (694:694:694))
        (PORT datad (630:630:630) (612:612:612))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4269:4269:4269) (4610:4610:4610))
        (PORT datab (5340:5340:5340) (5699:5699:5699))
        (PORT datac (278:278:278) (359:359:359))
        (PORT datad (702:702:702) (737:737:737))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4889:4889:4889) (5218:5218:5218))
        (PORT datab (779:779:779) (823:823:823))
        (PORT datac (986:986:986) (1025:1025:1025))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4433:4433:4433) (4747:4747:4747))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (380:380:380) (378:378:378))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2303:2303:2303))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4890:4890:4890) (5220:5220:5220))
        (PORT datab (4572:4572:4572) (4855:4855:4855))
        (PORT datad (732:732:732) (780:780:780))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (542:542:542))
        (PORT datab (5336:5336:5336) (5695:5695:5695))
        (PORT datac (1058:1058:1058) (1093:1093:1093))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4793:4793:4793) (5097:5097:5097))
        (PORT datab (4552:4552:4552) (4904:4904:4904))
        (PORT datad (301:301:301) (372:372:372))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (808:808:808))
        (PORT datab (779:779:779) (807:807:807))
        (PORT datac (4221:4221:4221) (4566:4566:4566))
        (PORT datad (980:980:980) (968:968:968))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4432:4432:4432) (4747:4747:4747))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2303:2303:2303))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5369:5369:5369) (5602:5602:5602))
        (PORT datab (5555:5555:5555) (5901:5901:5901))
        (PORT datad (278:278:278) (350:350:350))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (597:597:597))
        (PORT datab (4573:4573:4573) (4856:4856:4856))
        (PORT datac (741:741:741) (782:782:782))
        (PORT datad (672:672:672) (655:655:655))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4888:4888:4888) (5217:5217:5217))
        (PORT datab (317:317:317) (406:406:406))
        (PORT datac (4223:4223:4223) (4568:4568:4568))
        (PORT datad (760:760:760) (785:785:785))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4892:4892:4892) (5222:5222:5222))
        (PORT datab (520:520:520) (576:576:576))
        (PORT datac (1239:1239:1239) (1257:1257:1257))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux7\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4432:4432:4432) (4746:4746:4746))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (379:379:379) (385:385:385))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2303:2303:2303))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (933:933:933))
        (PORT datab (1170:1170:1170) (1234:1234:1234))
        (PORT datac (814:814:814) (879:879:879))
        (PORT datad (1044:1044:1044) (1085:1085:1085))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2497:2497:2497) (2585:2585:2585))
        (PORT datab (2791:2791:2791) (2698:2698:2698))
        (PORT datac (1806:1806:1806) (1725:1725:1725))
        (PORT datad (2604:2604:2604) (2591:2591:2591))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2488:2488:2488) (2575:2575:2575))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (2024:2024:2024) (2029:2029:2029))
        (PORT datad (1727:1727:1727) (1702:1702:1702))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1657:1657:1657) (1648:1648:1648))
        (PORT datab (2965:2965:2965) (2931:2931:2931))
        (PORT datac (1439:1439:1439) (1353:1353:1353))
        (PORT datad (2721:2721:2721) (2781:2781:2781))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2212:2212:2212) (2198:2198:2198))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1292:1292:1292) (1262:1262:1262))
        (PORT datad (2924:2924:2924) (2895:2895:2895))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datac (749:749:749) (750:750:750))
        (PORT datad (3436:3436:3436) (3461:3461:3461))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1672:1672:1672) (1678:1678:1678))
        (PORT datab (2970:2970:2970) (2938:2938:2938))
        (PORT datac (756:756:756) (744:744:744))
        (PORT datad (2718:2718:2718) (2778:2778:2778))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (757:757:757))
        (PORT datab (1673:1673:1673) (1634:1634:1634))
        (PORT datac (2443:2443:2443) (2537:2537:2537))
        (PORT datad (2602:2602:2602) (2543:2543:2543))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2495:2495:2495) (2583:2583:2583))
        (PORT datab (774:774:774) (763:763:763))
        (PORT datac (729:729:729) (720:720:720))
        (PORT datad (2605:2605:2605) (2593:2593:2593))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2639:2639:2639) (2643:2643:2643))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (1425:1425:1425) (1405:1405:1405))
        (PORT datad (4526:4526:4526) (4386:4386:4386))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (3482:3482:3482) (3504:3504:3504))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (887:887:887))
        (PORT datab (2137:2137:2137) (2079:2079:2079))
        (PORT datac (2379:2379:2379) (2466:2466:2466))
        (PORT datad (2904:2904:2904) (2888:2888:2888))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2419:2419:2419) (2515:2515:2515))
        (PORT datab (1763:1763:1763) (1807:1807:1807))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (2643:2643:2643) (2599:2599:2599))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1442:1442:1442))
        (PORT datab (1697:1697:1697) (1669:1669:1669))
        (PORT datac (2388:2388:2388) (2476:2476:2476))
        (PORT datad (2912:2912:2912) (2898:2898:2898))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2209:2209:2209) (2156:2156:2156))
        (PORT datab (2950:2950:2950) (2929:2929:2929))
        (PORT datac (1580:1580:1580) (1556:1556:1556))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2950:2950:2950) (3018:3018:3018))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1109:1109:1109))
        (PORT datab (3127:3127:3127) (3123:3123:3123))
        (PORT datac (3019:3019:3019) (3123:3123:3123))
        (PORT datad (3174:3174:3174) (3067:3067:3067))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (3416:3416:3416) (3365:3365:3365))
        (PORT datac (3022:3022:3022) (3127:3127:3127))
        (PORT datad (1354:1354:1354) (1345:1345:1345))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3079:3079:3079) (3178:3178:3178))
        (PORT datab (1142:1142:1142) (1135:1135:1135))
        (PORT datac (1060:1060:1060) (1058:1058:1058))
        (PORT datad (3073:3073:3073) (3072:3072:3072))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (769:769:769))
        (PORT datab (1768:1768:1768) (1795:1795:1795))
        (PORT datac (200:200:200) (231:231:231))
        (PORT datad (3073:3073:3073) (3073:3073:3073))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3791:3791:3791) (3817:3817:3817))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2647:2647:2647) (2606:2606:2606))
        (PORT datab (2824:2824:2824) (2700:2700:2700))
        (PORT datac (2272:2272:2272) (2263:2263:2263))
        (PORT datad (2024:2024:2024) (2033:2033:2033))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (697:697:697) (707:707:707))
        (PORT datac (708:708:708) (709:709:709))
        (PORT datad (3808:3808:3808) (4111:4111:4111))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2650:2650:2650) (2610:2610:2610))
        (PORT datab (2825:2825:2825) (2701:2701:2701))
        (PORT datac (2269:2269:2269) (2261:2261:2261))
        (PORT datad (2027:2027:2027) (2036:2036:2036))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (934:934:934))
        (PORT datab (1170:1170:1170) (1235:1235:1235))
        (PORT datac (815:815:815) (880:880:880))
        (PORT datad (1045:1045:1045) (1086:1086:1086))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (420:420:420))
        (PORT datab (4182:4182:4182) (4456:4456:4456))
        (PORT datac (373:373:373) (376:376:376))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2644:2644:2644) (2603:2603:2603))
        (PORT datab (2823:2823:2823) (2699:2699:2699))
        (PORT datac (2273:2273:2273) (2265:2265:2265))
        (PORT datad (2023:2023:2023) (2031:2031:2031))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (931:931:931))
        (PORT datab (1168:1168:1168) (1232:1232:1232))
        (PORT datac (812:812:812) (877:877:877))
        (PORT datad (1044:1044:1044) (1084:1084:1084))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datac (4427:4427:4427) (4731:4731:4731))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2654:2654:2654) (2615:2615:2615))
        (PORT datab (2826:2826:2826) (2703:2703:2703))
        (PORT datac (2266:2266:2266) (2257:2257:2257))
        (PORT datad (2030:2030:2030) (2040:2040:2040))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (931:931:931))
        (PORT datab (1169:1169:1169) (1233:1233:1233))
        (PORT datac (813:813:813) (877:877:877))
        (PORT datad (1044:1044:1044) (1085:1085:1085))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (4498:4498:4498) (4803:4803:4803))
        (PORT datac (408:408:408) (417:417:417))
        (PORT datad (401:401:401) (406:406:406))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2651:2651:2651) (2610:2610:2610))
        (PORT datab (2825:2825:2825) (2701:2701:2701))
        (PORT datac (2269:2269:2269) (2260:2260:2260))
        (PORT datad (2027:2027:2027) (2037:2037:2037))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (937:937:937))
        (PORT datab (1172:1172:1172) (1237:1237:1237))
        (PORT datac (817:817:817) (882:882:882))
        (PORT datad (1046:1046:1046) (1087:1087:1087))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (758:758:758))
        (PORT datab (3895:3895:3895) (4200:4200:4200))
        (PORT datac (725:725:725) (720:720:720))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2653:2653:2653) (2613:2613:2613))
        (PORT datab (2826:2826:2826) (2702:2702:2702))
        (PORT datac (2267:2267:2267) (2258:2258:2258))
        (PORT datad (2029:2029:2029) (2039:2039:2039))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (933:933:933))
        (PORT datab (1170:1170:1170) (1234:1234:1234))
        (PORT datac (814:814:814) (879:879:879))
        (PORT datad (1045:1045:1045) (1086:1086:1086))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (466:466:466))
        (PORT datab (4496:4496:4496) (4801:4801:4801))
        (PORT datad (400:400:400) (404:404:404))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1173:1173:1173) (1238:1238:1238))
        (PORT datac (826:826:826) (894:894:894))
        (PORT datad (1046:1046:1046) (1087:1087:1087))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2646:2646:2646) (2605:2605:2605))
        (PORT datab (2824:2824:2824) (2699:2699:2699))
        (PORT datac (2272:2272:2272) (2264:2264:2264))
        (PORT datad (2024:2024:2024) (2032:2032:2032))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX2_out\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4463:4463:4463) (4774:4774:4774))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (816:816:816) (882:882:882))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3075:3075:3075) (3173:3173:3173))
        (PORT datab (1707:1707:1707) (1667:1667:1667))
        (PORT datac (1093:1093:1093) (1036:1036:1036))
        (PORT datad (3075:3075:3075) (3075:3075:3075))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1397:1397:1397))
        (PORT datab (3123:3123:3123) (3119:3119:3119))
        (PORT datac (1859:1859:1859) (1767:1767:1767))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2646:2646:2646) (2651:2651:2651))
        (PORT datab (2266:2266:2266) (2255:2255:2255))
        (PORT datac (2435:2435:2435) (2527:2527:2527))
        (PORT datad (1741:1741:1741) (1652:1652:1652))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1692:1692:1692) (1657:1657:1657))
        (PORT datab (2987:2987:2987) (3088:3088:3088))
        (PORT datac (3015:3015:3015) (3118:3118:3118))
        (PORT datad (2311:2311:2311) (2274:2274:2274))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (3790:3790:3790) (3815:3815:3815))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (731:731:731))
        (PORT datab (486:486:486) (562:562:562))
        (PORT datac (1344:1344:1344) (1330:1330:1330))
        (PORT datad (275:275:275) (347:347:347))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (487:487:487) (563:563:563))
        (PORT datac (2008:2008:2008) (1977:1977:1977))
        (PORT datad (1054:1054:1054) (1050:1050:1050))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1756:1756:1756) (1735:1735:1735))
        (PORT datab (842:842:842) (895:895:895))
        (PORT datac (1072:1072:1072) (1058:1058:1058))
        (PORT datad (765:765:765) (817:817:817))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (2074:2074:2074) (2040:2040:2040))
        (PORT datac (1045:1045:1045) (1043:1043:1043))
        (PORT datad (796:796:796) (853:853:853))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (405:405:405))
        (PORT datac (683:683:683) (692:692:692))
        (PORT datad (731:731:731) (734:734:734))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1577:1577:1577) (1637:1637:1637))
        (PORT datab (1574:1574:1574) (1646:1646:1646))
        (PORT datac (2009:2009:2009) (1972:1972:1972))
        (PORT datad (1037:1037:1037) (1033:1033:1033))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1035:1035:1035) (1026:1026:1026))
        (PORT datac (1536:1536:1536) (1607:1607:1607))
        (PORT datad (1699:1699:1699) (1680:1680:1680))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (724:724:724))
        (PORT datab (1569:1569:1569) (1641:1641:1641))
        (PORT datac (1521:1521:1521) (1586:1586:1586))
        (PORT datad (1057:1057:1057) (1044:1044:1044))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (1498:1498:1498) (1482:1482:1482))
        (PORT datac (1529:1529:1529) (1595:1595:1595))
        (PORT datad (1669:1669:1669) (1654:1654:1654))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2774:2774:2774) (2822:2822:2822))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3068:3068:3068) (3165:3165:3165))
        (PORT datab (1155:1155:1155) (1150:1150:1150))
        (PORT datac (1684:1684:1684) (1661:1661:1661))
        (PORT datad (3080:3080:3080) (3082:3082:3082))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1828:1828:1828) (1878:1878:1878))
        (PORT datab (1121:1121:1121) (1112:1112:1112))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (3078:3078:3078) (3078:3078:3078))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (939:939:939))
        (PORT datab (837:837:837) (894:894:894))
        (PORT datac (1408:1408:1408) (1396:1396:1396))
        (PORT datad (1067:1067:1067) (1058:1058:1058))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (837:837:837) (894:894:894))
        (PORT datac (2062:2062:2062) (2042:2042:2042))
        (PORT datad (1672:1672:1672) (1652:1652:1652))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux5\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1935:1935:1935) (1947:1947:1947))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (285:285:285) (362:362:362))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2498:2498:2498) (2477:2477:2477))
        (PORT datab (280:280:280) (343:343:343))
        (PORT datac (1724:1724:1724) (1723:1723:1723))
        (PORT datad (249:249:249) (292:292:292))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (4462:4462:4462) (4735:4735:4735))
        (PORT datac (277:277:277) (357:357:357))
        (PORT datad (4277:4277:4277) (4614:4614:4614))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5198:5198:5198) (5456:5456:5456))
        (PORT datab (525:525:525) (570:570:570))
        (PORT datac (632:632:632) (617:617:617))
        (PORT datad (987:987:987) (1014:1014:1014))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5200:5200:5200) (5459:5459:5459))
        (PORT datab (4763:4763:4763) (5096:5096:5096))
        (PORT datad (829:829:829) (876:876:876))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4314:4314:4314) (4655:4655:4655))
        (PORT datab (824:824:824) (890:890:890))
        (PORT datac (1075:1075:1075) (1093:1093:1093))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (4945:4945:4945) (5214:5214:5214))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2336:2336:2336))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5197:5197:5197) (5456:5456:5456))
        (PORT datab (4766:4766:4766) (5099:5099:5099))
        (PORT datad (785:785:785) (838:838:838))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4311:4311:4311) (4651:4651:4651))
        (PORT datab (857:857:857) (905:905:905))
        (PORT datac (995:995:995) (1029:1029:1029))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5331:5331:5331) (5689:5689:5689))
        (PORT datab (4263:4263:4263) (4587:4587:4587))
        (PORT datac (277:277:277) (357:357:357))
        (PORT datad (279:279:279) (351:351:351))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5202:5202:5202) (5461:5461:5461))
        (PORT datab (974:974:974) (973:973:973))
        (PORT datac (1314:1314:1314) (1300:1300:1300))
        (PORT datad (899:899:899) (877:877:877))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (4946:4946:4946) (5214:5214:5214))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2336:2336:2336))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4218:4218:4218) (4546:4546:4546))
        (PORT datab (4269:4269:4269) (4609:4609:4609))
        (PORT datac (278:278:278) (359:359:359))
        (PORT datad (303:303:303) (375:375:375))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (944:944:944))
        (PORT datab (4767:4767:4767) (5100:5100:5100))
        (PORT datac (921:921:921) (935:935:935))
        (PORT datad (614:614:614) (599:599:599))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4790:4790:4790) (5094:5094:5094))
        (PORT datab (4549:4549:4549) (4901:4901:4901))
        (PORT datad (277:277:277) (348:348:348))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5195:5195:5195) (5453:5453:5453))
        (PORT datab (771:771:771) (801:801:801))
        (PORT datac (677:677:677) (713:713:713))
        (PORT datad (850:850:850) (810:810:810))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (4945:4945:4945) (5213:5213:5213))
        (PORT datac (206:206:206) (238:238:238))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2336:2336:2336))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5200:5200:5200) (5459:5459:5459))
        (PORT datab (4764:4764:4764) (5096:5096:5096))
        (PORT datad (685:685:685) (722:722:722))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4314:4314:4314) (4655:4655:4655))
        (PORT datab (1028:1028:1028) (1062:1062:1062))
        (PORT datac (484:484:484) (537:537:537))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4562:4562:4562) (4879:4879:4879))
        (PORT datab (4461:4461:4461) (4734:4734:4734))
        (PORT datac (284:284:284) (369:369:369))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5196:5196:5196) (5454:5454:5454))
        (PORT datab (524:524:524) (571:571:571))
        (PORT datac (995:995:995) (1031:1031:1031))
        (PORT datad (594:594:594) (584:584:584))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor\|reg_file\|Mux3\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (4945:4945:4945) (5213:5213:5213))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor\|reg_file\|Out_r\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2336:2336:2336))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1436:1436:1436) (1497:1497:1497))
        (PORT datab (1497:1497:1497) (1540:1540:1540))
        (PORT datac (1424:1424:1424) (1461:1461:1461))
        (PORT datad (1396:1396:1396) (1443:1443:1443))
        (IOPATH dataa combout (358:358:358) (360:360:360))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (3892:3892:3892) (4196:4196:4196))
        (PORT datac (679:679:679) (672:672:672))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2499:2499:2499) (2479:2479:2479))
        (PORT datab (282:282:282) (345:345:345))
        (PORT datac (1722:1722:1722) (1721:1721:1721))
        (PORT datad (249:249:249) (292:292:292))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1435:1435:1435) (1496:1496:1496))
        (PORT datab (1493:1493:1493) (1535:1535:1535))
        (PORT datac (1430:1430:1430) (1469:1469:1469))
        (PORT datad (1393:1393:1393) (1441:1441:1441))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (3897:3897:3897) (4202:4202:4202))
        (PORT datac (676:676:676) (668:668:668))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1495:1495:1495))
        (PORT datab (1491:1491:1491) (1533:1533:1533))
        (PORT datac (1431:1431:1431) (1470:1470:1470))
        (PORT datad (1392:1392:1392) (1440:1440:1440))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2501:2501:2501) (2480:2480:2480))
        (PORT datab (284:284:284) (348:348:348))
        (PORT datac (1719:1719:1719) (1717:1717:1717))
        (PORT datad (250:250:250) (293:293:293))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (3896:3896:3896) (4201:4201:4201))
        (PORT datad (702:702:702) (681:681:681))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1495:1495:1495))
        (PORT datab (1490:1490:1490) (1531:1531:1531))
        (PORT datac (1434:1434:1434) (1474:1474:1474))
        (PORT datad (1391:1391:1391) (1439:1439:1439))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2498:2498:2498) (2478:2478:2478))
        (PORT datab (281:281:281) (344:344:344))
        (PORT datac (1724:1724:1724) (1723:1723:1723))
        (PORT datad (249:249:249) (292:292:292))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (3897:3897:3897) (4202:4202:4202))
        (PORT datac (712:712:712) (701:701:701))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1495:1495:1495))
        (PORT datab (1490:1490:1490) (1532:1532:1532))
        (PORT datac (1433:1433:1433) (1472:1472:1472))
        (PORT datad (1392:1392:1392) (1439:1439:1439))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2502:2502:2502) (2481:2481:2481))
        (PORT datab (285:285:285) (349:349:349))
        (PORT datac (1718:1718:1718) (1716:1716:1716))
        (PORT datad (250:250:250) (293:293:293))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (3894:3894:3894) (4198:4198:4198))
        (PORT datac (671:671:671) (660:660:660))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1435:1435:1435) (1496:1496:1496))
        (PORT datab (1496:1496:1496) (1538:1538:1538))
        (PORT datac (1425:1425:1425) (1463:1463:1463))
        (PORT datad (1395:1395:1395) (1443:1443:1443))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2501:2501:2501) (2481:2481:2481))
        (PORT datab (285:285:285) (348:348:348))
        (PORT datac (1718:1718:1718) (1717:1717:1717))
        (PORT datad (250:250:250) (293:293:293))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (3893:3893:3893) (4197:4197:4197))
        (PORT datac (697:697:697) (683:683:683))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2499:2499:2499) (2478:2478:2478))
        (PORT datab (281:281:281) (344:344:344))
        (PORT datac (1723:1723:1723) (1722:1722:1722))
        (PORT datad (249:249:249) (292:292:292))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1495:1495:1495) (1537:1537:1537))
        (PORT datac (1426:1426:1426) (1464:1464:1464))
        (PORT datad (1395:1395:1395) (1442:1442:1442))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE HEX3_out\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1435:1435:1435) (1496:1496:1496))
        (PORT datab (3893:3893:3893) (4198:4198:4198))
        (PORT datac (695:695:695) (692:692:692))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1425:1425:1425))
        (PORT datab (1375:1375:1375) (1427:1427:1427))
        (PORT datac (1316:1316:1316) (1341:1341:1341))
        (PORT datad (1162:1162:1162) (1230:1230:1230))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1390:1390:1390))
        (PORT datab (1316:1316:1316) (1337:1337:1337))
        (PORT datac (1133:1133:1133) (1189:1189:1189))
        (PORT datad (1331:1331:1331) (1357:1357:1357))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1241:1241:1241))
        (PORT datab (951:951:951) (1036:1036:1036))
        (PORT datac (1105:1105:1105) (1150:1150:1150))
        (PORT datad (1156:1156:1156) (1220:1220:1220))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1243:1243:1243))
        (PORT datab (950:950:950) (1035:1035:1035))
        (PORT datac (1106:1106:1106) (1152:1152:1152))
        (PORT datad (1154:1154:1154) (1218:1218:1218))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1242:1242:1242))
        (PORT datab (950:950:950) (1035:1035:1035))
        (PORT datac (1106:1106:1106) (1152:1152:1152))
        (PORT datad (1155:1155:1155) (1218:1218:1218))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1426:1426:1426))
        (PORT datab (1380:1380:1380) (1432:1432:1432))
        (PORT datac (1321:1321:1321) (1346:1346:1346))
        (PORT datad (1155:1155:1155) (1220:1220:1220))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp1\|HEX0\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1425:1425:1425))
        (PORT datab (1375:1375:1375) (1426:1426:1426))
        (PORT datac (1315:1315:1315) (1340:1340:1340))
        (PORT datad (1164:1164:1164) (1232:1232:1232))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE state_disp2\|SYNTHESIZED_WIRE_25)
    (DELAY
      (ABSOLUTE
        (PORT datac (4608:4608:4608) (4712:4712:4712))
        (PORT datad (4112:4112:4112) (4240:4240:4240))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
)
