#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000a4cda0 .scope module, "main" "main" 2 7;
 .timescale 0 0;
v0000000000c79aa0_0 .net "A_O", 31 0, L_0000000000c80d00;  1 drivers
v0000000000c7a220_0 .var "Address", 31 0;
v0000000000c78f60_0 .net "C", 0 0, v0000000000c79320_0;  1 drivers
v0000000000c79780_0 .net "C_U_out", 6 0, L_0000000000c7efa0;  1 drivers
v0000000000c7a2c0_0 .net "DO", 31 0, v0000000000c6c140_0;  1 drivers
v0000000000c78ec0_0 .net "DO_CU", 31 0, v0000000000c0e920_0;  1 drivers
v0000000000c791e0_0 .net "Data_RAM_Out", 31 0, v0000000000c68c20_0;  1 drivers
v0000000000c79e60_0 .net "EX_ALU_OP", 3 0, v0000000000bbe030_0;  1 drivers
v0000000000c7a360_0 .net "EX_Bit11_0", 31 0, v0000000000bbe0d0_0;  1 drivers
v0000000000c79140_0 .net "EX_Bit15_12", 3 0, v0000000000bbe210_0;  1 drivers
v0000000000c7a400_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000bfacb0;  1 drivers
v0000000000c7a4a0_0 .net "EX_RF_Enable", 0 0, v0000000000bbe490_0;  1 drivers
v0000000000c79000_0 .net "EX_Shift_imm", 0 0, v0000000000bbf070_0;  1 drivers
v0000000000c793c0_0 .net "EX_addresing_modes", 7 0, v0000000000bbf2f0_0;  1 drivers
v0000000000c79460_0 .net "EX_load_instr", 0 0, v0000000000bbe530_0;  1 drivers
v0000000000c79820_0 .net "EX_mem_read_write", 0 0, v0000000000bbe670_0;  1 drivers
v0000000000c798c0_0 .net "EX_mem_size", 0 0, v0000000000bbe850_0;  1 drivers
v0000000000c79b40_0 .net "ID_B_instr", 0 0, L_0000000000bfae70;  1 drivers
v0000000000c79be0_0 .net "ID_Bit11_0", 11 0, v0000000000c0f1e0_0;  1 drivers
v0000000000c78380_0 .net "ID_Bit15_12", 3 0, v0000000000c0ffa0_0;  1 drivers
v0000000000c77700_0 .net "ID_Bit19_16", 3 0, v0000000000c10540_0;  1 drivers
v0000000000c768a0_0 .net "ID_Bit23_0", 23 0, v0000000000c10040_0;  1 drivers
v0000000000c78920_0 .net "ID_Bit31_28", 3 0, v0000000000c0f280_0;  1 drivers
v0000000000c784c0_0 .net "ID_Bit3_0", 3 0, v0000000000c0f6e0_0;  1 drivers
v0000000000c78240_0 .net "ID_CU", 6 0, L_0000000000bfb960;  1 drivers
o0000000000c15f58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000c78d80_0 .net "ID_addresing_modes", 7 0, o0000000000c15f58;  0 drivers
v0000000000c76940_0 .net "ID_mem_read_write", 0 0, L_0000000000bfaee0;  1 drivers
o0000000000c15fb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c76620_0 .net "ID_mem_size", 0 0, o0000000000c15fb8;  0 drivers
o0000000000c16528 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c76f80_0 .net "IF_ID_Load", 0 0, o0000000000c16528;  0 drivers
v0000000000c78420_0 .net "IF_ID_load", 0 0, v0000000000c675a0_0;  1 drivers
v0000000000c77020_0 .net "MEM_A_O", 31 0, v0000000000bcc450_0;  1 drivers
v0000000000c773e0_0 .net "MEM_Bit15_12", 3 0, v0000000000bcc770_0;  1 drivers
v0000000000c78ce0_0 .net "MEM_MUX3", 31 0, v0000000000bcd030_0;  1 drivers
v0000000000c78740_0 .net "MEM_RF_Enable", 0 0, v0000000000bcd210_0;  1 drivers
o0000000000c186b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c769e0_0 .net "MEM_load", 0 0, o0000000000c186b8;  0 drivers
v0000000000c787e0_0 .net "MEM_load_instr", 0 0, v0000000000bcc4f0_0;  1 drivers
v0000000000c77520_0 .net "MEM_mem_read_write", 0 0, v0000000000bcd2b0_0;  1 drivers
v0000000000c77b60_0 .net "MEM_mem_size", 0 0, v0000000000bcc590_0;  1 drivers
v0000000000c77160_0 .net "MUX1_signal", 1 0, v0000000000c68400_0;  1 drivers
v0000000000c76c60_0 .net "MUX2_signal", 1 0, v0000000000c67b40_0;  1 drivers
v0000000000c78880_0 .net "MUX3_signal", 1 0, v0000000000c69080_0;  1 drivers
v0000000000c78600_0 .net "MUXControlUnit_signal", 0 0, v0000000000c68b80_0;  1 drivers
v0000000000c77fc0_0 .net "M_O", 31 0, L_0000000000bfb500;  1 drivers
v0000000000c77c00_0 .net "Next_PC", 31 0, v0000000000c0fb40_0;  1 drivers
v0000000000c772a0_0 .net "PA", 31 0, v0000000000c713c0_0;  1 drivers
v0000000000c766c0_0 .net "PB", 31 0, v0000000000c71a00_0;  1 drivers
v0000000000c77840_0 .net "PC4", 31 0, L_0000000000c808a0;  1 drivers
v0000000000c76760_0 .net "PCI", 31 0, L_0000000000bfbab0;  1 drivers
v0000000000c77d40_0 .net "PCIN", 31 0, L_0000000000bfb6c0;  1 drivers
v0000000000c770c0_0 .net "PCO", 31 0, L_0000000000bfc370;  1 drivers
v0000000000c789c0_0 .net "PC_RF_ld", 0 0, v0000000000c68360_0;  1 drivers
v0000000000c777a0_0 .net "PCin", 31 0, L_0000000000bfb880;  1 drivers
v0000000000c76800_0 .net "PD", 31 0, v0000000000c70d80_0;  1 drivers
v0000000000c782e0_0 .net "PW", 31 0, L_0000000000bfc3e0;  1 drivers
o0000000000c1a1e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c77660_0 .net "RFLd", 0 0, o0000000000c1a1e8;  0 drivers
v0000000000c78560_0 .var "Reset", 0 0;
L_0000000000c825f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000c786a0_0 .net "S", 0 0, L_0000000000c825f8;  1 drivers
o0000000000c1a968 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000c78a60_0 .net "SD", 3 0, o0000000000c1a968;  0 drivers
v0000000000c778e0_0 .net "SEx4_out", 31 0, L_0000000000bfb0a0;  1 drivers
v0000000000c77200_0 .net "SSE_out", 31 0, v0000000000c790a0_0;  1 drivers
o0000000000c17c98 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c76a80_0 .net "Size", 0 0, o0000000000c17c98;  0 drivers
v0000000000c77e80_0 .net "TA", 31 0, L_0000000000c7f180;  1 drivers
v0000000000c76d00_0 .net "WB_A_O", 31 0, v0000000000c0f0a0_0;  1 drivers
v0000000000c78b00_0 .net "WB_Bit15_12", 3 0, v0000000000c0f320_0;  1 drivers
o0000000000c1a188 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000c78ba0_0 .net "WB_Bit15_12_out", 3 0, o0000000000c1a188;  0 drivers
v0000000000c78c40_0 .net "WB_Data_RAM_Out", 31 0, v0000000000c0f460_0;  1 drivers
v0000000000c775c0_0 .net "WB_RF_Enable", 0 0, v0000000000c0ef60_0;  1 drivers
v0000000000c77340_0 .net "WB_load_instr", 0 0, v0000000000c105e0_0;  1 drivers
v0000000000c76b20_0 .var/2u *"_ivl_14", 31 0; Local signal
v0000000000c76bc0_0 .net "asserted", 0 0, L_0000000000bfc4c0;  1 drivers
v0000000000c76da0_0 .net "cc_alu_1", 3 0, L_0000000000c80800;  1 drivers
v0000000000c77de0_0 .net "cc_alu_2", 3 0, L_0000000000c804e0;  1 drivers
v0000000000c77480_0 .net "cc_main_alu_out", 3 0, L_0000000000c7f720;  1 drivers
v0000000000c76e40_0 .net "cc_out", 3 0, v0000000000c0f960_0;  1 drivers
v0000000000c77f20_0 .net "choose_ta_r_nop", 0 0, v0000000000bcdfd0_0;  1 drivers
v0000000000c76ee0_0 .var "clk", 0 0;
v0000000000c77980_0 .var/i "code", 31 0;
v0000000000c77a20_0 .var "data", 31 0;
v0000000000c78060_0 .var/i "file", 31 0;
v0000000000c77ca0_0 .net "mux_out_1", 31 0, L_0000000000bfb420;  1 drivers
v0000000000c77ac0_0 .net "mux_out_1_A", 31 0, v0000000000babfe0_0;  1 drivers
v0000000000c78100_0 .net "mux_out_2", 31 0, L_0000000000bfb7a0;  1 drivers
v0000000000c781a0_0 .net "mux_out_2_B", 31 0, v0000000000c0ee20_0;  1 drivers
v0000000000c7e8c0_0 .net "mux_out_3", 31 0, L_0000000000bfb8f0;  1 drivers
v0000000000c7fae0_0 .net "mux_out_3_C", 31 0, v0000000000c104a0_0;  1 drivers
S_0000000000a4cf30 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 460, 2 841 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "asserted";
L_0000000000bfc4c0 .functor BUFZ 1, v0000000000bce070_0, C4<0>, C4<0>, C4<0>;
v0000000000bcdd50_0 .net "asserted", 0 0, L_0000000000bfc4c0;  alias, 1 drivers
v0000000000bce070_0 .var "assrt", 0 0;
v0000000000bcdb70_0 .var/i "c", 31 0;
v0000000000bcddf0_0 .net "cc_in", 3 0, v0000000000c0f960_0;  alias, 1 drivers
v0000000000bccef0_0 .net "clk", 0 0, v0000000000c76ee0_0;  1 drivers
v0000000000bcde90_0 .net "instr_condition", 3 0, v0000000000c0f280_0;  alias, 1 drivers
v0000000000bcdf30_0 .var/i "n", 31 0;
v0000000000bcca90_0 .var/i "v", 31 0;
v0000000000bcc9f0_0 .var/i "z", 31 0;
E_0000000000be1af0 .event posedge, v0000000000bccef0_0;
S_0000000000a4d0c0 .scope module, "Condition_Handler" "Condition_Handler" 2 472, 2 998 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000bccbd0_0 .net "asserted", 0 0, L_0000000000bfc4c0;  alias, 1 drivers
v0000000000bcd670_0 .net "b_instr", 0 0, L_0000000000bfae70;  alias, 1 drivers
v0000000000bcdfd0_0 .var "choose_ta_r_nop", 0 0;
E_0000000000be3070 .event edge, v0000000000bcdd50_0, v0000000000bcd670_0;
S_0000000000a4f690 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 486, 2 1115 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
v0000000000bcc8b0_0 .net "A_O", 31 0, L_0000000000c80d00;  alias, 1 drivers
v0000000000bcc950_0 .net "EX_Bit15_12", 3 0, v0000000000bbe210_0;  alias, 1 drivers
v0000000000bcd850_0 .net "EX_RF_instr", 0 0, v0000000000bbe490_0;  alias, 1 drivers
v0000000000bce110_0 .net "EX_load_instr", 0 0, v0000000000bbe530_0;  alias, 1 drivers
v0000000000bccc70_0 .net "EX_mem_read_write", 0 0, v0000000000bbe670_0;  alias, 1 drivers
v0000000000bccb30_0 .net "EX_mem_size", 0 0, v0000000000bbe850_0;  alias, 1 drivers
v0000000000bcc450_0 .var "MEM_A_O", 31 0;
v0000000000bcc770_0 .var "MEM_Bit15_12", 3 0;
v0000000000bcd030_0 .var "MEM_MUX3", 31 0;
v0000000000bcd210_0 .var "MEM_RF_Enable", 0 0;
v0000000000bcc4f0_0 .var "MEM_load_instr", 0 0;
v0000000000bcd2b0_0 .var "MEM_mem_read_write", 0 0;
v0000000000bcc590_0 .var "MEM_mem_size", 0 0;
v0000000000bcd3f0_0 .net "cc_main_alu_out", 3 0, L_0000000000c7f720;  alias, 1 drivers
v0000000000bcc630_0 .net "clk", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000bcc6d0_0 .net "mux_out_3_C", 31 0, v0000000000c104a0_0;  alias, 1 drivers
S_0000000000a4f820 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 368, 2 1073 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 7 "ID_CU";
    .port_info 17 /INPUT 12 "ID_Bit11_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "ID_mem_size";
    .port_info 20 /INPUT 1 "ID_mem_read_write";
    .port_info 21 /INPUT 1 "clk";
v0000000000bbe030_0 .var "EX_ALU_OP", 3 0;
v0000000000bbe0d0_0 .var "EX_Bit11_0", 31 0;
v0000000000bbe210_0 .var "EX_Bit15_12", 3 0;
v0000000000bbe490_0 .var "EX_RF_instr", 0 0;
v0000000000bbf070_0 .var "EX_Shift_imm", 0 0;
v0000000000bbf2f0_0 .var "EX_addresing_modes", 7 0;
v0000000000bbe530_0 .var "EX_load_instr", 0 0;
v0000000000bbe670_0 .var "EX_mem_read_write", 0 0;
v0000000000bbe850_0 .var "EX_mem_size", 0 0;
v0000000000bbeb70_0 .net "ID_Bit11_0", 11 0, v0000000000c0f1e0_0;  alias, 1 drivers
v0000000000bbf390_0 .net "ID_Bit15_12", 3 0, v0000000000c0ffa0_0;  alias, 1 drivers
v0000000000bbf570_0 .net "ID_CU", 6 0, L_0000000000c7efa0;  alias, 1 drivers
v0000000000bbf890_0 .net "ID_addresing_modes", 7 0, o0000000000c15f58;  alias, 0 drivers
v0000000000bbf930_0 .net "ID_mem_read_write", 0 0, L_0000000000bfaee0;  alias, 1 drivers
v0000000000bbf9d0_0 .net "ID_mem_size", 0 0, o0000000000c15fb8;  alias, 0 drivers
v0000000000aa44e0_0 .net "clk", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000aa4760_0 .net "mux_out_1", 31 0, L_0000000000bfb420;  alias, 1 drivers
v0000000000babfe0_0 .var "mux_out_1_A", 31 0;
v0000000000c0e880_0 .net "mux_out_2", 31 0, L_0000000000bfb7a0;  alias, 1 drivers
v0000000000c0ee20_0 .var "mux_out_2_B", 31 0;
v0000000000c0fdc0_0 .net "mux_out_3", 31 0, L_0000000000bfb8f0;  alias, 1 drivers
v0000000000c104a0_0 .var "mux_out_3_C", 31 0;
S_0000000000a4f9b0 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 176, 2 1011 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 12 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
v0000000000c0ea60_0 .net "DataOut", 31 0, v0000000000c6c140_0;  alias, 1 drivers
v0000000000c0eec0_0 .net "Hazard_Unit_Ld", 0 0, o0000000000c16528;  alias, 0 drivers
v0000000000c0f1e0_0 .var "ID_Bit11_0", 11 0;
v0000000000c0ffa0_0 .var "ID_Bit15_12", 3 0;
v0000000000c10540_0 .var "ID_Bit19_16", 3 0;
v0000000000c10040_0 .var "ID_Bit23_0", 23 0;
v0000000000c0e920_0 .var "ID_Bit31_0", 31 0;
v0000000000c0f280_0 .var "ID_Bit31_28", 3 0;
v0000000000c0f6e0_0 .var "ID_Bit3_0", 3 0;
v0000000000c0fb40_0 .var "ID_Next_PC", 31 0;
v0000000000c10180_0 .net "PC4", 31 0, L_0000000000c808a0;  alias, 1 drivers
v0000000000c0f500_0 .net "Reset", 0 0, v0000000000c78560_0;  1 drivers
v0000000000c0fe60_0 .net "clk", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000c0e9c0_0 .net "nop", 0 0, v0000000000bcdfd0_0;  alias, 1 drivers
S_0000000000a473c0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 541, 2 1139 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
v0000000000c0eb00_0 .net "MEM_RF_Enable", 0 0, v0000000000bcd210_0;  alias, 1 drivers
v0000000000c0f140_0 .net "MEM_load_instr", 0 0, v0000000000bcc4f0_0;  alias, 1 drivers
v0000000000c0ef60_0 .var "WB_RF_Enable", 0 0;
v0000000000c105e0_0 .var "WB_load_instr", 0 0;
v0000000000c0ff00_0 .net "alu_out", 31 0, v0000000000bcc450_0;  alias, 1 drivers
v0000000000c0f3c0_0 .net "bit15_12", 3 0, v0000000000bcc770_0;  alias, 1 drivers
v0000000000c0f000_0 .net "clk", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000c0eba0_0 .net "data_r_out", 31 0, v0000000000c68c20_0;  alias, 1 drivers
v0000000000c0f0a0_0 .var "wb_alu_out", 31 0;
v0000000000c0f320_0 .var "wb_bit15_12", 3 0;
v0000000000c0f460_0 .var "wb_data_r_out", 31 0;
S_0000000000a47550 .scope module, "Status_register" "Status_register" 2 201, 2 799 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000c0f5a0_0 .net "S", 0 0, L_0000000000c825f8;  alias, 1 drivers
v0000000000c0f640_0 .net "cc_in", 3 0, L_0000000000c7f720;  alias, 1 drivers
v0000000000c0f960_0 .var "cc_out", 3 0;
v0000000000c0f780_0 .net "clk", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
S_0000000000a822e0 .scope module, "alu_1" "alu" 2 157, 3 4 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c0ec40_0 .net "A", 31 0, L_0000000000bfc370;  alias, 1 drivers
v0000000000c100e0_0 .net "Alu_Out", 3 0, L_0000000000c80800;  alias, 1 drivers
L_0000000000c82688 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000c10220_0 .net "B", 31 0, L_0000000000c82688;  1 drivers
L_0000000000c82718 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c0f820_0 .net "Cin", 0 0, L_0000000000c82718;  1 drivers
L_0000000000c826d0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c102c0_0 .net "OPS", 3 0, L_0000000000c826d0;  1 drivers
v0000000000c0fbe0_0 .var "OPS_result", 32 0;
v0000000000c10360_0 .net "S", 31 0, L_0000000000c808a0;  alias, 1 drivers
v0000000000c10400_0 .net *"_ivl_11", 0 0, L_0000000000c7ec80;  1 drivers
v0000000000c10680_0 .net *"_ivl_16", 0 0, L_0000000000c7f220;  1 drivers
v0000000000c10720_0 .net *"_ivl_3", 0 0, L_0000000000c809e0;  1 drivers
v0000000000c0ece0_0 .net *"_ivl_7", 0 0, L_0000000000c7f360;  1 drivers
v0000000000c0ed80_0 .var/i "ol", 31 0;
v0000000000c0fd20_0 .var/i "tc", 31 0;
v0000000000c0f8c0_0 .var/i "tn", 31 0;
v0000000000c0fa00_0 .var/i "tv", 31 0;
v0000000000c0faa0_0 .var/i "tz", 31 0;
E_0000000000be3830/0 .event edge, v0000000000c102c0_0, v0000000000c0ec40_0, v0000000000c10220_0, v0000000000c0f820_0;
E_0000000000be3830/1 .event edge, v0000000000c0fbe0_0, v0000000000c0ed80_0;
E_0000000000be3830 .event/or E_0000000000be3830/0, E_0000000000be3830/1;
L_0000000000c809e0 .part v0000000000c0f8c0_0, 0, 1;
L_0000000000c7f360 .part v0000000000c0faa0_0, 0, 1;
L_0000000000c7ec80 .part v0000000000c0fd20_0, 0, 1;
L_0000000000c80800 .concat8 [ 1 1 1 1], L_0000000000c7f220, L_0000000000c7ec80, L_0000000000c7f360, L_0000000000c809e0;
L_0000000000c7f220 .part v0000000000c0fa00_0, 0, 1;
L_0000000000c808a0 .part v0000000000c0fbe0_0, 0, 32;
S_0000000000a82470 .scope module, "alu_2" "alu" 2 226, 3 4 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c0fc80_0 .net "A", 31 0, L_0000000000bfb0a0;  alias, 1 drivers
v0000000000c65e50_0 .net "Alu_Out", 3 0, L_0000000000c804e0;  alias, 1 drivers
v0000000000c65ef0_0 .net "B", 31 0, v0000000000c0fb40_0;  alias, 1 drivers
L_0000000000c827a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c66fd0_0 .net "Cin", 0 0, L_0000000000c827a8;  1 drivers
L_0000000000c82760 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c65bd0_0 .net "OPS", 3 0, L_0000000000c82760;  1 drivers
v0000000000c66170_0 .var "OPS_result", 32 0;
v0000000000c65a90_0 .net "S", 31 0, L_0000000000c7f180;  alias, 1 drivers
v0000000000c66f30_0 .net *"_ivl_11", 0 0, L_0000000000c7f2c0;  1 drivers
v0000000000c66c10_0 .net *"_ivl_16", 0 0, L_0000000000c80300;  1 drivers
v0000000000c67250_0 .net *"_ivl_3", 0 0, L_0000000000c80760;  1 drivers
v0000000000c66cb0_0 .net *"_ivl_7", 0 0, L_0000000000c80620;  1 drivers
v0000000000c65590_0 .var/i "ol", 31 0;
v0000000000c65f90_0 .var/i "tc", 31 0;
v0000000000c66210_0 .var/i "tn", 31 0;
v0000000000c65810_0 .var/i "tv", 31 0;
v0000000000c668f0_0 .var/i "tz", 31 0;
E_0000000000be3770/0 .event edge, v0000000000c65bd0_0, v0000000000c0fc80_0, v0000000000c0fb40_0, v0000000000c66fd0_0;
E_0000000000be3770/1 .event edge, v0000000000c66170_0, v0000000000c65590_0;
E_0000000000be3770 .event/or E_0000000000be3770/0, E_0000000000be3770/1;
L_0000000000c80760 .part v0000000000c66210_0, 0, 1;
L_0000000000c80620 .part v0000000000c668f0_0, 0, 1;
L_0000000000c7f2c0 .part v0000000000c65f90_0, 0, 1;
L_0000000000c804e0 .concat8 [ 1 1 1 1], L_0000000000c80300, L_0000000000c7f2c0, L_0000000000c80620, L_0000000000c80760;
L_0000000000c80300 .part v0000000000c65810_0, 0, 1;
L_0000000000c7f180 .part v0000000000c66170_0, 0, 32;
S_0000000000a82600 .scope module, "alu_main" "alu" 2 415, 3 4 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c672f0_0 .net "A", 31 0, v0000000000babfe0_0;  alias, 1 drivers
v0000000000c66530_0 .net "Alu_Out", 3 0, L_0000000000c7f720;  alias, 1 drivers
v0000000000c66a30_0 .net "B", 31 0, L_0000000000bfacb0;  alias, 1 drivers
v0000000000c67070_0 .net "Cin", 0 0, v0000000000c79320_0;  alias, 1 drivers
v0000000000c662b0_0 .net "OPS", 3 0, v0000000000bbe030_0;  alias, 1 drivers
v0000000000c65c70_0 .var "OPS_result", 32 0;
v0000000000c66350_0 .net "S", 31 0, L_0000000000c80d00;  alias, 1 drivers
v0000000000c65d10_0 .net *"_ivl_11", 0 0, L_0000000000c7ed20;  1 drivers
v0000000000c663f0_0 .net *"_ivl_16", 0 0, L_0000000000c7f680;  1 drivers
v0000000000c67110_0 .net *"_ivl_3", 0 0, L_0000000000c7f4a0;  1 drivers
v0000000000c66030_0 .net *"_ivl_7", 0 0, L_0000000000c801c0;  1 drivers
v0000000000c66d50_0 .var/i "ol", 31 0;
v0000000000c67390_0 .var/i "tc", 31 0;
v0000000000c65db0_0 .var/i "tn", 31 0;
v0000000000c66df0_0 .var/i "tv", 31 0;
v0000000000c658b0_0 .var/i "tz", 31 0;
E_0000000000be2db0/0 .event edge, v0000000000bbe030_0, v0000000000babfe0_0, v0000000000c66a30_0, v0000000000c67070_0;
E_0000000000be2db0/1 .event edge, v0000000000c65c70_0, v0000000000c66d50_0;
E_0000000000be2db0 .event/or E_0000000000be2db0/0, E_0000000000be2db0/1;
L_0000000000c7f4a0 .part v0000000000c65db0_0, 0, 1;
L_0000000000c801c0 .part v0000000000c658b0_0, 0, 1;
L_0000000000c7ed20 .part v0000000000c67390_0, 0, 1;
L_0000000000c7f720 .concat8 [ 1 1 1 1], L_0000000000c7f680, L_0000000000c7ed20, L_0000000000c801c0, L_0000000000c7f4a0;
L_0000000000c7f680 .part v0000000000c66df0_0, 0, 1;
L_0000000000c80d00 .part v0000000000c65c70_0, 0, 32;
S_0000000000aa0500 .scope module, "control_unit1" "control_unit" 2 327, 2 639 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 7 "C_U_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
    .port_info 5 /INPUT 32 "A";
L_0000000000bfae70 .functor BUFZ 1, v0000000000c66710_0, C4<0>, C4<0>, C4<0>;
L_0000000000bfaee0 .functor BUFZ 1, v0000000000c66990_0, C4<0>, C4<0>, C4<0>;
v0000000000c65630_0 .net "A", 31 0, v0000000000c0e920_0;  alias, 1 drivers
v0000000000c66e90_0 .net "C_U_out", 6 0, L_0000000000c7efa0;  alias, 1 drivers
v0000000000c66490_0 .net "ID_B_instr", 0 0, L_0000000000bfae70;  alias, 1 drivers
v0000000000c671b0_0 .net "MemReadWrite", 0 0, L_0000000000bfaee0;  alias, 1 drivers
v0000000000c65950_0 .net "Reset", 0 0, v0000000000c78560_0;  alias, 1 drivers
v0000000000c665d0_0 .net *"_ivl_11", 0 0, v0000000000c659f0_0;  1 drivers
v0000000000c660d0_0 .net *"_ivl_18", 3 0, v0000000000c66670_0;  1 drivers
v0000000000c656d0_0 .net *"_ivl_3", 0 0, v0000000000c68f40_0;  1 drivers
v0000000000c65b30_0 .net *"_ivl_7", 0 0, v0000000000c66b70_0;  1 drivers
v0000000000c66670_0 .var "alu_op", 3 0;
v0000000000c67430_0 .var "b_bl", 0 0;
v0000000000c66710_0 .var "b_instr", 0 0;
v0000000000c65770_0 .net "clk", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000c667b0_0 .var "instr", 2 0;
v0000000000c66850_0 .var "l", 0 0;
v0000000000c659f0_0 .var "l_instr", 0 0;
v0000000000c66990_0 .var "m_rw", 0 0;
v0000000000c66ad0_0 .var "r_sr_off", 0 0;
v0000000000c66b70_0 .var "rf_instr", 0 0;
v0000000000c68f40_0 .var "s_imm", 0 0;
v0000000000c68540_0 .var "u", 0 0;
E_0000000000be2b70/0 .event edge, v0000000000c0f500_0, v0000000000c0e920_0, v0000000000c667b0_0, v0000000000c66850_0;
E_0000000000be2b70/1 .event edge, v0000000000c68540_0, v0000000000c66ad0_0, v0000000000c67430_0;
E_0000000000be2b70 .event/or E_0000000000be2b70/0, E_0000000000be2b70/1;
L_0000000000c7efa0 .concat8 [ 1 1 4 1], v0000000000c66b70_0, v0000000000c659f0_0, v0000000000c66670_0, v0000000000c68f40_0;
S_0000000000aa0690 .scope module, "data_ram" "data_ram256x8" 2 513, 2 1191 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000c68a40_0 .net "Address", 31 0, v0000000000bcc450_0;  alias, 1 drivers
v0000000000c67a00_0 .net "DataIn", 31 0, v0000000000bcd030_0;  alias, 1 drivers
v0000000000c68c20_0 .var "DataOut", 31 0;
v0000000000c67fa0 .array "Mem", 255 0, 7 0;
v0000000000c68720_0 .net "ReadWrite", 0 0, v0000000000bcd2b0_0;  alias, 1 drivers
v0000000000c67c80_0 .net "Size", 0 0, o0000000000c17c98;  alias, 0 drivers
E_0000000000be34f0/0 .event edge, v0000000000c67c80_0, v0000000000bcd030_0, v0000000000bcc450_0, v0000000000bcd2b0_0;
E_0000000000be34f0/1 .event edge, v0000000000c0eba0_0;
E_0000000000be34f0 .event/or E_0000000000be34f0/0, E_0000000000be34f0/1;
S_0000000000aa0820 .scope module, "h_u" "hazard_unit" 2 584, 2 1332 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 4 "EX_Bit15_12";
    .port_info 12 /INPUT 4 "MEM_Bit15_12";
    .port_info 13 /INPUT 4 "WB_Bit15_12";
    .port_info 14 /INPUT 4 "ID_Bit3_0";
    .port_info 15 /INPUT 4 "ID_Bit19_16";
v0000000000c685e0_0 .net "EX_Bit15_12", 3 0, v0000000000bbe210_0;  alias, 1 drivers
v0000000000c68860_0 .net "EX_RF_Enable", 0 0, v0000000000bbe490_0;  alias, 1 drivers
v0000000000c68680_0 .net "EX_load_instr", 0 0, v0000000000bbe530_0;  alias, 1 drivers
v0000000000c682c0_0 .net "ID_Bit19_16", 3 0, v0000000000c10540_0;  alias, 1 drivers
v0000000000c69120_0 .net "ID_Bit3_0", 3 0, v0000000000c0f6e0_0;  alias, 1 drivers
v0000000000c675a0_0 .var "IF_ID_load", 0 0;
v0000000000c691c0_0 .net "MEM_Bit15_12", 3 0, v0000000000bcc770_0;  alias, 1 drivers
v0000000000c69440_0 .net "MEM_RF_Enable", 0 0, v0000000000bcd210_0;  alias, 1 drivers
v0000000000c68400_0 .var "MUX1_signal", 1 0;
v0000000000c67b40_0 .var "MUX2_signal", 1 0;
v0000000000c69080_0 .var "MUX3_signal", 1 0;
v0000000000c68b80_0 .var "MUXControlUnit_signal", 0 0;
v0000000000c68360_0 .var "PC_RF_load", 0 0;
v0000000000c68180_0 .net "WB_Bit15_12", 3 0, v0000000000c0f320_0;  alias, 1 drivers
v0000000000c67640_0 .net "WB_RF_Enable", 0 0, v0000000000c0ef60_0;  alias, 1 drivers
v0000000000c68cc0_0 .net "clk", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
E_0000000000be3870/0 .event edge, v0000000000bce110_0, v0000000000c10540_0, v0000000000bcc950_0, v0000000000c0f6e0_0;
E_0000000000be3870/1 .event edge, v0000000000bcd850_0, v0000000000bcd210_0, v0000000000bcc770_0, v0000000000c0ef60_0;
E_0000000000be3870/2 .event edge, v0000000000c0f320_0;
E_0000000000be3870 .event/or E_0000000000be3870/0, E_0000000000be3870/1, E_0000000000be3870/2;
S_0000000000a3fd10 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 341, 2 1256 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "C_U";
    .port_info 1 /INPUT 1 "HF_U";
    .port_info 2 /OUTPUT 7 "MUX_Out";
L_0000000000bfb960 .functor BUFZ 7, v0000000000c68d60_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000000000c67d20_0 .net "C_U", 6 0, L_0000000000c7efa0;  alias, 1 drivers
v0000000000c68220_0 .net "HF_U", 0 0, v0000000000c68b80_0;  alias, 1 drivers
v0000000000c684a0_0 .net "MUX_Out", 6 0, L_0000000000bfb960;  alias, 1 drivers
v0000000000c68d60_0 .var "salida", 6 0;
E_0000000000be3a30 .event edge, v0000000000c68b80_0, v0000000000bbf570_0;
S_0000000000a3fea0 .scope module, "mux_2x1_PCin" "mux_2x1_Stages" 2 134, 2 1279 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bfb6c0 .functor BUFZ 32, v0000000000c687c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c67be0_0 .net "A", 31 0, L_0000000000bfbab0;  alias, 1 drivers
L_0000000000c82640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000c68ea0_0 .net "B", 31 0, L_0000000000c82640;  1 drivers
v0000000000c68e00_0 .net "MUX_Out", 31 0, L_0000000000bfb6c0;  alias, 1 drivers
v0000000000c687c0_0 .var "salida", 31 0;
v0000000000c676e0_0 .net "sig", 0 0, v0000000000c78560_0;  alias, 1 drivers
E_0000000000be2ef0 .event edge, v0000000000c0f500_0, v0000000000c67be0_0, v0000000000c68ea0_0;
S_0000000000a40030 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 132, 2 1279 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bfbab0 .functor BUFZ 32, v0000000000c693a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c68fe0_0 .net "A", 31 0, L_0000000000c808a0;  alias, 1 drivers
v0000000000c69260_0 .net "B", 31 0, L_0000000000c7f180;  alias, 1 drivers
v0000000000c69300_0 .net "MUX_Out", 31 0, L_0000000000bfbab0;  alias, 1 drivers
v0000000000c693a0_0 .var "salida", 31 0;
v0000000000c67dc0_0 .net "sig", 0 0, v0000000000bcdfd0_0;  alias, 1 drivers
E_0000000000be3570 .event edge, v0000000000bcdfd0_0, v0000000000c10180_0, v0000000000c65a90_0;
S_0000000000c695b0 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 445, 2 1279 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bfacb0 .functor BUFZ 32, v0000000000c67f00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c68040_0 .net "A", 31 0, v0000000000c0ee20_0;  alias, 1 drivers
v0000000000c67780_0 .net "B", 31 0, v0000000000c790a0_0;  alias, 1 drivers
v0000000000c67aa0_0 .net "MUX_Out", 31 0, L_0000000000bfacb0;  alias, 1 drivers
v0000000000c67f00_0 .var "salida", 31 0;
v0000000000c67e60_0 .net "sig", 0 0, v0000000000bbf070_0;  alias, 1 drivers
E_0000000000be3270 .event edge, v0000000000bbf070_0, v0000000000c0ee20_0, v0000000000c67780_0;
S_0000000000c69d80 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 527, 2 1279 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bfb500 .functor BUFZ 32, v0000000000c67820_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c68900_0 .net "A", 31 0, v0000000000c68c20_0;  alias, 1 drivers
v0000000000c68ae0_0 .net "B", 31 0, v0000000000bcc450_0;  alias, 1 drivers
v0000000000c689a0_0 .net "MUX_Out", 31 0, L_0000000000bfb500;  alias, 1 drivers
v0000000000c67820_0 .var "salida", 31 0;
v0000000000c680e0_0 .net "sig", 0 0, o0000000000c186b8;  alias, 0 drivers
E_0000000000be38f0 .event edge, v0000000000c680e0_0, v0000000000c0eba0_0, v0000000000bcc450_0;
S_0000000000c69740 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 564, 2 1279 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bfc3e0 .functor BUFZ 32, v0000000000c6c320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c678c0_0 .net "A", 31 0, v0000000000c0f460_0;  alias, 1 drivers
v0000000000c67960_0 .net "B", 31 0, v0000000000c0f0a0_0;  alias, 1 drivers
v0000000000c6b880_0 .net "MUX_Out", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
v0000000000c6c320_0 .var "salida", 31 0;
v0000000000c6be20_0 .net "sig", 0 0, v0000000000c105e0_0;  alias, 1 drivers
E_0000000000be3930 .event edge, v0000000000c105e0_0, v0000000000c0f460_0, v0000000000c0f0a0_0;
S_0000000000c6a3c0 .scope module, "mux_2x1_stages_5" "mux_2x1_Stages" 2 239, 2 1279 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bfb880 .functor BUFZ 32, v0000000000c6a7a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c6bf60_0 .net "A", 31 0, L_0000000000c808a0;  alias, 1 drivers
v0000000000c6bc40_0 .net "B", 31 0, L_0000000000c7f180;  alias, 1 drivers
v0000000000c6c3c0_0 .net "MUX_Out", 31 0, L_0000000000bfb880;  alias, 1 drivers
v0000000000c6a7a0_0 .var "salida", 31 0;
v0000000000c6b100_0 .net "sig", 0 0, v0000000000bcdfd0_0;  alias, 1 drivers
S_0000000000c6a230 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 281, 2 1231 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000bfb420 .functor BUFZ 32, v0000000000c6aca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c6afc0_0 .net "A_O", 31 0, L_0000000000c80d00;  alias, 1 drivers
v0000000000c6bec0_0 .net "HF_U", 1 0, v0000000000c68400_0;  alias, 1 drivers
v0000000000c6b920_0 .net "MUX_Out", 31 0, L_0000000000bfb420;  alias, 1 drivers
v0000000000c6ae80_0 .net "M_O", 31 0, L_0000000000bfb500;  alias, 1 drivers
v0000000000c6af20_0 .net "PW", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
v0000000000c6ac00_0 .net "X", 31 0, v0000000000c713c0_0;  alias, 1 drivers
v0000000000c6aca0_0 .var "salida", 31 0;
E_0000000000be2e30/0 .event edge, v0000000000c68400_0, v0000000000c6ac00_0, v0000000000bcc8b0_0, v0000000000c689a0_0;
E_0000000000be2e30/1 .event edge, v0000000000c6b880_0;
E_0000000000be2e30 .event/or E_0000000000be2e30/0, E_0000000000be2e30/1;
S_0000000000c698d0 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 296, 2 1231 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000bfb7a0 .functor BUFZ 32, v0000000000c6c000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c6c280_0 .net "A_O", 31 0, L_0000000000c80d00;  alias, 1 drivers
v0000000000c6bce0_0 .net "HF_U", 1 0, v0000000000c67b40_0;  alias, 1 drivers
v0000000000c6c460_0 .net "MUX_Out", 31 0, L_0000000000bfb7a0;  alias, 1 drivers
v0000000000c6a840_0 .net "M_O", 31 0, L_0000000000bfb500;  alias, 1 drivers
v0000000000c6b740_0 .net "PW", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
v0000000000c6b9c0_0 .net "X", 31 0, v0000000000c71a00_0;  alias, 1 drivers
v0000000000c6c000_0 .var "salida", 31 0;
E_0000000000be37b0/0 .event edge, v0000000000c67b40_0, v0000000000c6b9c0_0, v0000000000bcc8b0_0, v0000000000c689a0_0;
E_0000000000be37b0/1 .event edge, v0000000000c6b880_0;
E_0000000000be37b0 .event/or E_0000000000be37b0/0, E_0000000000be37b0/1;
S_0000000000c69bf0 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 310, 2 1231 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000bfb8f0 .functor BUFZ 32, v0000000000c6bb00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c6b4c0_0 .net "A_O", 31 0, L_0000000000c80d00;  alias, 1 drivers
v0000000000c6ba60_0 .net "HF_U", 1 0, v0000000000c69080_0;  alias, 1 drivers
v0000000000c6c0a0_0 .net "MUX_Out", 31 0, L_0000000000bfb8f0;  alias, 1 drivers
v0000000000c6bd80_0 .net "M_O", 31 0, L_0000000000bfb500;  alias, 1 drivers
v0000000000c6ab60_0 .net "PW", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
v0000000000c6b2e0_0 .net "X", 31 0, v0000000000c70d80_0;  alias, 1 drivers
v0000000000c6bb00_0 .var "salida", 31 0;
E_0000000000be3030/0 .event edge, v0000000000c69080_0, v0000000000c6b2e0_0, v0000000000bcc8b0_0, v0000000000c689a0_0;
E_0000000000be3030/1 .event edge, v0000000000c6b880_0;
E_0000000000be3030 .event/or E_0000000000be3030/0, E_0000000000be3030/1;
S_0000000000c69a60 .scope module, "ram1" "inst_ram256x8" 2 84, 2 1159 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 1 "Reset";
v0000000000c6a5c0_0 .net "Address", 31 0, L_0000000000bfc370;  alias, 1 drivers
v0000000000c6c140_0 .var "DataOut", 31 0;
v0000000000c6c1e0 .array "Mem", 255 0, 7 0;
v0000000000c6a660_0 .net "Reset", 0 0, v0000000000c78560_0;  alias, 1 drivers
E_0000000000be36b0 .event edge, v0000000000c0f500_0, v0000000000c0ec40_0, v0000000000c0ea60_0;
S_0000000000c69f10 .scope module, "register_file_1" "register_file" 2 258, 4 6 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 4 "SD";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "PCLd";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "RST";
L_0000000000bfc370 .functor BUFZ 32, v0000000000c6f4e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c71320_0 .net "C", 3 0, o0000000000c1a188;  alias, 0 drivers
v0000000000c72f40_0 .net "CLK", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000c73e40_0 .net "E", 15 0, v0000000000c70740_0;  1 drivers
v0000000000c73440_0 .net "MO", 31 0, v0000000000c71000_0;  1 drivers
v0000000000c73580_0 .net "PA", 31 0, v0000000000c713c0_0;  alias, 1 drivers
v0000000000c738a0_0 .net "PB", 31 0, v0000000000c71a00_0;  alias, 1 drivers
v0000000000c73f80_0 .net "PCLd", 0 0, v0000000000c68360_0;  alias, 1 drivers
v0000000000c72fe0_0 .net "PCin", 31 0, L_0000000000bfb6c0;  alias, 1 drivers
v0000000000c73120_0 .net "PCout", 31 0, L_0000000000bfc370;  alias, 1 drivers
v0000000000c73620_0 .net "PD", 31 0, v0000000000c70d80_0;  alias, 1 drivers
v0000000000c73940_0 .net "PW", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
v0000000000c73800_0 .net "Q0", 31 0, v0000000000c6a700_0;  1 drivers
v0000000000c73ee0_0 .net "Q1", 31 0, v0000000000c6a980_0;  1 drivers
v0000000000c740c0_0 .net "Q10", 31 0, v0000000000c6b420_0;  1 drivers
v0000000000c74480_0 .net "Q11", 31 0, v0000000000c6aac0_0;  1 drivers
v0000000000c73260_0 .net "Q12", 31 0, v0000000000c6f3a0_0;  1 drivers
v0000000000c739e0_0 .net "Q13", 31 0, v0000000000c6ea40_0;  1 drivers
v0000000000c73b20_0 .net "Q14", 31 0, v0000000000c703e0_0;  1 drivers
v0000000000c74020_0 .net "Q15", 31 0, v0000000000c6f4e0_0;  1 drivers
v0000000000c736c0_0 .net "Q2", 31 0, v0000000000c6ff80_0;  1 drivers
v0000000000c74160_0 .net "Q3", 31 0, v0000000000c6fc60_0;  1 drivers
v0000000000c73a80_0 .net "Q4", 31 0, v0000000000c6f6c0_0;  1 drivers
v0000000000c74200_0 .net "Q5", 31 0, v0000000000c6f760_0;  1 drivers
v0000000000c73c60_0 .net "Q6", 31 0, v0000000000c6f120_0;  1 drivers
v0000000000c72e00_0 .net "Q7", 31 0, v0000000000c6e5e0_0;  1 drivers
v0000000000c734e0_0 .net "Q8", 31 0, v0000000000c6fe40_0;  1 drivers
v0000000000c73bc0_0 .net "Q9", 31 0, v0000000000c6e680_0;  1 drivers
v0000000000c73760_0 .net "RFLd", 0 0, o0000000000c1a1e8;  alias, 0 drivers
v0000000000c73d00_0 .net "RST", 0 0, v0000000000c78560_0;  alias, 1 drivers
v0000000000c73da0_0 .net "SA", 3 0, v0000000000c10540_0;  alias, 1 drivers
v0000000000c73080_0 .net "SB", 3 0, v0000000000c0f6e0_0;  alias, 1 drivers
v0000000000c742a0_0 .net "SD", 3 0, o0000000000c1a968;  alias, 0 drivers
L_0000000000c7e960 .part v0000000000c70740_0, 0, 1;
L_0000000000c7e640 .part v0000000000c70740_0, 1, 1;
L_0000000000c7f400 .part v0000000000c70740_0, 2, 1;
L_0000000000c7e6e0 .part v0000000000c70740_0, 3, 1;
L_0000000000c7ffe0 .part v0000000000c70740_0, 4, 1;
L_0000000000c7e820 .part v0000000000c70740_0, 5, 1;
L_0000000000c7f5e0 .part v0000000000c70740_0, 6, 1;
L_0000000000c7edc0 .part v0000000000c70740_0, 7, 1;
L_0000000000c7f7c0 .part v0000000000c70740_0, 8, 1;
L_0000000000c7ff40 .part v0000000000c70740_0, 9, 1;
L_0000000000c7ee60 .part v0000000000c70740_0, 10, 1;
L_0000000000c80940 .part v0000000000c70740_0, 11, 1;
L_0000000000c80080 .part v0000000000c70740_0, 12, 1;
L_0000000000c7e780 .part v0000000000c70740_0, 13, 1;
L_0000000000c7fea0 .part v0000000000c70740_0, 14, 1;
L_0000000000c7fcc0 .part v0000000000c70740_0, 15, 1;
S_0000000000c6a0a0 .scope module, "R0" "register" 4 33, 4 136 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6b060_0 .net "CLK", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000c6b560_0 .net "PW", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
v0000000000c6a700_0 .var "Q", 31 0;
v0000000000c6a8e0_0 .net "RFLd", 0 0, L_0000000000c7e960;  1 drivers
S_0000000000c6d890 .scope module, "R1" "register" 4 34, 4 136 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6b600_0 .net "CLK", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000c6b6a0_0 .net "PW", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
v0000000000c6a980_0 .var "Q", 31 0;
v0000000000c6b380_0 .net "RFLd", 0 0, L_0000000000c7e640;  1 drivers
S_0000000000c6da20 .scope module, "R10" "register" 4 43, 4 136 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6b7e0_0 .net "CLK", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000c6ad40_0 .net "PW", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
v0000000000c6b420_0 .var "Q", 31 0;
v0000000000c6b1a0_0 .net "RFLd", 0 0, L_0000000000c7ee60;  1 drivers
S_0000000000c6dbb0 .scope module, "R11" "register" 4 44, 4 136 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6aa20_0 .net "CLK", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000c6bba0_0 .net "PW", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
v0000000000c6aac0_0 .var "Q", 31 0;
v0000000000c6ade0_0 .net "RFLd", 0 0, L_0000000000c80940;  1 drivers
S_0000000000c6dd40 .scope module, "R12" "register" 4 45, 4 136 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6b240_0 .net "CLK", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000c6ef40_0 .net "PW", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
v0000000000c6f3a0_0 .var "Q", 31 0;
v0000000000c6eae0_0 .net "RFLd", 0 0, L_0000000000c80080;  1 drivers
S_0000000000c6e060 .scope module, "R13" "register" 4 46, 4 136 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6e720_0 .net "CLK", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000c6fbc0_0 .net "PW", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
v0000000000c6ea40_0 .var "Q", 31 0;
v0000000000c70160_0 .net "RFLd", 0 0, L_0000000000c7e780;  1 drivers
S_0000000000c6ded0 .scope module, "R14" "register" 4 47, 4 136 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6fa80_0 .net "CLK", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000c6f620_0 .net "PW", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
v0000000000c703e0_0 .var "Q", 31 0;
v0000000000c6e7c0_0 .net "RFLd", 0 0, L_0000000000c7fea0;  1 drivers
S_0000000000c6ca80 .scope module, "R15" "PCregister" 4 48, 4 151 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /INPUT 1 "RFLd";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
v0000000000c6eb80_0 .net "CLK", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000c702a0_0 .net "PCin", 31 0, L_0000000000bfb6c0;  alias, 1 drivers
v0000000000c6ee00_0 .net "PW", 31 0, v0000000000c71000_0;  alias, 1 drivers
v0000000000c6f4e0_0 .var "Q", 31 0;
v0000000000c6fda0_0 .net "RFLd", 0 0, L_0000000000c7fcc0;  1 drivers
v0000000000c6e900_0 .net "RST", 0 0, v0000000000c78560_0;  alias, 1 drivers
E_0000000000be2ff0 .event posedge, v0000000000c0f500_0, v0000000000bccef0_0;
S_0000000000c6cc10 .scope module, "R2" "register" 4 35, 4 136 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6f260_0 .net "CLK", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000c6ec20_0 .net "PW", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
v0000000000c6ff80_0 .var "Q", 31 0;
v0000000000c6fee0_0 .net "RFLd", 0 0, L_0000000000c7f400;  1 drivers
S_0000000000c6e1f0 .scope module, "R3" "register" 4 36, 4 136 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6f1c0_0 .net "CLK", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000c6ecc0_0 .net "PW", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
v0000000000c6fc60_0 .var "Q", 31 0;
v0000000000c6eea0_0 .net "RFLd", 0 0, L_0000000000c7e6e0;  1 drivers
S_0000000000c6d3e0 .scope module, "R4" "register" 4 37, 4 136 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6f800_0 .net "CLK", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000c6ed60_0 .net "PW", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
v0000000000c6f6c0_0 .var "Q", 31 0;
v0000000000c6f300_0 .net "RFLd", 0 0, L_0000000000c7ffe0;  1 drivers
S_0000000000c6e380 .scope module, "R5" "register" 4 38, 4 136 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6efe0_0 .net "CLK", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000c6fb20_0 .net "PW", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
v0000000000c6f760_0 .var "Q", 31 0;
v0000000000c6f940_0 .net "RFLd", 0 0, L_0000000000c7e820;  1 drivers
S_0000000000c6cf30 .scope module, "R6" "register" 4 39, 4 136 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c70020_0 .net "CLK", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000c6f080_0 .net "PW", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
v0000000000c6f120_0 .var "Q", 31 0;
v0000000000c6f440_0 .net "RFLd", 0 0, L_0000000000c7f5e0;  1 drivers
S_0000000000c6c5d0 .scope module, "R7" "register" 4 40, 4 136 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c6f580_0 .net "CLK", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000c6fd00_0 .net "PW", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
v0000000000c6e5e0_0 .var "Q", 31 0;
v0000000000c6f8a0_0 .net "RFLd", 0 0, L_0000000000c7edc0;  1 drivers
S_0000000000c6d0c0 .scope module, "R8" "register" 4 41, 4 136 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c700c0_0 .net "CLK", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000c6f9e0_0 .net "PW", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
v0000000000c6fe40_0 .var "Q", 31 0;
v0000000000c70200_0 .net "RFLd", 0 0, L_0000000000c7f7c0;  1 drivers
S_0000000000c6c760 .scope module, "R9" "register" 4 42, 4 136 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c70340_0 .net "CLK", 0 0, v0000000000c76ee0_0;  alias, 1 drivers
v0000000000c70480_0 .net "PW", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
v0000000000c6e680_0 .var "Q", 31 0;
v0000000000c6e860_0 .net "RFLd", 0 0, L_0000000000c7ff40;  1 drivers
S_0000000000c6cda0 .scope module, "bc" "binary_decoder" 4 19, 4 53 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000c6e9a0_0 .net "C", 3 0, o0000000000c1a188;  alias, 0 drivers
v0000000000c70740_0 .var "E", 15 0;
v0000000000c72680_0 .net "Ld", 0 0, o0000000000c1a1e8;  alias, 0 drivers
E_0000000000be3970 .event edge, v0000000000c72680_0, v0000000000c6e9a0_0;
S_0000000000c6c8f0 .scope module, "muxA" "multiplexer" 4 22, 4 85 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c715a0_0 .net "I0", 31 0, v0000000000c6a700_0;  alias, 1 drivers
v0000000000c716e0_0 .net "I1", 31 0, v0000000000c6a980_0;  alias, 1 drivers
v0000000000c71d20_0 .net "I10", 31 0, v0000000000c6b420_0;  alias, 1 drivers
v0000000000c71960_0 .net "I11", 31 0, v0000000000c6aac0_0;  alias, 1 drivers
v0000000000c710a0_0 .net "I12", 31 0, v0000000000c6f3a0_0;  alias, 1 drivers
v0000000000c720e0_0 .net "I13", 31 0, v0000000000c6ea40_0;  alias, 1 drivers
v0000000000c72360_0 .net "I14", 31 0, v0000000000c703e0_0;  alias, 1 drivers
v0000000000c72d60_0 .net "I15", 31 0, v0000000000c6f4e0_0;  alias, 1 drivers
v0000000000c71c80_0 .net "I2", 31 0, v0000000000c6ff80_0;  alias, 1 drivers
v0000000000c706a0_0 .net "I3", 31 0, v0000000000c6fc60_0;  alias, 1 drivers
v0000000000c72ae0_0 .net "I4", 31 0, v0000000000c6f6c0_0;  alias, 1 drivers
v0000000000c71640_0 .net "I5", 31 0, v0000000000c6f760_0;  alias, 1 drivers
v0000000000c72540_0 .net "I6", 31 0, v0000000000c6f120_0;  alias, 1 drivers
v0000000000c71500_0 .net "I7", 31 0, v0000000000c6e5e0_0;  alias, 1 drivers
v0000000000c72180_0 .net "I8", 31 0, v0000000000c6fe40_0;  alias, 1 drivers
v0000000000c725e0_0 .net "I9", 31 0, v0000000000c6e680_0;  alias, 1 drivers
v0000000000c713c0_0 .var "P", 31 0;
v0000000000c72720_0 .net "S", 3 0, v0000000000c10540_0;  alias, 1 drivers
E_0000000000be2af0/0 .event edge, v0000000000c6f4e0_0, v0000000000c703e0_0, v0000000000c6ea40_0, v0000000000c6f3a0_0;
E_0000000000be2af0/1 .event edge, v0000000000c6aac0_0, v0000000000c6b420_0, v0000000000c6e680_0, v0000000000c6fe40_0;
E_0000000000be2af0/2 .event edge, v0000000000c6e5e0_0, v0000000000c6f120_0, v0000000000c6f760_0, v0000000000c6f6c0_0;
E_0000000000be2af0/3 .event edge, v0000000000c6fc60_0, v0000000000c6ff80_0, v0000000000c6a980_0, v0000000000c6a700_0;
E_0000000000be2af0/4 .event edge, v0000000000c10540_0;
E_0000000000be2af0 .event/or E_0000000000be2af0/0, E_0000000000be2af0/1, E_0000000000be2af0/2, E_0000000000be2af0/3, E_0000000000be2af0/4;
S_0000000000c6d250 .scope module, "muxB" "multiplexer" 4 23, 4 85 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c70a60_0 .net "I0", 31 0, v0000000000c6a700_0;  alias, 1 drivers
v0000000000c70c40_0 .net "I1", 31 0, v0000000000c6a980_0;  alias, 1 drivers
v0000000000c729a0_0 .net "I10", 31 0, v0000000000c6b420_0;  alias, 1 drivers
v0000000000c71b40_0 .net "I11", 31 0, v0000000000c6aac0_0;  alias, 1 drivers
v0000000000c727c0_0 .net "I12", 31 0, v0000000000c6f3a0_0;  alias, 1 drivers
v0000000000c72220_0 .net "I13", 31 0, v0000000000c6ea40_0;  alias, 1 drivers
v0000000000c71e60_0 .net "I14", 31 0, v0000000000c703e0_0;  alias, 1 drivers
v0000000000c71dc0_0 .net "I15", 31 0, v0000000000c6f4e0_0;  alias, 1 drivers
v0000000000c70f60_0 .net "I2", 31 0, v0000000000c6ff80_0;  alias, 1 drivers
v0000000000c72b80_0 .net "I3", 31 0, v0000000000c6fc60_0;  alias, 1 drivers
v0000000000c71820_0 .net "I4", 31 0, v0000000000c6f6c0_0;  alias, 1 drivers
v0000000000c72900_0 .net "I5", 31 0, v0000000000c6f760_0;  alias, 1 drivers
v0000000000c718c0_0 .net "I6", 31 0, v0000000000c6f120_0;  alias, 1 drivers
v0000000000c722c0_0 .net "I7", 31 0, v0000000000c6e5e0_0;  alias, 1 drivers
v0000000000c72a40_0 .net "I8", 31 0, v0000000000c6fe40_0;  alias, 1 drivers
v0000000000c71460_0 .net "I9", 31 0, v0000000000c6e680_0;  alias, 1 drivers
v0000000000c71a00_0 .var "P", 31 0;
v0000000000c72c20_0 .net "S", 3 0, v0000000000c0f6e0_0;  alias, 1 drivers
E_0000000000be39b0/0 .event edge, v0000000000c6f4e0_0, v0000000000c703e0_0, v0000000000c6ea40_0, v0000000000c6f3a0_0;
E_0000000000be39b0/1 .event edge, v0000000000c6aac0_0, v0000000000c6b420_0, v0000000000c6e680_0, v0000000000c6fe40_0;
E_0000000000be39b0/2 .event edge, v0000000000c6e5e0_0, v0000000000c6f120_0, v0000000000c6f760_0, v0000000000c6f6c0_0;
E_0000000000be39b0/3 .event edge, v0000000000c6fc60_0, v0000000000c6ff80_0, v0000000000c6a980_0, v0000000000c6a700_0;
E_0000000000be39b0/4 .event edge, v0000000000c0f6e0_0;
E_0000000000be39b0 .event/or E_0000000000be39b0/0, E_0000000000be39b0/1, E_0000000000be39b0/2, E_0000000000be39b0/3, E_0000000000be39b0/4;
S_0000000000c6d570 .scope module, "muxD" "multiplexer" 4 24, 4 85 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c71780_0 .net "I0", 31 0, v0000000000c6a700_0;  alias, 1 drivers
v0000000000c72400_0 .net "I1", 31 0, v0000000000c6a980_0;  alias, 1 drivers
v0000000000c70880_0 .net "I10", 31 0, v0000000000c6b420_0;  alias, 1 drivers
v0000000000c71be0_0 .net "I11", 31 0, v0000000000c6aac0_0;  alias, 1 drivers
v0000000000c724a0_0 .net "I12", 31 0, v0000000000c6f3a0_0;  alias, 1 drivers
v0000000000c72cc0_0 .net "I13", 31 0, v0000000000c6ea40_0;  alias, 1 drivers
v0000000000c70600_0 .net "I14", 31 0, v0000000000c703e0_0;  alias, 1 drivers
v0000000000c71f00_0 .net "I15", 31 0, v0000000000c6f4e0_0;  alias, 1 drivers
v0000000000c70920_0 .net "I2", 31 0, v0000000000c6ff80_0;  alias, 1 drivers
v0000000000c70ba0_0 .net "I3", 31 0, v0000000000c6fc60_0;  alias, 1 drivers
v0000000000c709c0_0 .net "I4", 31 0, v0000000000c6f6c0_0;  alias, 1 drivers
v0000000000c71fa0_0 .net "I5", 31 0, v0000000000c6f760_0;  alias, 1 drivers
v0000000000c70b00_0 .net "I6", 31 0, v0000000000c6f120_0;  alias, 1 drivers
v0000000000c72040_0 .net "I7", 31 0, v0000000000c6e5e0_0;  alias, 1 drivers
v0000000000c71140_0 .net "I8", 31 0, v0000000000c6fe40_0;  alias, 1 drivers
v0000000000c70ce0_0 .net "I9", 31 0, v0000000000c6e680_0;  alias, 1 drivers
v0000000000c70d80_0 .var "P", 31 0;
v0000000000c70e20_0 .net "S", 3 0, o0000000000c1a968;  alias, 0 drivers
E_0000000000be2c70/0 .event edge, v0000000000c6f4e0_0, v0000000000c703e0_0, v0000000000c6ea40_0, v0000000000c6f3a0_0;
E_0000000000be2c70/1 .event edge, v0000000000c6aac0_0, v0000000000c6b420_0, v0000000000c6e680_0, v0000000000c6fe40_0;
E_0000000000be2c70/2 .event edge, v0000000000c6e5e0_0, v0000000000c6f120_0, v0000000000c6f760_0, v0000000000c6f6c0_0;
E_0000000000be2c70/3 .event edge, v0000000000c6fc60_0, v0000000000c6ff80_0, v0000000000c6a980_0, v0000000000c6a700_0;
E_0000000000be2c70/4 .event edge, v0000000000c70e20_0;
E_0000000000be2c70 .event/or E_0000000000be2c70/0, E_0000000000be2c70/1, E_0000000000be2c70/2, E_0000000000be2c70/3, E_0000000000be2c70/4;
S_0000000000c6d700 .scope module, "r15mux" "twoToOneMultiplexer" 4 29, 4 116 0, S_0000000000c69f10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PCLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000c71000_0 .var "MO", 31 0;
v0000000000c707e0_0 .net "PC", 31 0, L_0000000000bfb6c0;  alias, 1 drivers
v0000000000c711e0_0 .net "PCLd", 0 0, v0000000000c68360_0;  alias, 1 drivers
v0000000000c71280_0 .net "PW", 31 0, L_0000000000bfc3e0;  alias, 1 drivers
E_0000000000be2fb0 .event edge, v0000000000c68360_0, v0000000000c68e00_0, v0000000000c6b880_0;
S_0000000000c750f0 .scope module, "se" "SExtender" 2 215, 2 1299 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000bfb0a0 .functor BUFZ 32, v0000000000c733a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c731c0_0 .var/i "i", 31 0;
v0000000000c72ea0_0 .net "in", 23 0, v0000000000c10040_0;  alias, 1 drivers
v0000000000c74340_0 .var "in1", 31 0;
v0000000000c73300_0 .net/s "out1", 31 0, L_0000000000bfb0a0;  alias, 1 drivers
v0000000000c733a0_0 .var/s "result", 31 0;
v0000000000c743e0_0 .var/s "shift_result", 31 0;
v0000000000c79c80_0 .var/s "temp_reg", 31 0;
v0000000000c79d20_0 .var/s "twoscomp", 31 0;
E_0000000000be3430/0 .event edge, v0000000000c10040_0, v0000000000c74340_0, v0000000000c79d20_0, v0000000000c79c80_0;
E_0000000000be3430/1 .event edge, v0000000000c743e0_0;
E_0000000000be3430 .event/or E_0000000000be3430/0, E_0000000000be3430/1;
S_0000000000c74dd0 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 429, 5 1 0, S_0000000000a4cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000c79280_0 .net "A", 31 0, v0000000000c0ee20_0;  alias, 1 drivers
v0000000000c796e0_0 .net "B", 31 0, v0000000000bbe0d0_0;  alias, 1 drivers
v0000000000c79320_0 .var "C", 0 0;
v0000000000c79640_0 .var "by_imm_shift", 1 0;
v0000000000c7a040_0 .var/i "i", 31 0;
v0000000000c79500_0 .var/i "num_of_rot", 31 0;
v0000000000c79f00_0 .var "relleno", 0 0;
v0000000000c78e20_0 .var "rm", 31 0;
v0000000000c795a0_0 .var "rm1", 31 0;
v0000000000c79fa0_0 .var "shift", 1 0;
v0000000000c790a0_0 .var "shift_result", 31 0;
v0000000000c7a0e0_0 .var "shifter_op", 2 0;
v0000000000c79960_0 .var "tc", 0 0;
v0000000000c79a00_0 .var "temp_reg", 31 0;
v0000000000c7a180_0 .var "temp_reg1", 31 0;
v0000000000c79dc0_0 .var "temp_reg2", 31 0;
E_0000000000be30f0/0 .event edge, v0000000000bbe0d0_0, v0000000000c7a0e0_0, v0000000000c0ee20_0, v0000000000c67070_0;
E_0000000000be30f0/1 .event edge, v0000000000c79640_0, v0000000000c79500_0, v0000000000c79a00_0, v0000000000c79960_0;
E_0000000000be30f0/2 .event edge, v0000000000c79f00_0, v0000000000c79fa0_0, v0000000000c7a180_0, v0000000000c78e20_0;
E_0000000000be30f0/3 .event edge, v0000000000c79dc0_0, v0000000000c795a0_0;
E_0000000000be30f0 .event/or E_0000000000be30f0/0, E_0000000000be30f0/1, E_0000000000be30f0/2, E_0000000000be30f0/3;
    .scope S_0000000000c69a60;
T_0 ;
    %wait E_0000000000be36b0;
    %load/vec4 v0000000000c6a660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c6c140_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000c6a5c0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000000c6a5c0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c6c1e0, 4;
    %load/vec4 v0000000000c6a5c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c6c1e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c6a5c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c6c1e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c6a5c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c6c1e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c6c140_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv 4, v0000000000c6a5c0_0;
    %load/vec4a v0000000000c6c1e0, 4;
    %pad/u 32;
    %store/vec4 v0000000000c6c140_0, 0, 32;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000a40030;
T_1 ;
    %wait E_0000000000be3570;
    %load/vec4 v0000000000c67dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0000000000c68fe0_0;
    %store/vec4 v0000000000c693a0_0, 0, 32;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0000000000c69260_0;
    %store/vec4 v0000000000c693a0_0, 0, 32;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000a3fea0;
T_2 ;
    %wait E_0000000000be2ef0;
    %load/vec4 v0000000000c676e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0000000000c67be0_0;
    %store/vec4 v0000000000c687c0_0, 0, 32;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0000000000c68ea0_0;
    %store/vec4 v0000000000c687c0_0, 0, 32;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000a822e0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0f8c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0faa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0fd20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0fa00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0ed80_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0000000000a822e0;
T_4 ;
    %wait E_0000000000be3830;
    %load/vec4 v0000000000c102c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0000000000c0ec40_0;
    %pad/u 33;
    %load/vec4 v0000000000c10220_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c0fbe0_0, 0, 33;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0000000000c0ec40_0;
    %pad/u 33;
    %load/vec4 v0000000000c10220_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c0fbe0_0, 0, 33;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0000000000c0ec40_0;
    %pad/u 33;
    %load/vec4 v0000000000c10220_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c0fbe0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c0ed80_0, 0, 32;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0000000000c10220_0;
    %pad/u 33;
    %load/vec4 v0000000000c0ec40_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c0fbe0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c0ed80_0, 0, 32;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0000000000c0ec40_0;
    %pad/u 33;
    %load/vec4 v0000000000c10220_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c0fbe0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c0ed80_0, 0, 32;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0000000000c0ec40_0;
    %pad/u 33;
    %load/vec4 v0000000000c10220_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c0f820_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c0fbe0_0, 0, 33;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0000000000c0ec40_0;
    %pad/u 33;
    %load/vec4 v0000000000c10220_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c0f820_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c0fbe0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c0ed80_0, 0, 32;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0000000000c10220_0;
    %pad/u 33;
    %load/vec4 v0000000000c0ec40_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c0f820_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c0fbe0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c0ed80_0, 0, 32;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0000000000c0ec40_0;
    %pad/u 33;
    %load/vec4 v0000000000c10220_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c0fbe0_0, 0, 33;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0000000000c0ec40_0;
    %pad/u 33;
    %load/vec4 v0000000000c10220_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c0fbe0_0, 0, 33;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0000000000c0ec40_0;
    %pad/u 33;
    %load/vec4 v0000000000c10220_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c0fbe0_0, 0, 33;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0000000000c0ec40_0;
    %pad/u 33;
    %load/vec4 v0000000000c10220_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c0fbe0_0, 0, 33;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0000000000c0ec40_0;
    %pad/u 33;
    %load/vec4 v0000000000c10220_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c0fbe0_0, 0, 33;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0000000000c10220_0;
    %pad/u 33;
    %store/vec4 v0000000000c0fbe0_0, 0, 33;
    %jmp T_4.16;
T_4.14 ;
    %load/vec4 v0000000000c0ec40_0;
    %pad/u 33;
    %load/vec4 v0000000000c10220_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c0fbe0_0, 0, 33;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0000000000c10220_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c0fbe0_0, 0, 33;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c0fbe0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %store/vec4 v0000000000c0faa0_0, 0, 32;
    %load/vec4 v0000000000c0fbe0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %store/vec4 v0000000000c0f8c0_0, 0, 32;
    %load/vec4 v0000000000c0fbe0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c0fd20_0, 0, 32;
    %load/vec4 v0000000000c0ed80_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.21, 4;
    %load/vec4 v0000000000c0ec40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c10220_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_4.23, 4;
    %load/vec4 v0000000000c0fbe0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c10220_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_4.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c0fa00_0, 0, 32;
    %jmp T_4.26;
T_4.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0fa00_0, 0, 32;
T_4.26 ;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0fa00_0, 0, 32;
T_4.24 ;
T_4.21 ;
    %load/vec4 v0000000000c0ed80_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.27, 4;
    %load/vec4 v0000000000c10220_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c0ec40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_4.29, 4;
    %load/vec4 v0000000000c0fbe0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c0ec40_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_4.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c0fa00_0, 0, 32;
    %jmp T_4.32;
T_4.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0fa00_0, 0, 32;
T_4.32 ;
    %jmp T_4.30;
T_4.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0fa00_0, 0, 32;
T_4.30 ;
T_4.27 ;
    %load/vec4 v0000000000c0ed80_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.33, 4;
    %load/vec4 v0000000000c0ec40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c10220_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_4.35, 4;
    %load/vec4 v0000000000c0ec40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c0fbe0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_4.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c0fa00_0, 0, 32;
    %jmp T_4.38;
T_4.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0fa00_0, 0, 32;
T_4.38 ;
    %jmp T_4.36;
T_4.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0fa00_0, 0, 32;
T_4.36 ;
T_4.33 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000a4f9b0;
T_5 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000c0f500_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c0e920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c0fb40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c0f6e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c0f280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c10540_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c0ffa0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000c10040_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000c0f1e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000c0ea60_0;
    %assign/vec4 v0000000000c0e920_0, 0;
    %load/vec4 v0000000000c10180_0;
    %assign/vec4 v0000000000c0fb40_0, 0;
    %load/vec4 v0000000000c0ea60_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000c0f6e0_0, 0;
    %load/vec4 v0000000000c0ea60_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000c0f280_0, 0;
    %load/vec4 v0000000000c0ea60_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000c10540_0, 0;
    %load/vec4 v0000000000c0ea60_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000c0ffa0_0, 0;
    %load/vec4 v0000000000c0ea60_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000c10040_0, 0;
    %load/vec4 v0000000000c0ea60_0;
    %parti/s 12, 0, 2;
    %assign/vec4 v0000000000c0f1e0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000a47550;
T_6 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000c0f5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c0f960_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000c0f640_0;
    %assign/vec4 v0000000000c0f960_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000c750f0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c731c0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0000000000c750f0;
T_8 ;
    %wait E_0000000000be3430;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000c72ea0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c74340_0, 0, 32;
    %load/vec4 v0000000000c74340_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c79d20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c731c0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000000000c731c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0000000000c79d20_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000c79c80_0, 0, 32;
    %load/vec4 v0000000000c731c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c731c0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %load/vec4 v0000000000c79c80_0;
    %store/vec4 v0000000000c743e0_0, 0, 32;
    %load/vec4 v0000000000c743e0_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000c733a0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000a82470;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c66210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c668f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c65f90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c65810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c65590_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000a82470;
T_10 ;
    %wait E_0000000000be3770;
    %load/vec4 v0000000000c65bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %jmp T_10.16;
T_10.0 ;
    %load/vec4 v0000000000c0fc80_0;
    %pad/u 33;
    %load/vec4 v0000000000c65ef0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c66170_0, 0, 33;
    %jmp T_10.16;
T_10.1 ;
    %load/vec4 v0000000000c0fc80_0;
    %pad/u 33;
    %load/vec4 v0000000000c65ef0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c66170_0, 0, 33;
    %jmp T_10.16;
T_10.2 ;
    %load/vec4 v0000000000c0fc80_0;
    %pad/u 33;
    %load/vec4 v0000000000c65ef0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c66170_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c65590_0, 0, 32;
    %jmp T_10.16;
T_10.3 ;
    %load/vec4 v0000000000c65ef0_0;
    %pad/u 33;
    %load/vec4 v0000000000c0fc80_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c66170_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c65590_0, 0, 32;
    %jmp T_10.16;
T_10.4 ;
    %load/vec4 v0000000000c0fc80_0;
    %pad/u 33;
    %load/vec4 v0000000000c65ef0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c66170_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c65590_0, 0, 32;
    %jmp T_10.16;
T_10.5 ;
    %load/vec4 v0000000000c0fc80_0;
    %pad/u 33;
    %load/vec4 v0000000000c65ef0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c66fd0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c66170_0, 0, 33;
    %jmp T_10.16;
T_10.6 ;
    %load/vec4 v0000000000c0fc80_0;
    %pad/u 33;
    %load/vec4 v0000000000c65ef0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c66fd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c66170_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c65590_0, 0, 32;
    %jmp T_10.16;
T_10.7 ;
    %load/vec4 v0000000000c65ef0_0;
    %pad/u 33;
    %load/vec4 v0000000000c0fc80_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c66fd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c66170_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c65590_0, 0, 32;
    %jmp T_10.16;
T_10.8 ;
    %load/vec4 v0000000000c0fc80_0;
    %pad/u 33;
    %load/vec4 v0000000000c65ef0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c66170_0, 0, 33;
    %jmp T_10.16;
T_10.9 ;
    %load/vec4 v0000000000c0fc80_0;
    %pad/u 33;
    %load/vec4 v0000000000c65ef0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c66170_0, 0, 33;
    %jmp T_10.16;
T_10.10 ;
    %load/vec4 v0000000000c0fc80_0;
    %pad/u 33;
    %load/vec4 v0000000000c65ef0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c66170_0, 0, 33;
    %jmp T_10.16;
T_10.11 ;
    %load/vec4 v0000000000c0fc80_0;
    %pad/u 33;
    %load/vec4 v0000000000c65ef0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c66170_0, 0, 33;
    %jmp T_10.16;
T_10.12 ;
    %load/vec4 v0000000000c0fc80_0;
    %pad/u 33;
    %load/vec4 v0000000000c65ef0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c66170_0, 0, 33;
    %jmp T_10.16;
T_10.13 ;
    %load/vec4 v0000000000c65ef0_0;
    %pad/u 33;
    %store/vec4 v0000000000c66170_0, 0, 33;
    %jmp T_10.16;
T_10.14 ;
    %load/vec4 v0000000000c0fc80_0;
    %pad/u 33;
    %load/vec4 v0000000000c65ef0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c66170_0, 0, 33;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0000000000c65ef0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c66170_0, 0, 33;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c66170_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_10.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.18, 8;
T_10.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.18, 8;
 ; End of false expr.
    %blend;
T_10.18;
    %store/vec4 v0000000000c668f0_0, 0, 32;
    %load/vec4 v0000000000c66170_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0000000000c66210_0, 0, 32;
    %load/vec4 v0000000000c66170_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c65f90_0, 0, 32;
    %load/vec4 v0000000000c65590_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.21, 4;
    %load/vec4 v0000000000c0fc80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c65ef0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.23, 4;
    %load/vec4 v0000000000c66170_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c65ef0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c65810_0, 0, 32;
    %jmp T_10.26;
T_10.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c65810_0, 0, 32;
T_10.26 ;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c65810_0, 0, 32;
T_10.24 ;
T_10.21 ;
    %load/vec4 v0000000000c65590_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.27, 4;
    %load/vec4 v0000000000c65ef0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c0fc80_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.29, 4;
    %load/vec4 v0000000000c66170_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c0fc80_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c65810_0, 0, 32;
    %jmp T_10.32;
T_10.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c65810_0, 0, 32;
T_10.32 ;
    %jmp T_10.30;
T_10.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c65810_0, 0, 32;
T_10.30 ;
T_10.27 ;
    %load/vec4 v0000000000c65590_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.33, 4;
    %load/vec4 v0000000000c0fc80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c65ef0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.35, 4;
    %load/vec4 v0000000000c0fc80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66170_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c65810_0, 0, 32;
    %jmp T_10.38;
T_10.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c65810_0, 0, 32;
T_10.38 ;
    %jmp T_10.36;
T_10.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c65810_0, 0, 32;
T_10.36 ;
T_10.33 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000c6a3c0;
T_11 ;
    %wait E_0000000000be3570;
    %load/vec4 v0000000000c6b100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0000000000c6bf60_0;
    %store/vec4 v0000000000c6a7a0_0, 0, 32;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0000000000c6bc40_0;
    %store/vec4 v0000000000c6a7a0_0, 0, 32;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000c6cda0;
T_12 ;
    %wait E_0000000000be3970;
    %load/vec4 v0000000000c72680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000000c6e9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %jmp T_12.18;
T_12.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000c70740_0, 0;
    %jmp T_12.18;
T_12.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000c70740_0, 0;
    %jmp T_12.18;
T_12.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000c70740_0, 0;
    %jmp T_12.18;
T_12.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000c70740_0, 0;
    %jmp T_12.18;
T_12.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000c70740_0, 0;
    %jmp T_12.18;
T_12.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000c70740_0, 0;
    %jmp T_12.18;
T_12.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000c70740_0, 0;
    %jmp T_12.18;
T_12.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000c70740_0, 0;
    %jmp T_12.18;
T_12.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000c70740_0, 0;
    %jmp T_12.18;
T_12.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000c70740_0, 0;
    %jmp T_12.18;
T_12.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000c70740_0, 0;
    %jmp T_12.18;
T_12.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000c70740_0, 0;
    %jmp T_12.18;
T_12.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000c70740_0, 0;
    %jmp T_12.18;
T_12.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000c70740_0, 0;
    %jmp T_12.18;
T_12.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000c70740_0, 0;
    %jmp T_12.18;
T_12.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000c70740_0, 0;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000c70740_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000c6c8f0;
T_13 ;
    %wait E_0000000000be2af0;
    %load/vec4 v0000000000c72720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000c715a0_0;
    %assign/vec4 v0000000000c713c0_0, 0;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000c716e0_0;
    %assign/vec4 v0000000000c713c0_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000c71c80_0;
    %assign/vec4 v0000000000c713c0_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000c706a0_0;
    %assign/vec4 v0000000000c713c0_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000c72ae0_0;
    %assign/vec4 v0000000000c713c0_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000c71640_0;
    %assign/vec4 v0000000000c713c0_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000c72540_0;
    %assign/vec4 v0000000000c713c0_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000c71500_0;
    %assign/vec4 v0000000000c713c0_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000c72180_0;
    %assign/vec4 v0000000000c713c0_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000c725e0_0;
    %assign/vec4 v0000000000c713c0_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000c71d20_0;
    %assign/vec4 v0000000000c713c0_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000c71960_0;
    %assign/vec4 v0000000000c713c0_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000c710a0_0;
    %assign/vec4 v0000000000c713c0_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000c720e0_0;
    %assign/vec4 v0000000000c713c0_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000c72360_0;
    %assign/vec4 v0000000000c713c0_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000c72d60_0;
    %assign/vec4 v0000000000c713c0_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000c6d250;
T_14 ;
    %wait E_0000000000be39b0;
    %load/vec4 v0000000000c72c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000c70a60_0;
    %assign/vec4 v0000000000c71a00_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000c70c40_0;
    %assign/vec4 v0000000000c71a00_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000c70f60_0;
    %assign/vec4 v0000000000c71a00_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000c72b80_0;
    %assign/vec4 v0000000000c71a00_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000c71820_0;
    %assign/vec4 v0000000000c71a00_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000c72900_0;
    %assign/vec4 v0000000000c71a00_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000c718c0_0;
    %assign/vec4 v0000000000c71a00_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000c722c0_0;
    %assign/vec4 v0000000000c71a00_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000c72a40_0;
    %assign/vec4 v0000000000c71a00_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000c71460_0;
    %assign/vec4 v0000000000c71a00_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000c729a0_0;
    %assign/vec4 v0000000000c71a00_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000c71b40_0;
    %assign/vec4 v0000000000c71a00_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000c727c0_0;
    %assign/vec4 v0000000000c71a00_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000c72220_0;
    %assign/vec4 v0000000000c71a00_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000c71e60_0;
    %assign/vec4 v0000000000c71a00_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000c71dc0_0;
    %assign/vec4 v0000000000c71a00_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000c6d570;
T_15 ;
    %wait E_0000000000be2c70;
    %load/vec4 v0000000000c70e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000c71780_0;
    %assign/vec4 v0000000000c70d80_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000c72400_0;
    %assign/vec4 v0000000000c70d80_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000c70920_0;
    %assign/vec4 v0000000000c70d80_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000c70ba0_0;
    %assign/vec4 v0000000000c70d80_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000c709c0_0;
    %assign/vec4 v0000000000c70d80_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000c71fa0_0;
    %assign/vec4 v0000000000c70d80_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000c70b00_0;
    %assign/vec4 v0000000000c70d80_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000c72040_0;
    %assign/vec4 v0000000000c70d80_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000c71140_0;
    %assign/vec4 v0000000000c70d80_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000c70ce0_0;
    %assign/vec4 v0000000000c70d80_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000c70880_0;
    %assign/vec4 v0000000000c70d80_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000c71be0_0;
    %assign/vec4 v0000000000c70d80_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000c724a0_0;
    %assign/vec4 v0000000000c70d80_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000c72cc0_0;
    %assign/vec4 v0000000000c70d80_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000c70600_0;
    %assign/vec4 v0000000000c70d80_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000c71f00_0;
    %assign/vec4 v0000000000c70d80_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000c6d700;
T_16 ;
    %wait E_0000000000be2fb0;
    %load/vec4 v0000000000c711e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000000000c71280_0;
    %assign/vec4 v0000000000c71000_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000000c707e0_0;
    %assign/vec4 v0000000000c71000_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000c6a0a0;
T_17 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000c6a8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000c6b560_0;
    %assign/vec4 v0000000000c6a700_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000c6d890;
T_18 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000c6b380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000000c6b6a0_0;
    %assign/vec4 v0000000000c6a980_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000c6cc10;
T_19 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000c6fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000000000c6ec20_0;
    %assign/vec4 v0000000000c6ff80_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000c6e1f0;
T_20 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000c6eea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000000000c6ecc0_0;
    %assign/vec4 v0000000000c6fc60_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000c6d3e0;
T_21 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000c6f300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000000000c6ed60_0;
    %assign/vec4 v0000000000c6f6c0_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000c6e380;
T_22 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000c6f940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000000000c6fb20_0;
    %assign/vec4 v0000000000c6f760_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000c6cf30;
T_23 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000c6f440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000000000c6f080_0;
    %assign/vec4 v0000000000c6f120_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000c6c5d0;
T_24 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000c6f8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0000000000c6fd00_0;
    %assign/vec4 v0000000000c6e5e0_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000c6d0c0;
T_25 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000c70200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000000000c6f9e0_0;
    %assign/vec4 v0000000000c6fe40_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000c6c760;
T_26 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000c6e860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000000000c70480_0;
    %assign/vec4 v0000000000c6e680_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000c6da20;
T_27 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000c6b1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0000000000c6ad40_0;
    %assign/vec4 v0000000000c6b420_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000c6dbb0;
T_28 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000c6ade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0000000000c6bba0_0;
    %assign/vec4 v0000000000c6aac0_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000c6dd40;
T_29 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000c6eae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0000000000c6ef40_0;
    %assign/vec4 v0000000000c6f3a0_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000c6e060;
T_30 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000c70160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000000000c6fbc0_0;
    %assign/vec4 v0000000000c6ea40_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000c6ded0;
T_31 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000c6e7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0000000000c6f620_0;
    %assign/vec4 v0000000000c703e0_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000c6ca80;
T_32 ;
    %wait E_0000000000be2ff0;
    %load/vec4 v0000000000c6e900_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_32.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c6f4e0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000000c702a0_0;
    %assign/vec4 v0000000000c6f4e0_0, 0;
T_32.1 ;
    %load/vec4 v0000000000c6fda0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_32.2, 4;
    %load/vec4 v0000000000c6ee00_0;
    %assign/vec4 v0000000000c6f4e0_0, 0;
T_32.2 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000c6a230;
T_33 ;
    %wait E_0000000000be2e30;
    %load/vec4 v0000000000c6bec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000000000c6ac00_0;
    %store/vec4 v0000000000c6aca0_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000000000c6afc0_0;
    %store/vec4 v0000000000c6aca0_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000000000c6ae80_0;
    %store/vec4 v0000000000c6aca0_0, 0, 32;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0000000000c6af20_0;
    %store/vec4 v0000000000c6aca0_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000000c698d0;
T_34 ;
    %wait E_0000000000be37b0;
    %load/vec4 v0000000000c6bce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000c6b9c0_0;
    %store/vec4 v0000000000c6c000_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000c6c280_0;
    %store/vec4 v0000000000c6c000_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000c6a840_0;
    %store/vec4 v0000000000c6c000_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000c6b740_0;
    %store/vec4 v0000000000c6c000_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000c69bf0;
T_35 ;
    %wait E_0000000000be3030;
    %load/vec4 v0000000000c6ba60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000c6b2e0_0;
    %store/vec4 v0000000000c6bb00_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000c6b4c0_0;
    %store/vec4 v0000000000c6bb00_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000c6bd80_0;
    %store/vec4 v0000000000c6bb00_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000c6ab60_0;
    %store/vec4 v0000000000c6bb00_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000aa0500;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c659f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66990_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0000000000aa0500;
T_37 ;
    %wait E_0000000000be2b70;
    %load/vec4 v0000000000c65950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c659f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66990_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c66670_0, 0, 4;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000000c65630_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c667b0_0, 0, 3;
    %load/vec4 v0000000000c667b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %jmp T_37.7;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c66b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c659f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66710_0, 0, 1;
    %load/vec4 v0000000000c65630_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c66670_0, 0, 4;
    %jmp T_37.7;
T_37.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c68f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c66b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c659f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66710_0, 0, 1;
    %load/vec4 v0000000000c65630_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c66670_0, 0, 4;
    %jmp T_37.7;
T_37.4 ;
    %load/vec4 v0000000000c65630_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000c68540_0, 0, 1;
    %load/vec4 v0000000000c65630_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c66850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68f40_0, 0, 1;
    %load/vec4 v0000000000c66850_0;
    %store/vec4 v0000000000c659f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66710_0, 0, 1;
    %load/vec4 v0000000000c66850_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66b70_0, 0, 1;
    %jmp T_37.9;
T_37.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c66b70_0, 0, 1;
T_37.9 ;
    %load/vec4 v0000000000c68540_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c66670_0, 0, 4;
    %jmp T_37.11;
T_37.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c66670_0, 0, 4;
T_37.11 ;
    %jmp T_37.7;
T_37.5 ;
    %load/vec4 v0000000000c65630_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000c68540_0, 0, 1;
    %load/vec4 v0000000000c65630_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c66850_0, 0, 1;
    %load/vec4 v0000000000c68540_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c66670_0, 0, 4;
    %jmp T_37.13;
T_37.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c66670_0, 0, 4;
T_37.13 ;
    %load/vec4 v0000000000c66850_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c66990_0, 0, 1;
    %jmp T_37.15;
T_37.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c66b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c66990_0, 0, 1;
T_37.15 ;
    %load/vec4 v0000000000c65630_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_37.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66ad0_0, 0, 1;
    %jmp T_37.17;
T_37.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c66ad0_0, 0, 1;
T_37.17 ;
    %load/vec4 v0000000000c66ad0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68f40_0, 0, 1;
    %load/vec4 v0000000000c66850_0;
    %store/vec4 v0000000000c659f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66710_0, 0, 1;
    %jmp T_37.19;
T_37.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68f40_0, 0, 1;
    %load/vec4 v0000000000c66850_0;
    %store/vec4 v0000000000c659f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66710_0, 0, 1;
T_37.19 ;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0000000000c65630_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000c67430_0, 0, 1;
    %load/vec4 v0000000000c67430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c66b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c659f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c66710_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c66670_0, 0, 4;
    %jmp T_37.21;
T_37.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c66b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c659f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c66710_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c66670_0, 0, 4;
T_37.21 ;
    %jmp T_37.7;
T_37.7 ;
    %pop/vec4 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000000000a3fd10;
T_38 ;
    %wait E_0000000000be3a30;
    %load/vec4 v0000000000c68220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %jmp T_38.2;
T_38.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000c68d60_0, 0, 7;
    %jmp T_38.2;
T_38.1 ;
    %load/vec4 v0000000000c67d20_0;
    %store/vec4 v0000000000c68d60_0, 0, 7;
    %jmp T_38.2;
T_38.2 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000000000a4f820;
T_39 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000bbf570_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000bbf070_0, 0;
    %load/vec4 v0000000000bbf570_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000bbe030_0, 0;
    %load/vec4 v0000000000bbf570_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000bbe530_0, 0;
    %load/vec4 v0000000000bbf570_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000bbe490_0, 0;
    %load/vec4 v0000000000bbf9d0_0;
    %assign/vec4 v0000000000bbe850_0, 0;
    %load/vec4 v0000000000bbf930_0;
    %assign/vec4 v0000000000bbe670_0, 0;
    %load/vec4 v0000000000aa4760_0;
    %assign/vec4 v0000000000babfe0_0, 0;
    %load/vec4 v0000000000c0e880_0;
    %assign/vec4 v0000000000c0ee20_0, 0;
    %load/vec4 v0000000000c0fdc0_0;
    %assign/vec4 v0000000000c104a0_0, 0;
    %load/vec4 v0000000000bbf390_0;
    %assign/vec4 v0000000000bbe210_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000bbeb70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000bbe0d0_0, 0;
    %load/vec4 v0000000000bbf890_0;
    %assign/vec4 v0000000000bbf2f0_0, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_0000000000a82600;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c65db0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c658b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c67390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c66df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c66d50_0, 0, 32;
    %end;
    .thread T_40;
    .scope S_0000000000a82600;
T_41 ;
    %wait E_0000000000be2db0;
    %load/vec4 v0000000000c662b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_41.15, 6;
    %jmp T_41.16;
T_41.0 ;
    %load/vec4 v0000000000c672f0_0;
    %pad/u 33;
    %load/vec4 v0000000000c66a30_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c65c70_0, 0, 33;
    %jmp T_41.16;
T_41.1 ;
    %load/vec4 v0000000000c672f0_0;
    %pad/u 33;
    %load/vec4 v0000000000c66a30_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c65c70_0, 0, 33;
    %jmp T_41.16;
T_41.2 ;
    %load/vec4 v0000000000c672f0_0;
    %pad/u 33;
    %load/vec4 v0000000000c66a30_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c65c70_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c66d50_0, 0, 32;
    %jmp T_41.16;
T_41.3 ;
    %load/vec4 v0000000000c66a30_0;
    %pad/u 33;
    %load/vec4 v0000000000c672f0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c65c70_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c66d50_0, 0, 32;
    %jmp T_41.16;
T_41.4 ;
    %load/vec4 v0000000000c672f0_0;
    %pad/u 33;
    %load/vec4 v0000000000c66a30_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c65c70_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c66d50_0, 0, 32;
    %jmp T_41.16;
T_41.5 ;
    %load/vec4 v0000000000c672f0_0;
    %pad/u 33;
    %load/vec4 v0000000000c66a30_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c67070_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c65c70_0, 0, 33;
    %jmp T_41.16;
T_41.6 ;
    %load/vec4 v0000000000c672f0_0;
    %pad/u 33;
    %load/vec4 v0000000000c66a30_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c67070_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c65c70_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c66d50_0, 0, 32;
    %jmp T_41.16;
T_41.7 ;
    %load/vec4 v0000000000c66a30_0;
    %pad/u 33;
    %load/vec4 v0000000000c672f0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c67070_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c65c70_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c66d50_0, 0, 32;
    %jmp T_41.16;
T_41.8 ;
    %load/vec4 v0000000000c672f0_0;
    %pad/u 33;
    %load/vec4 v0000000000c66a30_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c65c70_0, 0, 33;
    %jmp T_41.16;
T_41.9 ;
    %load/vec4 v0000000000c672f0_0;
    %pad/u 33;
    %load/vec4 v0000000000c66a30_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c65c70_0, 0, 33;
    %jmp T_41.16;
T_41.10 ;
    %load/vec4 v0000000000c672f0_0;
    %pad/u 33;
    %load/vec4 v0000000000c66a30_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c65c70_0, 0, 33;
    %jmp T_41.16;
T_41.11 ;
    %load/vec4 v0000000000c672f0_0;
    %pad/u 33;
    %load/vec4 v0000000000c66a30_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c65c70_0, 0, 33;
    %jmp T_41.16;
T_41.12 ;
    %load/vec4 v0000000000c672f0_0;
    %pad/u 33;
    %load/vec4 v0000000000c66a30_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c65c70_0, 0, 33;
    %jmp T_41.16;
T_41.13 ;
    %load/vec4 v0000000000c66a30_0;
    %pad/u 33;
    %store/vec4 v0000000000c65c70_0, 0, 33;
    %jmp T_41.16;
T_41.14 ;
    %load/vec4 v0000000000c672f0_0;
    %pad/u 33;
    %load/vec4 v0000000000c66a30_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c65c70_0, 0, 33;
    %jmp T_41.16;
T_41.15 ;
    %load/vec4 v0000000000c66a30_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c65c70_0, 0, 33;
    %jmp T_41.16;
T_41.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c65c70_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_41.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.18, 8;
T_41.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.18, 8;
 ; End of false expr.
    %blend;
T_41.18;
    %store/vec4 v0000000000c658b0_0, 0, 32;
    %load/vec4 v0000000000c65c70_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_41.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.20, 8;
T_41.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.20, 8;
 ; End of false expr.
    %blend;
T_41.20;
    %store/vec4 v0000000000c65db0_0, 0, 32;
    %load/vec4 v0000000000c65c70_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c67390_0, 0, 32;
    %load/vec4 v0000000000c66d50_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.21, 4;
    %load/vec4 v0000000000c672f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66a30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.23, 4;
    %load/vec4 v0000000000c65c70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66a30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c66df0_0, 0, 32;
    %jmp T_41.26;
T_41.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c66df0_0, 0, 32;
T_41.26 ;
    %jmp T_41.24;
T_41.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c66df0_0, 0, 32;
T_41.24 ;
T_41.21 ;
    %load/vec4 v0000000000c66d50_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_41.27, 4;
    %load/vec4 v0000000000c66a30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c672f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.29, 4;
    %load/vec4 v0000000000c65c70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c672f0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c66df0_0, 0, 32;
    %jmp T_41.32;
T_41.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c66df0_0, 0, 32;
T_41.32 ;
    %jmp T_41.30;
T_41.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c66df0_0, 0, 32;
T_41.30 ;
T_41.27 ;
    %load/vec4 v0000000000c66d50_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_41.33, 4;
    %load/vec4 v0000000000c672f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c66a30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.35, 4;
    %load/vec4 v0000000000c672f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c65c70_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c66df0_0, 0, 32;
    %jmp T_41.38;
T_41.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c66df0_0, 0, 32;
T_41.38 ;
    %jmp T_41.36;
T_41.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c66df0_0, 0, 32;
T_41.36 ;
T_41.33 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000c74dd0;
T_42 ;
    %wait E_0000000000be30f0;
    %load/vec4 v0000000000c796e0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c7a0e0_0, 0, 3;
    %load/vec4 v0000000000c796e0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c79640_0, 0, 2;
    %load/vec4 v0000000000c7a0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %jmp T_42.4;
T_42.0 ;
    %load/vec4 v0000000000c79280_0;
    %store/vec4 v0000000000c79a00_0, 0, 32;
    %load/vec4 v0000000000c796e0_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000c79500_0, 0, 32;
    %load/vec4 v0000000000c79320_0;
    %store/vec4 v0000000000c79960_0, 0, 1;
    %load/vec4 v0000000000c79640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %jmp T_42.9;
T_42.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
T_42.10 ;
    %load/vec4 v0000000000c7a040_0;
    %load/vec4 v0000000000c79500_0;
    %cmp/s;
    %jmp/0xz T_42.11, 5;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c79960_0, 0, 1;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c79a00_0, 0, 32;
    %load/vec4 v0000000000c7a040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
    %jmp T_42.10;
T_42.11 ;
    %load/vec4 v0000000000c79960_0;
    %store/vec4 v0000000000c79320_0, 0, 1;
    %load/vec4 v0000000000c79a00_0;
    %store/vec4 v0000000000c790a0_0, 0, 32;
    %jmp T_42.9;
T_42.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
T_42.12 ;
    %load/vec4 v0000000000c7a040_0;
    %load/vec4 v0000000000c79500_0;
    %cmp/s;
    %jmp/0xz T_42.13, 5;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c79960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c79a00_0, 0, 32;
    %load/vec4 v0000000000c7a040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
    %jmp T_42.12;
T_42.13 ;
    %load/vec4 v0000000000c79960_0;
    %store/vec4 v0000000000c79320_0, 0, 1;
    %load/vec4 v0000000000c79a00_0;
    %store/vec4 v0000000000c790a0_0, 0, 32;
    %jmp T_42.9;
T_42.7 ;
    %load/vec4 v0000000000c79280_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c79f00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
T_42.14 ;
    %load/vec4 v0000000000c7a040_0;
    %load/vec4 v0000000000c79500_0;
    %cmp/s;
    %jmp/0xz T_42.15, 5;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c79960_0, 0, 1;
    %load/vec4 v0000000000c79f00_0;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c79a00_0, 0, 32;
    %load/vec4 v0000000000c7a040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
    %jmp T_42.14;
T_42.15 ;
    %load/vec4 v0000000000c79960_0;
    %store/vec4 v0000000000c79320_0, 0, 1;
    %load/vec4 v0000000000c79a00_0;
    %store/vec4 v0000000000c790a0_0, 0, 32;
    %jmp T_42.9;
T_42.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
T_42.16 ;
    %load/vec4 v0000000000c7a040_0;
    %load/vec4 v0000000000c79500_0;
    %cmp/s;
    %jmp/0xz T_42.17, 5;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c79960_0, 0, 1;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c79a00_0, 0, 32;
    %load/vec4 v0000000000c7a040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
    %jmp T_42.16;
T_42.17 ;
    %load/vec4 v0000000000c79960_0;
    %store/vec4 v0000000000c79320_0, 0, 1;
    %load/vec4 v0000000000c79a00_0;
    %store/vec4 v0000000000c790a0_0, 0, 32;
    %jmp T_42.9;
T_42.9 ;
    %pop/vec4 1;
    %jmp T_42.4;
T_42.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000c796e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c79a00_0, 0, 32;
    %load/vec4 v0000000000c796e0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000c79500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
T_42.18 ;
    %load/vec4 v0000000000c7a040_0;
    %load/vec4 v0000000000c79500_0;
    %cmp/s;
    %jmp/0xz T_42.19, 5;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c79a00_0, 0, 32;
    %load/vec4 v0000000000c7a040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
    %jmp T_42.18;
T_42.19 ;
    %load/vec4 v0000000000c79a00_0;
    %store/vec4 v0000000000c790a0_0, 0, 32;
    %jmp T_42.4;
T_42.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000c796e0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c790a0_0, 0, 32;
    %jmp T_42.4;
T_42.3 ;
    %load/vec4 v0000000000c796e0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_42.20, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c796e0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c790a0_0, 0, 32;
    %jmp T_42.21;
T_42.20 ;
    %load/vec4 v0000000000c796e0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c79fa0_0, 0, 2;
    %load/vec4 v0000000000c79fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.25, 6;
    %jmp T_42.26;
T_42.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
T_42.27 ;
    %load/vec4 v0000000000c7a040_0;
    %load/vec4 v0000000000c79500_0;
    %cmp/s;
    %jmp/0xz T_42.28, 5;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c79960_0, 0, 1;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c79a00_0, 0, 32;
    %load/vec4 v0000000000c7a040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
    %jmp T_42.27;
T_42.28 ;
    %load/vec4 v0000000000c79960_0;
    %store/vec4 v0000000000c79320_0, 0, 1;
    %load/vec4 v0000000000c79a00_0;
    %store/vec4 v0000000000c790a0_0, 0, 32;
    %jmp T_42.26;
T_42.23 ;
    %load/vec4 v0000000000c79500_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.29, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c79a00_0, 0, 32;
    %jmp T_42.30;
T_42.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
T_42.31 ;
    %load/vec4 v0000000000c7a040_0;
    %load/vec4 v0000000000c79500_0;
    %cmp/s;
    %jmp/0xz T_42.32, 5;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c79960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c79a00_0, 0, 32;
    %load/vec4 v0000000000c7a040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
    %jmp T_42.31;
T_42.32 ;
T_42.30 ;
    %load/vec4 v0000000000c79960_0;
    %store/vec4 v0000000000c79320_0, 0, 1;
    %load/vec4 v0000000000c79a00_0;
    %store/vec4 v0000000000c790a0_0, 0, 32;
    %jmp T_42.26;
T_42.24 ;
    %load/vec4 v0000000000c79500_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.33, 4;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.35, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000c79a00_0, 0, 32;
    %jmp T_42.36;
T_42.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c79a00_0, 0, 32;
T_42.36 ;
    %jmp T_42.34;
T_42.33 ;
    %load/vec4 v0000000000c79280_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c79f00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
T_42.37 ;
    %load/vec4 v0000000000c7a040_0;
    %load/vec4 v0000000000c79500_0;
    %cmp/s;
    %jmp/0xz T_42.38, 5;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c79960_0, 0, 1;
    %load/vec4 v0000000000c79f00_0;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c79a00_0, 0, 32;
    %load/vec4 v0000000000c7a040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
    %jmp T_42.37;
T_42.38 ;
T_42.34 ;
    %load/vec4 v0000000000c79960_0;
    %store/vec4 v0000000000c79320_0, 0, 1;
    %load/vec4 v0000000000c79a00_0;
    %store/vec4 v0000000000c790a0_0, 0, 32;
    %jmp T_42.26;
T_42.25 ;
    %load/vec4 v0000000000c79500_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.39, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
T_42.41 ;
    %load/vec4 v0000000000c7a040_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_42.42, 5;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c79960_0, 0, 1;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c7a180_0, 0, 32;
    %load/vec4 v0000000000c7a040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
    %jmp T_42.41;
T_42.42 ;
    %load/vec4 v0000000000c7a180_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c79960_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c796e0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c78e20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
T_42.43 ;
    %load/vec4 v0000000000c7a040_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_42.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c78e20_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c79dc0_0, 0, 32;
    %load/vec4 v0000000000c7a040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
    %jmp T_42.43;
T_42.44 ;
    %load/vec4 v0000000000c79dc0_0;
    %store/vec4 v0000000000c795a0_0, 0, 32;
    %load/vec4 v0000000000c79960_0;
    %load/vec4 v0000000000c795a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %pad/u 32;
    %store/vec4 v0000000000c79a00_0, 0, 32;
    %jmp T_42.40;
T_42.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
T_42.45 ;
    %load/vec4 v0000000000c7a040_0;
    %load/vec4 v0000000000c79500_0;
    %cmp/s;
    %jmp/0xz T_42.46, 5;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c79960_0, 0, 1;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c79a00_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c79a00_0, 0, 32;
    %load/vec4 v0000000000c7a040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a040_0, 0, 32;
    %jmp T_42.45;
T_42.46 ;
T_42.40 ;
    %load/vec4 v0000000000c79960_0;
    %store/vec4 v0000000000c79320_0, 0, 1;
    %load/vec4 v0000000000c79a00_0;
    %store/vec4 v0000000000c790a0_0, 0, 32;
    %jmp T_42.26;
T_42.26 ;
    %pop/vec4 1;
T_42.21 ;
    %jmp T_42.4;
T_42.4 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000c695b0;
T_43 ;
    %wait E_0000000000be3270;
    %load/vec4 v0000000000c67e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %jmp T_43.2;
T_43.0 ;
    %load/vec4 v0000000000c68040_0;
    %store/vec4 v0000000000c67f00_0, 0, 32;
    %jmp T_43.2;
T_43.1 ;
    %load/vec4 v0000000000c67780_0;
    %store/vec4 v0000000000c67f00_0, 0, 32;
    %jmp T_43.2;
T_43.2 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000000000a4cf30;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcdf30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcc9f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcdb70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bcca90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bce070_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0000000000a4cf30;
T_45 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000bcddf0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %assign/vec4 v0000000000bcdf30_0, 0;
    %load/vec4 v0000000000bcddf0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %assign/vec4 v0000000000bcc9f0_0, 0;
    %load/vec4 v0000000000bcddf0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %assign/vec4 v0000000000bcdb70_0, 0;
    %load/vec4 v0000000000bcddf0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %assign/vec4 v0000000000bcca90_0, 0;
    %load/vec4 v0000000000bcde90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_45.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_45.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_45.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_45.15, 6;
    %jmp T_45.16;
T_45.0 ;
    %load/vec4 v0000000000bcc9f0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
    %jmp T_45.18;
T_45.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
T_45.18 ;
    %jmp T_45.16;
T_45.1 ;
    %load/vec4 v0000000000bcc9f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
    %jmp T_45.20;
T_45.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
T_45.20 ;
    %jmp T_45.16;
T_45.2 ;
    %load/vec4 v0000000000bcdb70_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
    %jmp T_45.22;
T_45.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
T_45.22 ;
    %jmp T_45.16;
T_45.3 ;
    %load/vec4 v0000000000bcdb70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
    %jmp T_45.24;
T_45.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
T_45.24 ;
    %jmp T_45.16;
T_45.4 ;
    %load/vec4 v0000000000bcdf30_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
    %jmp T_45.26;
T_45.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
T_45.26 ;
    %jmp T_45.16;
T_45.5 ;
    %load/vec4 v0000000000bcdf30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
    %jmp T_45.28;
T_45.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
T_45.28 ;
    %jmp T_45.16;
T_45.6 ;
    %load/vec4 v0000000000bcca90_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
    %jmp T_45.30;
T_45.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
T_45.30 ;
    %jmp T_45.16;
T_45.7 ;
    %load/vec4 v0000000000bcca90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
    %jmp T_45.32;
T_45.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
T_45.32 ;
    %jmp T_45.16;
T_45.8 ;
    %load/vec4 v0000000000bcdb70_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bcc9f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
    %jmp T_45.34;
T_45.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
T_45.34 ;
    %jmp T_45.16;
T_45.9 ;
    %load/vec4 v0000000000bcdb70_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bcc9f0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_45.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
    %jmp T_45.36;
T_45.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
T_45.36 ;
    %jmp T_45.16;
T_45.10 ;
    %load/vec4 v0000000000bcca90_0;
    %load/vec4 v0000000000bcdf30_0;
    %cmp/e;
    %jmp/0xz  T_45.37, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
    %jmp T_45.38;
T_45.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
T_45.38 ;
    %jmp T_45.16;
T_45.11 ;
    %load/vec4 v0000000000bcca90_0;
    %load/vec4 v0000000000bcdf30_0;
    %cmp/ne;
    %jmp/0xz  T_45.39, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
    %jmp T_45.40;
T_45.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
T_45.40 ;
    %jmp T_45.16;
T_45.12 ;
    %load/vec4 v0000000000bcc9f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bcdf30_0;
    %load/vec4 v0000000000bcca90_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_45.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
    %jmp T_45.42;
T_45.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
T_45.42 ;
    %jmp T_45.16;
T_45.13 ;
    %load/vec4 v0000000000bcc9f0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bcdf30_0;
    %load/vec4 v0000000000bcca90_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_45.43, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
    %jmp T_45.44;
T_45.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
T_45.44 ;
    %jmp T_45.16;
T_45.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
    %jmp T_45.16;
T_45.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bce070_0, 0;
    %jmp T_45.16;
T_45.16 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0000000000a4d0c0;
T_46 ;
    %wait E_0000000000be3070;
    %load/vec4 v0000000000bccbd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bcd670_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bcdfd0_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bcdfd0_0, 0, 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000a4f690;
T_47 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000bcc8b0_0;
    %assign/vec4 v0000000000bcc450_0, 0;
    %load/vec4 v0000000000bcc6d0_0;
    %assign/vec4 v0000000000bcd030_0, 0;
    %load/vec4 v0000000000bcc950_0;
    %assign/vec4 v0000000000bcc770_0, 0;
    %load/vec4 v0000000000bce110_0;
    %assign/vec4 v0000000000bcc4f0_0, 0;
    %load/vec4 v0000000000bcd850_0;
    %assign/vec4 v0000000000bcd210_0, 0;
    %load/vec4 v0000000000bccc70_0;
    %assign/vec4 v0000000000bcd2b0_0, 0;
    %load/vec4 v0000000000bccb30_0;
    %assign/vec4 v0000000000bcc590_0, 0;
    %jmp T_47;
    .thread T_47;
    .scope S_0000000000aa0690;
T_48 ;
    %wait E_0000000000be34f0;
    %load/vec4 v0000000000c67c80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_48.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_48.1, 4;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000c68720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.3, 8;
    %load/vec4 v0000000000c67a00_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c68a40_0;
    %store/vec4a v0000000000c67fa0, 4, 0;
    %jmp T_48.4;
T_48.3 ;
    %ix/getv 4, v0000000000c68a40_0;
    %load/vec4a v0000000000c67fa0, 4;
    %pad/u 32;
    %store/vec4 v0000000000c68c20_0, 0, 32;
T_48.4 ;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000c68720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.5, 8;
    %load/vec4 v0000000000c67a00_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000c68a40_0;
    %store/vec4a v0000000000c67fa0, 4, 0;
    %load/vec4 v0000000000c67a00_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000c68a40_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c67fa0, 4, 0;
    %load/vec4 v0000000000c67a00_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000c68a40_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c67fa0, 4, 0;
    %load/vec4 v0000000000c67a00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000c68a40_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c67fa0, 4, 0;
    %jmp T_48.6;
T_48.5 ;
    %load/vec4 v0000000000c68a40_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c67fa0, 4;
    %load/vec4 v0000000000c68a40_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c67fa0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c68a40_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c67fa0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c68a40_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c67fa0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c68c20_0, 0, 32;
T_48.6 ;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000c69d80;
T_49 ;
    %wait E_0000000000be38f0;
    %load/vec4 v0000000000c680e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000c68900_0;
    %store/vec4 v0000000000c67820_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000c68ae0_0;
    %store/vec4 v0000000000c67820_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000a473c0;
T_50 ;
    %wait E_0000000000be1af0;
    %load/vec4 v0000000000c0ff00_0;
    %assign/vec4 v0000000000c0f0a0_0, 0;
    %load/vec4 v0000000000c0eba0_0;
    %assign/vec4 v0000000000c0f460_0, 0;
    %load/vec4 v0000000000c0f3c0_0;
    %assign/vec4 v0000000000c0f320_0, 0;
    %load/vec4 v0000000000c0f140_0;
    %assign/vec4 v0000000000c105e0_0, 0;
    %load/vec4 v0000000000c0eb00_0;
    %assign/vec4 v0000000000c0ef60_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0000000000c69740;
T_51 ;
    %wait E_0000000000be3930;
    %load/vec4 v0000000000c6be20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %jmp T_51.2;
T_51.0 ;
    %load/vec4 v0000000000c678c0_0;
    %store/vec4 v0000000000c6c320_0, 0, 32;
    %jmp T_51.2;
T_51.1 ;
    %load/vec4 v0000000000c67960_0;
    %store/vec4 v0000000000c6c320_0, 0, 32;
    %jmp T_51.2;
T_51.2 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000aa0820;
T_52 ;
    %wait E_0000000000be3870;
    %load/vec4 v0000000000c68680_0;
    %load/vec4 v0000000000c682c0_0;
    %load/vec4 v0000000000c685e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c69120_0;
    %load/vec4 v0000000000c685e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c675a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c68b80_0, 0, 1;
T_52.0 ;
    %load/vec4 v0000000000c68860_0;
    %load/vec4 v0000000000c682c0_0;
    %load/vec4 v0000000000c685e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c69120_0;
    %load/vec4 v0000000000c685e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c68400_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c67b40_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c69080_0, 0, 2;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0000000000c69440_0;
    %load/vec4 v0000000000c682c0_0;
    %load/vec4 v0000000000c691c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c69120_0;
    %load/vec4 v0000000000c691c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c68400_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c67b40_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c69080_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0000000000c67640_0;
    %load/vec4 v0000000000c682c0_0;
    %load/vec4 v0000000000c68180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c69120_0;
    %load/vec4 v0000000000c68180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c68400_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c67b40_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c69080_0, 0, 2;
    %jmp T_52.7;
T_52.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c68400_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c67b40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c69080_0, 0, 2;
T_52.7 ;
T_52.5 ;
T_52.3 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0000000000a4cda0;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c76ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c78560_0, 0, 1;
    %end;
    .thread T_53;
    .scope S_0000000000a4cda0;
T_54 ;
    %vpi_func 2 88 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c78060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c7a220_0, 0, 32;
T_54.0 ;
    %vpi_func 2 90 "$feof" 32, v0000000000c78060_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_54.1, 8;
    %vpi_func 2 91 "$fscanf" 32, v0000000000c78060_0, "%b", v0000000000c77a20_0 {0 0 0};
    %store/vec4 v0000000000c77980_0, 0, 32;
    %load/vec4 v0000000000c77a20_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c7a220_0;
    %store/vec4a v0000000000c6c1e0, 4, 0;
    %load/vec4 v0000000000c7a220_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c7a220_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 2 96 "$fclose", v0000000000c78060_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c76b20_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c76b20_0;
    %store/vec4 v0000000000c7a220_0, 0, 32;
    %end;
    .thread T_54;
    .scope S_0000000000a4cda0;
T_55 ;
    %delay 22, 0;
    %vpi_call 2 103 "$finish" {0 0 0};
    %end;
    .thread T_55;
    .scope S_0000000000a4cda0;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c76ee0_0, 0, 1;
    %pushi/vec4 22, 0, 32;
T_56.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_56.1, 5;
    %jmp/1 T_56.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1, 0;
    %load/vec4 v0000000000c76ee0_0;
    %inv;
    %store/vec4 v0000000000c76ee0_0, 0, 1;
    %jmp T_56.0;
T_56.1 ;
    %pop/vec4 1;
    %end;
    .thread T_56;
    .scope S_0000000000a4cda0;
T_57 ;
    %fork t_1, S_0000000000a4cda0;
    %fork t_2, S_0000000000a4cda0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c78560_0, 0, 1;
    %end;
t_2 ;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c78560_0, 0, 1;
    %end;
    .scope S_0000000000a4cda0;
t_0 ;
    %end;
    .thread T_57;
    .scope S_0000000000a4cda0;
T_58 ;
    %vpi_call 2 123 "$display", "\012\012                    ------------------ID State-------------------            ------------------EX State------------------           --------MEM State------          -------WB State-------       -------Instruction-------" {0 0 0};
    %vpi_call 2 124 "$display", "         PC      B_instr | shift_imm |   alu  | load | R F | mem_r_w           shift_imm | alu  | load | R F | mem_r_w                load | R F | mem_r_w                load | R F              " {0 0 0};
    %vpi_call 2 125 "$monitor", "%d           %b   |     %b     |  %b  |  %b   |  %b  |  %b                      %b  | %b |   %b  |  %b  | %b                         %b |  %b  | %b                         %b |  %b             %b", v0000000000c770c0_0, v0000000000c79b40_0, &PV<v0000000000c79780_0, 6, 1>, &PV<v0000000000c79780_0, 2, 4>, &PV<v0000000000c79780_0, 1, 1>, &PV<v0000000000c79780_0, 0, 1>, v0000000000c76940_0, v0000000000c79000_0, v0000000000c79e60_0, v0000000000c79460_0, v0000000000c7a4a0_0, v0000000000c79820_0, v0000000000c787e0_0, v0000000000c78740_0, v0000000000c77520_0, v0000000000c77340_0, v0000000000c775c0_0, v0000000000c78ec0_0 {0 0 0};
    %end;
    .thread T_58;
    .scope S_0000000000a4cda0;
T_59 ;
    %end;
    .thread T_59;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ppu.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
