```

░▒▓███████▓▒░░▒▓█▓▒░░▒▓███████▓▒░░▒▓██████▓▒░░▒▓█▓▒░░▒▓█▓▒░▒▓███████▓▒░░▒▓███████▓▒░░▒▓█▓▒░ 
░▒▓█▓▒░░▒▓█▓▒░▒▓█▓▒░▒▓█▓▒░      ░▒▓█▓▒░░▒▓█▓▒░▒▓█▓▒░░▒▓█▓▒░      ░▒▓█▓▒░      ░▒▓█▓▒░▒▓█▓▒░ 
░▒▓█▓▒░░▒▓█▓▒░▒▓█▓▒░▒▓█▓▒░      ░▒▓█▓▒░       ░▒▓█▓▒▒▓█▓▒░       ░▒▓█▓▒░      ░▒▓█▓▒░▒▓█▓▒░ 
░▒▓███████▓▒░░▒▓█▓▒░░▒▓██████▓▒░░▒▓█▓▒░       ░▒▓█▓▒▒▓█▓▒░░▒▓███████▓▒░ ░▒▓██████▓▒░░▒▓█▓▒░ 
░▒▓█▓▒░░▒▓█▓▒░▒▓█▓▒░      ░▒▓█▓▒░▒▓█▓▒░        ░▒▓█▓▓█▓▒░        ░▒▓█▓▒░▒▓█▓▒░      ░▒▓█▓▒░ 
░▒▓█▓▒░░▒▓█▓▒░▒▓█▓▒░      ░▒▓█▓▒░▒▓█▓▒░░▒▓█▓▒░ ░▒▓█▓▓█▓▒░        ░▒▓█▓▒░▒▓█▓▒░      ░▒▓█▓▒░ 
░▒▓█▓▒░░▒▓█▓▒░▒▓█▓▒░▒▓███████▓▒░ ░▒▓██████▓▒░   ░▒▓██▓▒░  ░▒▓███████▓▒░░▒▓████████▓▒░▒▓█▓▒░ 
                                                                                
```
                                                                                        


<pre>
# RISCv-32i

Replica of RISCV-32i CPU written in Verilog, along with an assembler written in zig,
  an interpreter [WIP] & OS kernel [WIP].

In another way, this repo is an attemt to create a more feature-rich & complete system
  from the initial work of https://www.fromthetransistor.com , 
  
and thus this repo is also an inspired exploration after reading github.com/geohot/fromthetransistor

</pre>

<pre>
# Resources

- https://www.nand2tetris.org
- https://books.google.co.in/books/about/Operating_Systems.html?id=0a-ouwEACAAJ&redir_esc=y
- https://www.google.co.in/books/edition/Computer_Systems/M5wVnwEACAAJ?hl=en
  
</pre>
