// Seed: 1974366906
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_26;
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd14,
    parameter id_5  = 32'd76,
    parameter id_6  = 32'd16
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14
);
  inout wire id_14;
  input wire _id_13;
  input wire id_12;
  inout reg id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire _id_6;
  output wire _id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  initial
    if (1) id_11 = id_3;
    else begin : LABEL_0
      id_1[id_13+-1] = id_3;
    end
  module_0 modCall_1 (
      id_14,
      id_14,
      id_4,
      id_9,
      id_9,
      id_10,
      id_4,
      id_4,
      id_14,
      id_4,
      id_14,
      id_9,
      id_4,
      id_14,
      id_4,
      id_9,
      id_14,
      id_14,
      id_2,
      id_14,
      id_14,
      id_9,
      id_9,
      id_14,
      id_4
  );
  wire [id_5 : id_6] id_15;
endmodule
