Fitter report for ghrd_4sgx230
Thu Nov  4 06:47:34 2010
Quartus II Version 10.1 Build 149 11/03/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. HardCopy Device Resource Guide
 12. Pin-Out File
 13. Fitter Resource Usage Summary
 14. Fitter Partition Statistics
 15. Input Pins
 16. Output Pins
 17. Bidir Pins
 18. Dual Purpose and Dedicated Pins
 19. I/O Bank Usage
 20. All Package Pins
 21. PLL Summary
 22. PLL Usage
 23. DLL Summary
 24. DQS Summary
 25. Differential I/O Receiver with Dynamic Phase Alignment
 26. Differential I/O Transmitter
 27. Output Pin Default Load For Reported TCO
 28. Fitter Resource Utilization by Entity
 29. Delay Chain Summary
 30. Pad To Core Delay Chain Fanout
 31. Control Signals
 32. Global & Other Fast Signals
 33. Non-Global High Fan-Out Signals
 34. Fitter RAM Summary
 35. |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tlb_miss_ram_1k:the_tlb_miss_ram_1k|altsyncram:the_altsyncram|altsyncram_9t52:auto_generated|ALTSYNCRAM
 36. |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_72g1:auto_generated|ALTSYNCRAM
 37. Fitter DSP Block Usage Summary
 38. DSP Block Details
 39. Interconnect Usage Summary
 40. LAB Logic Elements
 41. LAB-wide Signals
 42. LAB Signals Sourced
 43. LAB Signals Sourced Out
 44. LAB Distinct Inputs
 45. I/O Rules Summary
 46. I/O Rules Details
 47. I/O Rules Matrix
 48. Fitter Device Options
 49. Operating Settings and Conditions
 50. Estimated Delay Added for Hold Timing Summary
 51. Estimated Delay Added for Hold Timing Details
 52. Fitter Messages
 53. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+-----------------------------------+-------------------------------------------+
; Fitter Status                     ; Successful - Thu Nov  4 06:47:32 2010     ;
; Quartus II Version                ; 10.1 Build 149 11/03/2010 SJ Full Version ;
; Revision Name                     ; ghrd_4sgx230                              ;
; Top-level Entity Name             ; ghrd_4sgx230                              ;
; Family                            ; Stratix IV                                ;
; Device                            ; EP4SGX230KF40C2                           ;
; Timing Models                     ; Final                                     ;
; Logic utilization                 ; 9 %                                       ;
;     Combinational ALUTs           ; 12,106 / 182,400 ( 7 % )                  ;
;     Memory ALUTs                  ; 207 / 91,200 ( < 1 % )                    ;
;     Dedicated logic registers     ; 11,462 / 182,400 ( 6 % )                  ;
; Total registers                   ; 11677                                     ;
; Total pins                        ; 139 / 888 ( 16 % )                        ;
; Total virtual pins                ; 0                                         ;
; Total block memory bits           ; 834,936 / 14,625,792 ( 6 % )              ;
; DSP block 18-bit elements         ; 4 / 1,288 ( < 1 % )                       ;
; Total GXB Receiver Channel PCS    ; 0 / 24 ( 0 % )                            ;
; Total GXB Receiver Channel PMA    ; 0 / 36 ( 0 % )                            ;
; Total GXB Transmitter Channel PCS ; 0 / 24 ( 0 % )                            ;
; Total GXB Transmitter Channel PMA ; 0 / 36 ( 0 % )                            ;
; Total PLLs                        ; 3 / 8 ( 38 % )                            ;
; Total DLLs                        ; 1 / 4 ( 25 % )                            ;
+-----------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                                                                ;
+----------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+
; Option                                                                     ; Setting                                                 ; Default Value                                           ;
+----------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+
; Device                                                                     ; EP4SGX230KF40C2                                         ;                                                         ;
; Maximum processors allowed for parallel compilation                        ; All                                                     ;                                                         ;
; Minimum Core Junction Temperature                                          ; 0                                                       ;                                                         ;
; Maximum Core Junction Temperature                                          ; 85                                                      ;                                                         ;
; Fit Attempts to Skip                                                       ; 0                                                       ; 0.0                                                     ;
; Device I/O Standard                                                        ; 2.5 V                                                   ;                                                         ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                                      ; Off                                                     ;
; Perform Register Duplication for Performance                               ; On                                                      ; Off                                                     ;
; Perform Register Retiming for Performance                                  ; On                                                      ; Off                                                     ;
; Perform Asynchronous Signal Pipelining                                     ; On                                                      ; Off                                                     ;
; Fitter Effort                                                              ; Standard Fit                                            ; Auto Fit                                                ;
; Physical Synthesis Effort Level                                            ; Extra                                                   ; Normal                                                  ;
; Use smart compilation                                                      ; Off                                                     ; Off                                                     ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                                      ; On                                                      ;
; Enable compact report table                                                ; Off                                                     ; Off                                                     ;
; Use TimeQuest Timing Analyzer                                              ; On                                                      ; On                                                      ;
; Auto Merge PLLs                                                            ; On                                                      ; On                                                      ;
; Router Timing Optimization Level                                           ; Normal                                                  ; Normal                                                  ;
; Placement Effort Multiplier                                                ; 1.0                                                     ; 1.0                                                     ;
; Router Effort Multiplier                                                   ; 1.0                                                     ; 1.0                                                     ;
; Optimize Hold Timing                                                       ; All Paths                                               ; All Paths                                               ;
; Optimize Multi-Corner Timing                                               ; Off                                                     ; Off                                                     ;
; Auto RAM to MLAB Conversion                                                ; On                                                      ; On                                                      ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                                    ; Auto                                                    ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                                    ; Care                                                    ;
; Programmable Power Technology Optimization                                 ; Force All Tiles with Failing Timing Paths to High Speed ; Force All Tiles with Failing Timing Paths to High Speed ;
; Programmable Power Maximum High-Speed Fraction of Used LAB Tiles           ; 1.0                                                     ; 1.0                                                     ;
; PowerPlay Power Optimization                                               ; Normal compilation                                      ; Normal compilation                                      ;
; SSN Optimization                                                           ; Off                                                     ; Off                                                     ;
; Optimize Timing                                                            ; Normal compilation                                      ; Normal compilation                                      ;
; Optimize Timing for ECOs                                                   ; Off                                                     ; Off                                                     ;
; Regenerate full fit report during ECO compiles                             ; Off                                                     ; Off                                                     ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                                  ; Normal                                                  ;
; Limit to One Fitting Attempt                                               ; Off                                                     ; Off                                                     ;
; Final Placement Optimizations                                              ; Automatically                                           ; Automatically                                           ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                                           ; Automatically                                           ;
; Fitter Initial Placement Seed                                              ; 1                                                       ; 1                                                       ;
; Weak Pull-Up Resistor                                                      ; Off                                                     ; Off                                                     ;
; Enable Bus-Hold Circuitry                                                  ; Off                                                     ; Off                                                     ;
; Auto Packed Registers                                                      ; Auto                                                    ; Auto                                                    ;
; Auto Delay Chains                                                          ; On                                                      ; On                                                      ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                                     ; Off                                                     ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                                     ; Off                                                     ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                                     ; Off                                                     ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                                     ; Off                                                     ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                                    ; Auto                                                    ;
; Auto Register Duplication                                                  ; Auto                                                    ; Auto                                                    ;
; Auto Global Clock                                                          ; On                                                      ; On                                                      ;
; Auto Global Register Control Signals                                       ; On                                                      ; On                                                      ;
; Generate GXB Reconfig MIF                                                  ; Off                                                     ; Off                                                     ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up                   ; As input tri-stated with weak pull-up                   ;
; Stop After Congestion Map Generation                                       ; Off                                                     ; Off                                                     ;
; Synchronizer Identification                                                ; Off                                                     ; Off                                                     ;
; Enable Beneficial Skew Optimization                                        ; On                                                      ; On                                                      ;
; Optimize Design for Metastability                                          ; On                                                      ; On                                                      ;
; M144K Block Read Clock Duty Cycle Dependency                               ; Off                                                     ; Off                                                     ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                                     ; Off                                                     ;
; Clamping Diode                                                             ; Off                                                     ; Off                                                     ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                                     ; Off                                                     ;
+----------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.34        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  20.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+-------------------+--------------------------------------+
; Pin Name          ; Reason                               ;
+-------------------+--------------------------------------+
; enet_mdc          ; Missing drive strength and slew rate ;
; enet_tx_p         ; Missing drive strength and slew rate ;
; enet_resetn       ; Missing drive strength and slew rate ;
; ddr3top_addr[0]   ; Missing slew rate                    ;
; ddr3top_addr[1]   ; Missing slew rate                    ;
; ddr3top_addr[2]   ; Missing slew rate                    ;
; ddr3top_addr[3]   ; Missing slew rate                    ;
; ddr3top_addr[4]   ; Missing slew rate                    ;
; ddr3top_addr[5]   ; Missing slew rate                    ;
; ddr3top_addr[6]   ; Missing slew rate                    ;
; ddr3top_addr[7]   ; Missing slew rate                    ;
; ddr3top_addr[8]   ; Missing slew rate                    ;
; ddr3top_addr[9]   ; Missing slew rate                    ;
; ddr3top_addr[10]  ; Missing slew rate                    ;
; ddr3top_addr[11]  ; Missing slew rate                    ;
; ddr3top_addr[12]  ; Missing slew rate                    ;
; ddr3top_ba[0]     ; Missing slew rate                    ;
; ddr3top_ba[1]     ; Missing slew rate                    ;
; ddr3top_ba[2]     ; Missing slew rate                    ;
; ddr3top_cas_n     ; Missing slew rate                    ;
; ddr3top_cke       ; Missing slew rate                    ;
; ddr3top_cs_n      ; Missing slew rate                    ;
; ddr3top_odt       ; Missing slew rate                    ;
; ddr3top_ras_n     ; Missing slew rate                    ;
; ddr3top_reset_n   ; Missing slew rate                    ;
; ddr3top_we_n      ; Missing slew rate                    ;
; led_pio[0]        ; Missing drive strength and slew rate ;
; led_pio[1]        ; Missing drive strength and slew rate ;
; led_pio[2]        ; Missing drive strength and slew rate ;
; led_pio[3]        ; Missing drive strength and slew rate ;
; led_pio[4]        ; Missing drive strength and slew rate ;
; led_pio[5]        ; Missing drive strength and slew rate ;
; led_pio[6]        ; Missing drive strength and slew rate ;
; led_pio[7]        ; Missing drive strength and slew rate ;
; led_pio[8]        ; Missing drive strength and slew rate ;
; led_pio[9]        ; Missing drive strength and slew rate ;
; led_pio[10]       ; Missing drive strength and slew rate ;
; led_pio[11]       ; Missing drive strength and slew rate ;
; led_pio[12]       ; Missing drive strength and slew rate ;
; led_pio[13]       ; Missing drive strength and slew rate ;
; led_pio[14]       ; Missing drive strength and slew rate ;
; led_pio[15]       ; Missing drive strength and slew rate ;
; flash_oen         ; Missing drive strength and slew rate ;
; flash_cen         ; Missing drive strength and slew rate ;
; fsm_a[0]          ; Missing drive strength and slew rate ;
; fsm_a[1]          ; Missing drive strength and slew rate ;
; fsm_a[2]          ; Missing drive strength and slew rate ;
; fsm_a[3]          ; Missing drive strength and slew rate ;
; fsm_a[4]          ; Missing drive strength and slew rate ;
; fsm_a[5]          ; Missing drive strength and slew rate ;
; fsm_a[6]          ; Missing drive strength and slew rate ;
; fsm_a[7]          ; Missing drive strength and slew rate ;
; fsm_a[8]          ; Missing drive strength and slew rate ;
; fsm_a[9]          ; Missing drive strength and slew rate ;
; fsm_a[10]         ; Missing drive strength and slew rate ;
; fsm_a[11]         ; Missing drive strength and slew rate ;
; fsm_a[12]         ; Missing drive strength and slew rate ;
; fsm_a[13]         ; Missing drive strength and slew rate ;
; fsm_a[14]         ; Missing drive strength and slew rate ;
; fsm_a[15]         ; Missing drive strength and slew rate ;
; fsm_a[16]         ; Missing drive strength and slew rate ;
; fsm_a[17]         ; Missing drive strength and slew rate ;
; fsm_a[18]         ; Missing drive strength and slew rate ;
; fsm_a[19]         ; Missing drive strength and slew rate ;
; fsm_a[20]         ; Missing drive strength and slew rate ;
; fsm_a[21]         ; Missing drive strength and slew rate ;
; fsm_a[22]         ; Missing drive strength and slew rate ;
; fsm_a[23]         ; Missing drive strength and slew rate ;
; fsm_a[24]         ; Missing drive strength and slew rate ;
; fsm_a[25]         ; Missing drive strength and slew rate ;
; flash_wen         ; Missing drive strength and slew rate ;
; txd_from_the_uart ; Missing drive strength and slew rate ;
; enet_mdio         ; Missing drive strength and slew rate ;
; fsm_d[0]          ; Missing drive strength and slew rate ;
; fsm_d[1]          ; Missing drive strength and slew rate ;
; fsm_d[2]          ; Missing drive strength and slew rate ;
; fsm_d[3]          ; Missing drive strength and slew rate ;
; fsm_d[4]          ; Missing drive strength and slew rate ;
; fsm_d[5]          ; Missing drive strength and slew rate ;
; fsm_d[6]          ; Missing drive strength and slew rate ;
; fsm_d[7]          ; Missing drive strength and slew rate ;
; fsm_d[8]          ; Missing drive strength and slew rate ;
; fsm_d[9]          ; Missing drive strength and slew rate ;
; fsm_d[10]         ; Missing drive strength and slew rate ;
; fsm_d[11]         ; Missing drive strength and slew rate ;
; fsm_d[12]         ; Missing drive strength and slew rate ;
; fsm_d[13]         ; Missing drive strength and slew rate ;
; fsm_d[14]         ; Missing drive strength and slew rate ;
; fsm_d[15]         ; Missing drive strength and slew rate ;
+-------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------------+----------------------------------------+--------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Action          ; Operation          ; Reason                                 ; Node Port    ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------------+----------------------------------------+--------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_5bj1:auto_generated|q_b[0]                                                                                                                                                                                                                                                                                                                        ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_5bj1:auto_generated|q_b[1]                                                                                                                                                                                                                                                                                                                        ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_ctrl_rot                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_kd73:auto_generated|mac_out5                                                                                                                                                                                                                                                                                                             ; ROTATE           ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Location assignment                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|gen_ddr_obuf.dq_obuf_inst                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Location assignment                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|gen_ddr_obuf.dq_obuf_inst                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Location assignment                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|gen_ddr_obuf.dq_obuf_inst                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Location assignment                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|gen_ddr_obuf.dq_obuf_inst                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Location assignment                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|gen_ddr_obuf.dq_obuf_inst                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Location assignment                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|gen_ddr_obuf.dq_obuf_inst                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Location assignment                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|gen_ddr_obuf.dq_obuf_inst                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Location assignment                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|gen_ddr_obuf.dq_obuf_inst                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Location assignment                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|gen_ddr_obuf.dq_obuf_inst                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Location assignment                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|gen_ddr_obuf.dq_obuf_inst                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Location assignment                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|gen_ddr_obuf.dq_obuf_inst                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Location assignment                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|gen_ddr_obuf.dq_obuf_inst                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Location assignment                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|gen_ddr_obuf.dq_obuf_inst                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Location assignment                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|gen_ddr_obuf.dq_obuf_inst                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Location assignment                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|gen_ddr_obuf.dq_obuf_inst                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Location assignment                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|gen_ddr_obuf.dq_obuf_inst                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|dqs_oe_aligned_reg                                                                                                                                                                                              ; Packed Register ; Register Packing   ; Location assignment                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|obuf                                                                                                                                                  ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oe_aligned_reg                                                                                                                                                                                 ; Packed Register ; Register Packing   ; Location assignment                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|obuf                                                                                                                                     ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|dqs_oe_aligned_reg                                                                                                                                                                                              ; Packed Register ; Register Packing   ; Location assignment                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|obuf                                                                                                                                                  ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oe_aligned_reg                                                                                                                                                                                 ; Packed Register ; Register Packing   ; Location assignment                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|obuf                                                                                                                                     ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|dpram_ki21:FIFOram|altsyncram_oul1:altsyncram1|q_b[0]                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|dpram_ki21:FIFOram|altsyncram_oul1:altsyncram1|q_b[1]                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|dpram_ki21:FIFOram|altsyncram_oul1:altsyncram1|q_b[2]                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|dpram_ki21:FIFOram|altsyncram_oul1:altsyncram1|q_b[3]                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|dpram_ki21:FIFOram|altsyncram_oul1:altsyncram1|q_b[4]                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|dpram_ki21:FIFOram|altsyncram_oul1:altsyncram1|q_b[5]                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|dpram_ki21:FIFOram|altsyncram_oul1:altsyncram1|q_b[6]                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|dpram_ki21:FIFOram|altsyncram_oul1:altsyncram1|q_b[7]                                                                                                                                                                                                                                      ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle                                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; fsm_d[0]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle                                                                                                                                                                                                                                                                                                                                                                                                          ; Inverted        ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; fsm_d[1]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; fsm_d[2]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; fsm_d[3]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; fsm_d[4]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; fsm_d[5]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; fsm_d[6]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; fsm_d[7]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; fsm_d[8]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; fsm_d[9]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                                             ; Inverted        ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; fsm_d[10]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; fsm_d[11]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; fsm_d[12]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; fsm_d[13]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; fsm_d[14]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ; fsm_d[15]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; OE               ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                                            ; Inverted        ; Register Packing   ; Fast Output Enable Register assignment ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_outgoing_tb_fsm_data[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_d[0]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_outgoing_tb_fsm_data[1]                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_d[1]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_outgoing_tb_fsm_data[2]                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_d[2]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_outgoing_tb_fsm_data[3]                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_d[3]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_outgoing_tb_fsm_data[4]                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_d[4]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_outgoing_tb_fsm_data[5]                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_d[5]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_outgoing_tb_fsm_data[6]                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_d[6]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_outgoing_tb_fsm_data[7]                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_d[7]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_outgoing_tb_fsm_data[8]                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_d[8]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_outgoing_tb_fsm_data[9]                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_d[9]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_outgoing_tb_fsm_data[10]                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_d[10]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_outgoing_tb_fsm_data[11]                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_d[11]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_outgoing_tb_fsm_data[12]                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_d[12]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_outgoing_tb_fsm_data[13]                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_d[13]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_outgoing_tb_fsm_data[14]                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_d[14]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_outgoing_tb_fsm_data[15]                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_d[15]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|incoming_tb_fsm_data[0]                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing   ; Fast Input Register assignment         ; Q            ;                ; fsm_d[0]~input                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|incoming_tb_fsm_data[1]                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing   ; Fast Input Register assignment         ; Q            ;                ; fsm_d[1]~input                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|incoming_tb_fsm_data[2]                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing   ; Fast Input Register assignment         ; Q            ;                ; fsm_d[2]~input                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|incoming_tb_fsm_data[3]                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing   ; Fast Input Register assignment         ; Q            ;                ; fsm_d[3]~input                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|incoming_tb_fsm_data[4]                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing   ; Fast Input Register assignment         ; Q            ;                ; fsm_d[4]~input                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|incoming_tb_fsm_data[5]                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing   ; Fast Input Register assignment         ; Q            ;                ; fsm_d[5]~input                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|incoming_tb_fsm_data[6]                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing   ; Fast Input Register assignment         ; Q            ;                ; fsm_d[6]~input                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|incoming_tb_fsm_data[7]                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing   ; Fast Input Register assignment         ; Q            ;                ; fsm_d[7]~input                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|incoming_tb_fsm_data[8]                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing   ; Fast Input Register assignment         ; Q            ;                ; fsm_d[8]~input                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|incoming_tb_fsm_data[9]                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing   ; Fast Input Register assignment         ; Q            ;                ; fsm_d[9]~input                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|incoming_tb_fsm_data[10]                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing   ; Fast Input Register assignment         ; Q            ;                ; fsm_d[10]~input                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; O                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|incoming_tb_fsm_data[11]                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing   ; Fast Input Register assignment         ; Q            ;                ; fsm_d[11]~input                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; O                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|incoming_tb_fsm_data[12]                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing   ; Fast Input Register assignment         ; Q            ;                ; fsm_d[12]~input                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; O                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|incoming_tb_fsm_data[13]                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing   ; Fast Input Register assignment         ; Q            ;                ; fsm_d[13]~input                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; O                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|incoming_tb_fsm_data[14]                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing   ; Fast Input Register assignment         ; Q            ;                ; fsm_d[14]~input                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; O                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|incoming_tb_fsm_data[15]                                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing   ; Fast Input Register assignment         ; Q            ;                ; fsm_d[15]~input                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; O                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|select_n_to_the_ext_flash_1                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|select_n_to_the_ext_flash_1~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|select_n_to_the_ext_flash_1                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[25]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[1]                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[1]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[2]                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[2]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[3]                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[3]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[4]                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[4]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[5]                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[5]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[6]                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[6]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[7]                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[7]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[8]                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[8]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[9]                                                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[9]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[10]                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[10]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[11]                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[11]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[12]                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[12]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[13]                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[13]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[14]                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[14]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[15]                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[15]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[16]                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[16]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[17]                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[17]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[18]                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[18]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[19]                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[19]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[20]                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[20]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[21]                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[21]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[22]                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[22]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[23]                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[23]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_address[24]                                                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; fsm_a[24]~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_readn                                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; flash_oen~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_readn                                                                                                                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_writen                                                                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ; flash_wen~output                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_writen                                                                                                                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing   ; Fast Output Register assignment        ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_tx_converter:U_TXCV|pcs_data[0]                                                                                                                                                                                        ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_qhh1:auto_generated|q_b[0]                                       ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_tx_converter:U_TXCV|pcs_data[1]                                                                                                                                                                                        ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_qhh1:auto_generated|q_b[1]                                       ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_tx_converter:U_TXCV|pcs_data[2]                                                                                                                                                                                        ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_qhh1:auto_generated|q_b[2]                                       ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_tx_converter:U_TXCV|pcs_data[3]                                                                                                                                                                                        ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_qhh1:auto_generated|q_b[3]                                       ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_tx_converter:U_TXCV|pcs_data[4]                                                                                                                                                                                        ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_qhh1:auto_generated|q_b[4]                                       ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_tx_converter:U_TXCV|pcs_data[5]                                                                                                                                                                                        ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_qhh1:auto_generated|q_b[5]                                       ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_tx_converter:U_TXCV|pcs_data[6]                                                                                                                                                                                        ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_qhh1:auto_generated|q_b[6]                                       ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_tx_converter:U_TXCV|pcs_data[7]                                                                                                                                                                                        ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_qhh1:auto_generated|q_b[7]                                       ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_tx_converter:U_TXCV|pcs_en                                                                                                                                                                                             ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_qhh1:auto_generated|q_b[8]                                       ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_tx_converter:U_TXCV|pcs_err                                                                                                                                                                                            ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_qhh1:auto_generated|q_b[9]                                       ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_stat[0]                                                                                                                                                                                          ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4nj1:auto_generated|q_b[0] ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_stat[1]                                                                                                                                                                                          ; Packed Register ; Register Packing   ; Timing optimization                    ; Q            ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4nj1:auto_generated|q_b[1] ; PORTBDATAOUT     ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_div_rem_den_sum_diff[0]~32                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|Add3~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|Add9~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|Add10~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_regnum_b_cmp_F~0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Physical Synthesis ; Timing optimization                    ; COMBOUT      ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_regnum_b_cmp_F~0_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                                ; COMBOUT          ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_regnum_b_cmp_F~0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted         ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|F_iw[24]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Physical Synthesis ; Timing optimization                    ; COMBOUT      ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|F_iw[24]~9_Duplicate_21                                                                                                                                                                                                                                                                                                                                                                                       ; COMBOUT          ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|F_iw[24]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Physical Synthesis ; Timing optimization                    ; COMBOUT      ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|F_iw[24]~9_Duplicate_23                                                                                                                                                                                                                                                                                                                                                                                       ; COMBOUT          ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|F_iw_b_rf[2]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Physical Synthesis ; Timing optimization                    ; COMBOUT      ;                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|F_iw_b_rf[2]~2_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                                    ; COMBOUT          ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|F_iw_b_rf[2]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted         ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|icm0_address[2]~14                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|Add1~2                                                                         ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|general_counter~5                                                              ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|Add1~2                                                                         ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|general_counter~5                                                              ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|Add1~2                                                                         ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|general_counter~5                                                              ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|Add1~2                                                                         ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|general_counter~5                                                              ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|Add1~2                                                                         ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|general_counter~5                                                              ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|Add1~2                                                                         ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|general_counter~5                                                              ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|Add1~2                                                                         ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|general_counter~5                                                              ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|Add1~2                                                                         ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|general_counter~6                                                              ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|Add0~2                                                                                                                                                                                                                                              ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|wr_addr[0]~0                                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_rdata_valid:rdv_pipe|Add0~2                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_rdata_valid:rdv_pipe|wr_addr[0]~0                                                                                                                                                                                                                                                         ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|Add0~2                                                                                                                                                                                 ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|refresh_count~8                                                                                                                                                                        ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|Add1~2                                                                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|Add6~2                                                                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|Add7~2                                                                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|milisecond_tick_gen_count~0                                                                                                                                                              ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|timeout_counter[0]~0                                                                                                                                                                     ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|tracking_ms_counter~8                                                                                                                                                                    ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add0~2                                                                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add2~2                                                                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add3~2                                                                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add4~2                                                                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add5~1                                                                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add5~2                                                                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add6~1                                                                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add8~3                                                                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add9~1                                                                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add10~2                                                                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add11~2                                                                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add12~2                                                                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add13~3                                                                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add15~2                                                                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add16~2                                                                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add17~2                                                                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add18~2                                                                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add19~2                                                                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add20~2                                                                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add22~2                                                                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add24~1                                                                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Add24~2                                                                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|LessThan8~0                                                                                                                                                                              ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Selector7~0                                                                                                                                                                              ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Selector47~1                                                                                                                                                                             ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Selector67~0                                                                                                                                                                             ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Selector67~1                                                                                                                                                                             ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Selector67~2                                                                                                                                                                             ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Selector126~1                                                                                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Selector129~0                                                                                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Selector187~0                                                                                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Selector187~1                                                                                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_setup[0]~0                                                                                                                                                                 ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_mimic_delta~7                                                                                                                                                                        ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_req_rsc_shift~3                                                                                                                                                                      ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_req_rsc_shift~4                                                                                                                                                                      ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_req_rsc_shift~9                                                                                                                                                                      ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_drift~12                                                                                                                                                                         ; Deleted         ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_drift~13                                                                                                                                                                         ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state~26                                                                                                                                                                          ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state~41                                                                                                                                                                          ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state~56                                                                                                                                                                          ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgwb:dgwb|Add1~2                                                                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgwb:dgwb|Selector90~0                                                                                                                                                                             ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|Add0~2                                                                                                                                                                                                                                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|Add1~2                                                                                                                                                                                                                                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|updated_one_count~5                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_dma_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_dma_to_ddr3_top_m1_to_ddr3_top_s1|Add0~2                                                                                                                                                                                                                                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_dma_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_dma_to_ddr3_top_m1_to_ddr3_top_s1|Add1~2                                                                                                                                                                                                                                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_dma_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_dma_to_ddr3_top_m1_to_ddr3_top_s1|updated_one_count~5                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|Add0~2                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|Add1~2                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|LessThan1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|Add0~2                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|Add1~2                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|updated_one_count~2                                                                                                                                                                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_instruction_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_instruction_master_to_pb_cpu_to_ddr3_top_s1|Add0~2                                                                                                                                                                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_instruction_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_instruction_master_to_pb_cpu_to_ddr3_top_s1|Add1~2                                                                                                                                                                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_instruction_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_instruction_master_to_pb_cpu_to_ddr3_top_s1|updated_one_count~2                                                                                                                                                                                                                                                                     ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io_m1_arbitrator:the_pb_cpu_to_io_m1|pb_cpu_to_io_m1_readdata[16]~97                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_s1_arbitrator:the_pb_dma_to_ddr3_top_s1|rdv_fifo_for_sgdma_tx_m_read_to_pb_dma_to_ddr3_top_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_pb_dma_to_ddr3_top_s1|Add0~2                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_s1_arbitrator:the_pb_dma_to_ddr3_top_s1|rdv_fifo_for_sgdma_tx_m_read_to_pb_dma_to_ddr3_top_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_pb_dma_to_ddr3_top_s1|Add1~2                                                                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_s1_arbitrator:the_pb_dma_to_ddr3_top_s1|rdv_fifo_for_sgdma_tx_m_read_to_pb_dma_to_ddr3_top_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_pb_dma_to_ddr3_top_s1|updated_one_count~4                                                                                                                                                                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|Add2~1                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|Add2~2                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|sgdma_tx_descriptor_write_granted_pb_dma_to_descriptor_memory_s1~0                                                                                                                                                                                                                                                                                                                                     ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|Add1~2                                                                                                                                                                                                                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|csr_irq~5                                                                                                                                                                                                                                                                                                         ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|Add0~2                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|m_write_address~0                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|comb~1                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|Add1~2                                                                                                                                                                                                                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|csr_irq~5                                                                                                                                                                                                                                                                                                         ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|cntr_3mf:cntr1|counter_comb_bita0~COUT                                                                                                                                                                                                                     ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|cntr_3mf:cntr1|counter_reg_bit[0]~0                                                                                                                                                                                                                        ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|cntr_m5h:cntr5|counter_comb_bita0~COUT                                                                                                                                                                                                                     ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|cntr_m5h:cntr5|counter_reg_bit0~1                                                                                                                                                                                                                          ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|Add0~1                                                                                                                                                                                                                                                                                                                                                                                                                    ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|Add3~2                                                                                                                                                                                                                                                                                                                                                                                                                    ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|Add6~2                                                                                                                                                                                                                                                                                                                                                                                                                    ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|Add8~1                                                                                                                                                                                                                                                                                                                                                                                                                    ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|received_data_counter~9                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|received_data_counter~12                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|transactions_in_queue~8                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|transactions_left_to_post~4                                                                                                                                                                                                                                                                                                                                                                                               ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|Add0~2                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|Add1~2                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|ext_flash_1_s1_counter_load_value[0]~4                                                                                                                                                                                                                                                                                                                                                                                       ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|ext_flash_s1_counter_load_value[0]~3                                                                                                                                                                                                                                                                                                                                                                                         ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|timer_1ms:the_timer_1ms|Add0~2                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|timer_1ms:the_timer_1ms|internal_counter~1                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_enc8b10b:U_ENCOD|dout~9                                                                                                                                                                                   ; Deleted         ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_enc8b10b:U_ENCOD|dout~11                                                                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|Add4~2                                                                                                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|Add5~2                                                                                                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt~0                                                                                                                                                                                        ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|Add1~2                                                                                                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|Add2~2                                                                                                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|stat_cnt~0                                                                                                                                                                                        ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|LessThan0~0                                                                                                                                                                                                                                                ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|Add2~2                                                                                                                                                                                                ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD|Add0~1_wirecell                                                                                                                              ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD|Add0~2                                                                                                                                       ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|Add0~1_wirecell                                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|Add0~2                                                                                                                                     ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|Add0~1_wirecell                                                                                                                         ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|Add0~2                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|Add0~1_wirecell                                                                                                                        ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|Add0~2                                                                                                                                 ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|Add0~2                                                                                                                                                                       ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|Add1~2                                                                                                                                                                       ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|Add4~2                                                                                                                                                                       ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|Add5~2                                                                                                                                                                       ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|always11~3                                                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|always11~5                                                                                                                                                                   ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[0]~5                                                                                                                                                                 ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt~5                                                                                                                                                                    ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|Add0~2                                                                                                                                                          ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|Add1~2                                                                                                                                                          ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_cnt~0                                                                                                                                                       ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_cnt~7                                                                                                                                                       ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|Add0~1_wirecell                                                                                                                             ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|Add0~2                                                                                                                                      ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|Add0~1_wirecell                                                                                                                            ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|Add0~2                                                                                                                                     ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|empty_flag~0                                                                                                                                                         ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|ptr_rck_diff[0]~2                                                                                                                                                    ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|Add0~1_wirecell                                                                                                                         ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|Add0~2                                                                                                                                  ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|Add0~1_wirecell                                                                                                                        ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|Add0~2                                                                                                                                 ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|Add0~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified        ; Physical Synthesis ; Timing optimization                    ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[2]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[2]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[2]~FITTER_CREATED_MLAB_CELL2                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[2]~FITTER_CREATED_MLAB_CELL3                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[3]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[3]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[3]~FITTER_CREATED_MLAB_CELL2                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[3]~FITTER_CREATED_MLAB_CELL3                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[4]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[4]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[4]~FITTER_CREATED_MLAB_CELL2                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[4]~FITTER_CREATED_MLAB_CELL3                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[5]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[5]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[5]~FITTER_CREATED_MLAB_CELL2                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[5]~FITTER_CREATED_MLAB_CELL3                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[6]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[6]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[6]~FITTER_CREATED_MLAB_CELL2                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[6]~FITTER_CREATED_MLAB_CELL3                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[7]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[7]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[7]~FITTER_CREATED_MLAB_CELL2                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[7]~FITTER_CREATED_MLAB_CELL3                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[8]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[8]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[8]~FITTER_CREATED_MLAB_CELL2                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[8]~FITTER_CREATED_MLAB_CELL3                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[9]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[9]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[9]~FITTER_CREATED_MLAB_CELL2                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[9]~FITTER_CREATED_MLAB_CELL3                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[10]~FITTER_CREATED_COMB_LOGIC                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[10]~FITTER_CREATED_COMB_LOGIC_1                                                                                                                                                                                                                                                                                                                                                     ; Created         ; Placement          ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[10]~FITTER_CREATED_COMB_LOGIC_2                                                                                                                                                                                                                                                                                                                                                     ; Created         ; Placement          ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[10]~FITTER_CREATED_COMB_LOGIC_3                                                                                                                                                                                                                                                                                                                                                     ; Created         ; Placement          ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[10]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[10]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[10]~FITTER_CREATED_MLAB_CELL2                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[10]~FITTER_CREATED_MLAB_CELL3                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[20]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[20]~FITTER_CREATED_MLAB_CELL1                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[20]~FITTER_CREATED_MLAB_CELL2                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[20]~FITTER_CREATED_MLAB_CELL3                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a2~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a2~porta_datain_reg0FITTER_CREATED_FF_1                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a2~porta_datain_reg0FITTER_CREATED_FF_2                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a2~porta_datain_reg0FITTER_CREATED_FF_3                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a3~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a3~porta_datain_reg0FITTER_CREATED_FF_1                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a3~porta_datain_reg0FITTER_CREATED_FF_2                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a3~porta_datain_reg0FITTER_CREATED_FF_3                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a4~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a4~porta_datain_reg0FITTER_CREATED_FF_1                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a4~porta_datain_reg0FITTER_CREATED_FF_2                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a4~porta_datain_reg0FITTER_CREATED_FF_3                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a5~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a5~porta_datain_reg0FITTER_CREATED_FF_1                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a5~porta_datain_reg0FITTER_CREATED_FF_2                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a5~porta_datain_reg0FITTER_CREATED_FF_3                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a6~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a6~porta_datain_reg0FITTER_CREATED_FF_1                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a6~porta_datain_reg0FITTER_CREATED_FF_2                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a6~porta_datain_reg0FITTER_CREATED_FF_3                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a7~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a7~porta_datain_reg0FITTER_CREATED_FF_1                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a7~porta_datain_reg0FITTER_CREATED_FF_2                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a7~porta_datain_reg0FITTER_CREATED_FF_3                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a8~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a8~porta_datain_reg0FITTER_CREATED_FF_1                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a8~porta_datain_reg0FITTER_CREATED_FF_2                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a8~porta_datain_reg0FITTER_CREATED_FF_3                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a9~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a9~porta_datain_reg0FITTER_CREATED_FF_1                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a9~porta_datain_reg0FITTER_CREATED_FF_2                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a9~porta_datain_reg0FITTER_CREATED_FF_3                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~porta_address_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~porta_address_reg1FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~porta_address_reg2FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~porta_address_reg3FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~porta_address_reg4FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~porta_address_reg5FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~porta_datain_reg0FITTER_CREATED_FF_1                                                                                                                                                                                                                                                                                                                                      ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~porta_datain_reg0FITTER_CREATED_FF_2                                                                                                                                                                                                                                                                                                                                      ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~porta_datain_reg0FITTER_CREATED_FF_3                                                                                                                                                                                                                                                                                                                                      ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~portb_address_reg4FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~portb_address_reg5FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~portb_address_reg6FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~portb_address_reg7FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a20~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a20~porta_datain_reg0FITTER_CREATED_FF_1                                                                                                                                                                                                                                                                                                                                      ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a20~porta_datain_reg0FITTER_CREATED_FF_2                                                                                                                                                                                                                                                                                                                                      ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a20~porta_datain_reg0FITTER_CREATED_FF_3                                                                                                                                                                                                                                                                                                                                      ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC                                                                            ; Created         ; Placement          ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_1                                                                          ; Created         ; Placement          ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_2                                                                          ; Created         ; Placement          ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_3                                                                          ; Created         ; Placement          ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[0]~FITTER_CREATED_MLAB_CELL0                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[0]~FITTER_CREATED_MLAB_CELL1                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[0]~FITTER_CREATED_MLAB_CELL2                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[0]~FITTER_CREATED_MLAB_CELL3                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[0]~FITTER_CREATED_MUX                                                                                   ; Created         ; Placement          ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[1]~FITTER_CREATED_MLAB_CELL0                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[1]~FITTER_CREATED_MLAB_CELL1                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[1]~FITTER_CREATED_MLAB_CELL2                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[1]~FITTER_CREATED_MLAB_CELL3                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[1]~FITTER_CREATED_MUX                                                                                   ; Created         ; Placement          ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[2]~FITTER_CREATED_MLAB_CELL0                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[2]~FITTER_CREATED_MLAB_CELL1                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[2]~FITTER_CREATED_MLAB_CELL2                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[2]~FITTER_CREATED_MLAB_CELL3                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[2]~FITTER_CREATED_MUX                                                                                   ; Created         ; Placement          ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[3]~FITTER_CREATED_MLAB_CELL0                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[3]~FITTER_CREATED_MLAB_CELL1                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[3]~FITTER_CREATED_MLAB_CELL2                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[3]~FITTER_CREATED_MLAB_CELL3                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[3]~FITTER_CREATED_MUX                                                                                   ; Created         ; Placement          ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[4]~FITTER_CREATED_MLAB_CELL0                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[4]~FITTER_CREATED_MLAB_CELL1                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[4]~FITTER_CREATED_MLAB_CELL2                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[4]~FITTER_CREATED_MLAB_CELL3                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[4]~FITTER_CREATED_MUX                                                                                   ; Created         ; Placement          ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[5]~FITTER_CREATED_MLAB_CELL0                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[5]~FITTER_CREATED_MLAB_CELL1                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[5]~FITTER_CREATED_MLAB_CELL2                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[5]~FITTER_CREATED_MLAB_CELL3                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[5]~FITTER_CREATED_MUX                                                                                   ; Created         ; Placement          ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[6]~FITTER_CREATED_MLAB_CELL0                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[6]~FITTER_CREATED_MLAB_CELL1                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[6]~FITTER_CREATED_MLAB_CELL2                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[6]~FITTER_CREATED_MLAB_CELL3                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[6]~FITTER_CREATED_MUX                                                                                   ; Created         ; Placement          ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[7]~FITTER_CREATED_MLAB_CELL0                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[7]~FITTER_CREATED_MLAB_CELL1                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[7]~FITTER_CREATED_MLAB_CELL2                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[7]~FITTER_CREATED_MLAB_CELL3                                                                            ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[7]~FITTER_CREATED_MUX                                                                                   ; Created         ; Placement          ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~porta_address_reg0FITTER_CREATED_FF                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~porta_address_reg1FITTER_CREATED_FF                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~porta_address_reg2FITTER_CREATED_FF                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~porta_address_reg3FITTER_CREATED_FF                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~porta_address_reg4FITTER_CREATED_FF                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~porta_address_reg5FITTER_CREATED_FF                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~porta_datain_reg0FITTER_CREATED_FF                                                             ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~porta_datain_reg0FITTER_CREATED_FF_1                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~porta_datain_reg0FITTER_CREATED_FF_2                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~porta_datain_reg0FITTER_CREATED_FF_3                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~portb_address_reg4FITTER_CREATED_FF                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~portb_address_reg5FITTER_CREATED_FF                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~portb_address_reg6FITTER_CREATED_FF                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~portb_address_reg7FITTER_CREATED_FF                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a1~porta_datain_reg0FITTER_CREATED_FF                                                             ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a1~porta_datain_reg0FITTER_CREATED_FF_1                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a1~porta_datain_reg0FITTER_CREATED_FF_2                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a1~porta_datain_reg0FITTER_CREATED_FF_3                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a2~porta_datain_reg0FITTER_CREATED_FF                                                             ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a2~porta_datain_reg0FITTER_CREATED_FF_1                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a2~porta_datain_reg0FITTER_CREATED_FF_2                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a2~porta_datain_reg0FITTER_CREATED_FF_3                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a3~porta_datain_reg0FITTER_CREATED_FF                                                             ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a3~porta_datain_reg0FITTER_CREATED_FF_1                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a3~porta_datain_reg0FITTER_CREATED_FF_2                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a3~porta_datain_reg0FITTER_CREATED_FF_3                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a4~porta_datain_reg0FITTER_CREATED_FF                                                             ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a4~porta_datain_reg0FITTER_CREATED_FF_1                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a4~porta_datain_reg0FITTER_CREATED_FF_2                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a4~porta_datain_reg0FITTER_CREATED_FF_3                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a5~porta_datain_reg0FITTER_CREATED_FF                                                             ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a5~porta_datain_reg0FITTER_CREATED_FF_1                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a5~porta_datain_reg0FITTER_CREATED_FF_2                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a5~porta_datain_reg0FITTER_CREATED_FF_3                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a6~porta_datain_reg0FITTER_CREATED_FF                                                             ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a6~porta_datain_reg0FITTER_CREATED_FF_1                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a6~porta_datain_reg0FITTER_CREATED_FF_2                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a6~porta_datain_reg0FITTER_CREATED_FF_3                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a7~porta_datain_reg0FITTER_CREATED_FF                                                             ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a7~porta_datain_reg0FITTER_CREATED_FF_1                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a7~porta_datain_reg0FITTER_CREATED_FF_2                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a7~porta_datain_reg0FITTER_CREATED_FF_3                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a0~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a0~porta_address_reg0FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a0~porta_address_reg1FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a0~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a1~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a1~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a2~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a2~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a3~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a3~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a4~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a4~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a5~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a5~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a6~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a6~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a7~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a7~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[53]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[54]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[55]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[56]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[57]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[58]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|ram_block1a53~porta_address_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|ram_block1a53~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|ram_block1a53~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|ram_block1a54~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|ram_block1a55~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|ram_block1a56~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|ram_block1a57~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|ram_block1a58~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a5~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a5~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a6~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a6~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a7~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a7~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a13~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a13~porta_address_reg0FITTER_CREATED_FF                                                                                                                                                                              ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a13~porta_address_reg1FITTER_CREATED_FF                                                                                                                                                                              ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a13~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a13~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                              ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a13~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                              ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a14~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a14~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a15~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a15~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a0~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a0~porta_address_reg0FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a0~porta_address_reg1FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a0~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a1~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a1~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a2~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a2~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a3~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a3~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a4~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a4~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a5~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a5~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a6~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a6~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a7~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a7~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a8~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a8~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a9~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a9~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a10~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a10~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a11~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a11~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a12~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a12~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a13~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a13~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a0~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a0~porta_address_reg0FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a0~porta_address_reg1FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a0~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a1~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a1~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a2~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a2~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a3~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a3~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a4~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a4~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a5~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a5~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a6~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a6~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a7~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a7~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a8~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a8~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a9~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                         ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a9~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a10~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a10~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a11~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a11~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a12~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a12~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a13~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a13~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a14~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a14~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a15~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                        ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a15~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                               ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[21]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[22]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[23]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[24]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[25]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[26]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[96]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[98]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                                                                                           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|ram_block1a21~porta_address_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|ram_block1a21~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|ram_block1a21~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                           ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|ram_block1a22~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|ram_block1a23~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|ram_block1a24~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|ram_block1a25~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|ram_block1a26~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|ram_block1a96~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|ram_block1a98~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                            ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|altsyncram_4sd1:FIFOram|q_b[34]~FITTER_CREATED_COMB_LOGIC                                                                                                                                                                                      ; Created         ; Placement          ; Location assignment                    ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|altsyncram_4sd1:FIFOram|q_b[34]~FITTER_CREATED_MLAB_CELL0                                                                                                                                                                                      ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|altsyncram_4sd1:FIFOram|ram_block1a34~porta_address_reg0FITTER_CREATED_FF                                                                                                                                                                      ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|altsyncram_4sd1:FIFOram|ram_block1a34~porta_address_reg1FITTER_CREATED_FF                                                                                                                                                                      ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|altsyncram_4sd1:FIFOram|ram_block1a34~porta_address_reg2FITTER_CREATED_FF                                                                                                                                                                      ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|altsyncram_4sd1:FIFOram|ram_block1a34~porta_address_reg3FITTER_CREATED_FF                                                                                                                                                                      ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|altsyncram_4sd1:FIFOram|ram_block1a34~porta_address_reg4FITTER_CREATED_FF                                                                                                                                                                      ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|altsyncram_4sd1:FIFOram|ram_block1a34~porta_address_reg5FITTER_CREATED_FF                                                                                                                                                                      ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|altsyncram_4sd1:FIFOram|ram_block1a34~porta_datain_reg0FITTER_CREATED_FF                                                                                                                                                                       ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|altsyncram_4sd1:FIFOram|ram_block1a34~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                      ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|altsyncram_4sd1:FIFOram|ram_block1a34~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                      ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|altsyncram_4sd1:FIFOram|ram_block1a34~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                      ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|altsyncram_4sd1:FIFOram|ram_block1a34~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                      ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|altsyncram_4sd1:FIFOram|ram_block1a34~portb_address_reg4FITTER_CREATED_FF                                                                                                                                                                      ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|altsyncram_4sd1:FIFOram|ram_block1a34~portb_address_reg5FITTER_CREATED_FF                                                                                                                                                                      ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a0~FITTER_CREATED_MLAB_CELL0           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a0~porta_address_reg0FITTER_CREATED_FF ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a0~porta_address_reg1FITTER_CREATED_FF ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a0~porta_address_reg2FITTER_CREATED_FF ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a0~porta_address_reg3FITTER_CREATED_FF ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a0~porta_datain_reg0FITTER_CREATED_FF  ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a0~portb_address_reg0FITTER_CREATED_FF ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a0~portb_address_reg1FITTER_CREATED_FF ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a0~portb_address_reg2FITTER_CREATED_FF ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a0~portb_address_reg3FITTER_CREATED_FF ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a1~FITTER_CREATED_MLAB_CELL0           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a1~porta_datain_reg0FITTER_CREATED_FF  ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a2~FITTER_CREATED_MLAB_CELL0           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a2~porta_datain_reg0FITTER_CREATED_FF  ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a3~FITTER_CREATED_MLAB_CELL0           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a3~porta_datain_reg0FITTER_CREATED_FF  ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a4~FITTER_CREATED_MLAB_CELL0           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a4~porta_datain_reg0FITTER_CREATED_FF  ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a5~FITTER_CREATED_MLAB_CELL0           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a5~porta_datain_reg0FITTER_CREATED_FF  ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a6~FITTER_CREATED_MLAB_CELL0           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a6~porta_datain_reg0FITTER_CREATED_FF  ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a7~FITTER_CREATED_MLAB_CELL0           ; Created         ; Placement          ; Location assignment                    ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a7~porta_datain_reg0FITTER_CREATED_FF  ; Created         ; Placement          ; Location assignment                    ; Q            ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------------+----------------------------------------+--------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                       ;
+-----------------------------+--------------------------------------+--------------+---------------------------------+------------------------+----------------------------+
; Name                        ; Ignored Entity                       ; Ignored From ; Ignored To                      ; Ignored Value          ; Ignored Source             ;
+-----------------------------+--------------------------------------+--------------+---------------------------------+------------------------+----------------------------+
; Location                    ;                                      ;              ; clk_125_p[0]                    ; PIN_J2                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; clk_125_p[1]                    ; PIN_AF34               ; QSF Assignment             ;
; Location                    ;                                      ;              ; clk_148_p                       ; PIN_AL2                ; QSF Assignment             ;
; Location                    ;                                      ;              ; clk_155_p                       ; PIN_J38                ; QSF Assignment             ;
; Location                    ;                                      ;              ; clk_156_p                       ; PIN_AA2                ; QSF Assignment             ;
; Location                    ;                                      ;              ; clkinbot_100_p                  ; PIN_AV22               ; QSF Assignment             ;
; Location                    ;                                      ;              ; clkinlt_100_p                   ; PIN_G38                ; QSF Assignment             ;
; Location                    ;                                      ;              ; clkinrt_100_p                   ; PIN_G2                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; clkout_sma                      ; PIN_W33                ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_a[0]                    ; PIN_AK13               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_a[10]                   ; PIN_AE16               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_a[11]                   ; PIN_AJ13               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_a[12]                   ; PIN_AE14               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_a[13]                   ; PIN_AN15               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_a[14]                   ; PIN_AJ14               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_a[1]                    ; PIN_AG15               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_a[2]                    ; PIN_AH14               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_a[3]                    ; PIN_AT14               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_a[4]                    ; PIN_AF16               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_a[5]                    ; PIN_AL15               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_a[6]                    ; PIN_AG14               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_a[7]                    ; PIN_AP15               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_a[8]                    ; PIN_AH13               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_a[9]                    ; PIN_AK14               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_ba[0]                   ; PIN_AF14               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_ba[1]                   ; PIN_AD15               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_ba[2]                   ; PIN_AE15               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_casn                    ; PIN_AV19               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_ck_n                    ; PIN_AT20               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_ck_p                    ; PIN_AR20               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_cke                     ; PIN_AW19               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_csn                     ; PIN_AN20               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dm[0]                   ; PIN_AL13               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dm[1]                   ; PIN_AU11               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dm[2]                   ; PIN_AU16               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dm[3]                   ; PIN_AF17               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dm[4]                   ; PIN_AM22               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dm[5]                   ; PIN_AN18               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dm[6]                   ; PIN_AN24               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dm[7]                   ; PIN_AF22               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[0]                   ; PIN_AM14               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[10]                  ; PIN_AU12               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[11]                  ; PIN_AV14               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[12]                  ; PIN_AW11               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[13]                  ; PIN_AU14               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[14]                  ; PIN_AV11               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[15]                  ; PIN_AW12               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[16]                  ; PIN_AT16               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[17]                  ; PIN_AW16               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[18]                  ; PIN_AN16               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[19]                  ; PIN_AV16               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[1]                   ; PIN_AM13               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[20]                  ; PIN_AP17               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[21]                  ; PIN_AT15               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[22]                  ; PIN_AR17               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[23]                  ; PIN_AU15               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[24]                  ; PIN_AJ16               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[25]                  ; PIN_AM17               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[26]                  ; PIN_AH16               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[27]                  ; PIN_AL17               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[28]                  ; PIN_AG16               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[29]                  ; PIN_AH17               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[2]                   ; PIN_AN14               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[30]                  ; PIN_AG17               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[31]                  ; PIN_AK17               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[32]                  ; PIN_AU23               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[33]                  ; PIN_AN23               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[34]                  ; PIN_AT23               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[35]                  ; PIN_AM23               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[36]                  ; PIN_AP23               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[37]                  ; PIN_AL22               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[38]                  ; PIN_AR23               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[39]                  ; PIN_AN22               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[3]                   ; PIN_AL14               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[40]                  ; PIN_AR19               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[41]                  ; PIN_AP19               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[42]                  ; PIN_AP18               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[43]                  ; PIN_AN19               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[44]                  ; PIN_AT18               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[45]                  ; PIN_AU18               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[46]                  ; PIN_AW18               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[47]                  ; PIN_AT17               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[48]                  ; PIN_AV26               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[49]                  ; PIN_AU25               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[4]                   ; PIN_AR14               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[50]                  ; PIN_AT25               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[51]                  ; PIN_AN25               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[52]                  ; PIN_AR25               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[53]                  ; PIN_AP24               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[54]                  ; PIN_AP25               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[55]                  ; PIN_AW26               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[56]                  ; PIN_AJ23               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[57]                  ; PIN_AK24               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[58]                  ; PIN_AF23               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[59]                  ; PIN_AH23               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[5]                   ; PIN_AN13               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[60]                  ; PIN_AG22               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[61]                  ; PIN_AJ22               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[62]                  ; PIN_AH22               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[63]                  ; PIN_AE22               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[6]                   ; PIN_AP14               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[7]                   ; PIN_AP13               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[8]                   ; PIN_AT12               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dq[9]                   ; PIN_AW14               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dqs_n[0]                ; PIN_AT13               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dqs_n[1]                ; PIN_AW13               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dqs_n[2]                ; PIN_AR16               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dqs_n[3]                ; PIN_AL16               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dqs_n[4]                ; PIN_AU24               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dqs_n[5]                ; PIN_AV17               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dqs_n[6]                ; PIN_AU26               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dqs_n[7]                ; PIN_AL23               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dqs_p[0]                ; PIN_AR13               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dqs_p[1]                ; PIN_AV13               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dqs_p[2]                ; PIN_AP16               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dqs_p[3]                ; PIN_AK16               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dqs_p[4]                ; PIN_AT24               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dqs_p[5]                ; PIN_AU17               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dqs_p[6]                ; PIN_AT26               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_dqs_p[7]                ; PIN_AK23               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_odt                     ; PIN_AU20               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_rasn                    ; PIN_AW21               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_rstn                    ; PIN_AP20               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3bot_wen                     ; PIN_AW20               ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3top_addr[13]                ; PIN_M22                ; QSF Assignment             ;
; Location                    ;                                      ;              ; ddr3top_addr[14]                ; PIN_B20                ; QSF Assignment             ;
; Location                    ;                                      ;              ; enet_intn                       ; PIN_R30                ; QSF Assignment             ;
; Location                    ;                                      ;              ; flash_rdybsyn                   ; PIN_AT32               ; QSF Assignment             ;
; Location                    ;                                      ;              ; fsm_d[16]                       ; PIN_C33                ; QSF Assignment             ;
; Location                    ;                                      ;              ; fsm_d[17]                       ; PIN_D33                ; QSF Assignment             ;
; Location                    ;                                      ;              ; fsm_d[18]                       ; PIN_M30                ; QSF Assignment             ;
; Location                    ;                                      ;              ; fsm_d[19]                       ; PIN_N30                ; QSF Assignment             ;
; Location                    ;                                      ;              ; fsm_d[20]                       ; PIN_G31                ; QSF Assignment             ;
; Location                    ;                                      ;              ; fsm_d[21]                       ; PIN_H31                ; QSF Assignment             ;
; Location                    ;                                      ;              ; fsm_d[22]                       ; PIN_M29                ; QSF Assignment             ;
; Location                    ;                                      ;              ; fsm_d[23]                       ; PIN_N29                ; QSF Assignment             ;
; Location                    ;                                      ;              ; fsm_d[24]                       ; PIN_E31                ; QSF Assignment             ;
; Location                    ;                                      ;              ; fsm_d[25]                       ; PIN_F31                ; QSF Assignment             ;
; Location                    ;                                      ;              ; fsm_d[26]                       ; PIN_K31                ; QSF Assignment             ;
; Location                    ;                                      ;              ; fsm_d[27]                       ; PIN_L31                ; QSF Assignment             ;
; Location                    ;                                      ;              ; fsm_d[28]                       ; PIN_E32                ; QSF Assignment             ;
; Location                    ;                                      ;              ; fsm_d[29]                       ; PIN_F32                ; QSF Assignment             ;
; Location                    ;                                      ;              ; fsm_d[30]                       ; PIN_R28                ; QSF Assignment             ;
; Location                    ;                                      ;              ; fsm_d[31]                       ; PIN_T28                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_clk                        ; PIN_AD25               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[0]                       ; PIN_AL25               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[10]                      ; PIN_AW34               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[11]                      ; PIN_AK25               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[12]                      ; PIN_AH26               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[13]                      ; PIN_AK26               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[14]                      ; PIN_AP27               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[15]                      ; PIN_AV28               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[16]                      ; PIN_AW27               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[17]                      ; PIN_AV29               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[18]                      ; PIN_AW31               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[19]                      ; PIN_AV32               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[1]                       ; PIN_AP26               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[20]                      ; PIN_AW33               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[21]                      ; PIN_AJ25               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[22]                      ; PIN_AL27               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[23]                      ; PIN_AJ26               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[2]                       ; PIN_AM26               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[3]                       ; PIN_AN26               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[4]                       ; PIN_AN27               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[5]                       ; PIN_AW29               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[6]                       ; PIN_AW28               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[7]                       ; PIN_AW30               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[8]                       ; PIN_AV31               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_d[9]                       ; PIN_AW32               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_de                         ; PIN_AK27               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_hsync                      ; PIN_AE24               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_i2s[0]                     ; PIN_AT29               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_i2s[1]                     ; PIN_AU29               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_i2s[2]                     ; PIN_AU28               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_i2s[3]                     ; PIN_AT28               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_intn                       ; PIN_AV23               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_lrclk                      ; PIN_AG24               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_mclk                       ; PIN_AP28               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_scl                        ; PIN_AT27               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_sclk                       ; PIN_AH24               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_sda                        ; PIN_AU27               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_spdif                      ; PIN_AR28               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hdmi_vsync                      ; PIN_AE25               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_clk_in0                    ; PIN_AB34               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_clk_in_p1                  ; PIN_AC6                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_clk_in_p1(n)               ; PIN_AC5                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_clk_in_p2                  ; PIN_AF6                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_clk_in_p2(n)               ; PIN_AE5                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_clk_out0                   ; PIN_AM29               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_clk_out_p1                 ; PIN_AL10               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_clk_out_p1(n)              ; PIN_AM10               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_clk_out_p2                 ; PIN_AF13               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_clk_out_p2(n)              ; PIN_AG13               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_d[0]                       ; PIN_AW10               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_d[1]                       ; PIN_AV10               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_d[2]                       ; PIN_AW7                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_d[3]                       ; PIN_AV7                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_prsntn                     ; PIN_AG12               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_d_p[0]                  ; PIN_AT9                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_d_p[10]                 ; PIN_AM6                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_d_p[11]                 ; PIN_AL6                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_d_p[12]                 ; PIN_AK6                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_d_p[13]                 ; PIN_AJ6                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_d_p[14]                 ; PIN_AH6                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_d_p[15]                 ; PIN_AG6                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_d_p[16]                 ; PIN_AB9                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_d_p[1]                  ; PIN_AT8                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_d_p[2]                  ; PIN_AP8                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_d_p[3]                  ; PIN_AW6                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_d_p[4]                  ; PIN_AV5                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_d_p[5]                  ; PIN_AT7                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_d_p[6]                  ; PIN_AT6                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_d_p[7]                  ; PIN_AR5                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_d_p[8]                  ; PIN_AP6                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_d_p[9]                  ; PIN_AN6                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_led                     ; PIN_C6                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_p[0]                    ; PIN_AU2                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_p[1]                    ; PIN_AR2                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_p[2]                    ; PIN_AJ2                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_p[3]                    ; PIN_AG2                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_p[4]                    ; PIN_AE2                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_p[5]                    ; PIN_AC2                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_p[6]                    ; PIN_U2                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_rx_p[7]                    ; PIN_R2                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_scl                        ; PIN_L11                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_sda                        ; PIN_AJ11               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_d_p[0]                  ; PIN_AN9                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_d_p[10]                 ; PIN_AF11               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_d_p[11]                 ; PIN_AD10               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_d_p[12]                 ; PIN_AE11               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_d_p[13]                 ; PIN_AD13               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_d_p[14]                 ; PIN_AB13               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_d_p[15]                 ; PIN_AB11               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_d_p[16]                 ; PIN_AC11               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_d_p[1]                  ; PIN_AN7                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_d_p[2]                  ; PIN_AE13               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_d_p[3]                  ; PIN_AL8                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_d_p[4]                  ; PIN_AK9                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_d_p[5]                  ; PIN_AK8                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_d_p[6]                  ; PIN_AH10               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_d_p[7]                  ; PIN_AH9                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_d_p[8]                  ; PIN_AG8                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_d_p[9]                  ; PIN_AG10               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_led                     ; PIN_D5                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_p[0]                    ; PIN_AT4                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_p[1]                    ; PIN_AP4                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_p[2]                    ; PIN_AH4                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_p[3]                    ; PIN_AF4                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_p[4]                    ; PIN_AD4                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_p[5]                    ; PIN_AB4                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_p[6]                    ; PIN_T4                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsma_tx_p[7]                    ; PIN_P4                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_clk_in0                    ; PIN_AA35               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_clk_in_p1                  ; PIN_AB6                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_clk_in_p1(n)               ; PIN_AA5                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_clk_in_p2                  ; PIN_W6                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_clk_in_p2(n)               ; PIN_W5                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_clk_out0                   ; PIN_AK29               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_clk_out_p1                 ; PIN_K8                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_clk_out_p1(n)              ; PIN_J8                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_clk_out_p2                 ; PIN_K10                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_clk_out_p2(n)              ; PIN_J10                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_d[0]                       ; PIN_AP10               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_d[1]                       ; PIN_AN10               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_d[2]                       ; PIN_AW8                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_d[3]                       ; PIN_AV8                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_prsntn                     ; PIN_D9                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_d_p[0]                  ; PIN_W8                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_d_p[10]                 ; PIN_G6                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_d_p[11]                 ; PIN_G5                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_d_p[12]                 ; PIN_F7                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_d_p[13]                 ; PIN_G9                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_d_p[14]                 ; PIN_D7                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_d_p[15]                 ; PIN_D8                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_d_p[16]                 ; PIN_F10                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_d_p[1]                  ; PIN_V6                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_d_p[2]                  ; PIN_R7                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_d_p[3]                  ; PIN_R6                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_d_p[4]                  ; PIN_N6                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_d_p[5]                  ; PIN_N8                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_d_p[6]                  ; PIN_M6                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_d_p[7]                  ; PIN_K6                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_d_p[8]                  ; PIN_J6                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_d_p[9]                  ; PIN_G8                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_led                     ; PIN_AT10               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_p[0]                    ; PIN_N38                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_p[1]                    ; PIN_L38                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_p[2]                    ; PIN_E38                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_p[3]                    ; PIN_C38                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_p[4]                    ; PIN_C2                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_rx_p[5]                    ; PIN_E2                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_scl                        ; PIN_AB27               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_sda                        ; PIN_AF29               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_d_p[0]                  ; PIN_W12                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_d_p[10]                 ; PIN_K7                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_d_p[11]                 ; PIN_K9                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_d_p[12]                 ; PIN_H7                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_d_p[13]                 ; PIN_M10                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_d_p[14]                 ; PIN_R12                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_d_p[15]                 ; PIN_T13                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_d_p[16]                 ; PIN_R13                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_d_p[1]                  ; PIN_V12                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_d_p[2]                  ; PIN_V10                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_d_p[3]                  ; PIN_U10                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_d_p[4]                  ; PIN_T10                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_d_p[5]                  ; PIN_R9                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_d_p[6]                  ; PIN_N9                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_d_p[7]                  ; PIN_N11                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_d_p[8]                  ; PIN_M8                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_d_p[9]                  ; PIN_L8                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_led                     ; PIN_AH33               ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_p[0]                    ; PIN_M36                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_p[1]                    ; PIN_K36                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_p[2]                    ; PIN_D36                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_p[3]                    ; PIN_B36                ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_p[4]                    ; PIN_B4                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; hsmb_tx_p[5]                    ; PIN_D4                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; lcd_csn                         ; PIN_K34                ; QSF Assignment             ;
; Location                    ;                                      ;              ; lcd_d_cn                        ; PIN_AB30               ; QSF Assignment             ;
; Location                    ;                                      ;              ; lcd_data[0]                     ; PIN_AD31               ; QSF Assignment             ;
; Location                    ;                                      ;              ; lcd_data[1]                     ; PIN_AJ34               ; QSF Assignment             ;
; Location                    ;                                      ;              ; lcd_data[2]                     ; PIN_R31                ; QSF Assignment             ;
; Location                    ;                                      ;              ; lcd_data[3]                     ; PIN_L32                ; QSF Assignment             ;
; Location                    ;                                      ;              ; lcd_data[4]                     ; PIN_T30                ; QSF Assignment             ;
; Location                    ;                                      ;              ; lcd_data[5]                     ; PIN_AN34               ; QSF Assignment             ;
; Location                    ;                                      ;              ; lcd_data[6]                     ; PIN_T31                ; QSF Assignment             ;
; Location                    ;                                      ;              ; lcd_data[7]                     ; PIN_AD30               ; QSF Assignment             ;
; Location                    ;                                      ;              ; lcd_wen                         ; PIN_AL34               ; QSF Assignment             ;
; Location                    ;                                      ;              ; max2_ben[0]                     ; PIN_H34                ; QSF Assignment             ;
; Location                    ;                                      ;              ; max2_ben[1]                     ; PIN_F34                ; QSF Assignment             ;
; Location                    ;                                      ;              ; max2_ben[2]                     ; PIN_P29                ; QSF Assignment             ;
; Location                    ;                                      ;              ; max2_ben[3]                     ; PIN_R27                ; QSF Assignment             ;
; Location                    ;                                      ;              ; max2_clk                        ; PIN_K32                ; QSF Assignment             ;
; Location                    ;                                      ;              ; max2_csn                        ; PIN_E34                ; QSF Assignment             ;
; Location                    ;                                      ;              ; max2_oen                        ; PIN_J33                ; QSF Assignment             ;
; Location                    ;                                      ;              ; max2_wen                        ; PIN_T27                ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_led_g2                     ; PIN_AB28               ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_led_x1                     ; PIN_R29                ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_led_x4                     ; PIN_AH35               ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_led_x8                     ; PIN_AE29               ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_perstn                     ; PIN_R32                ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_refclk_p                   ; PIN_AN38               ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_refclk_p(n)                ; PIN_AN39               ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_rx_p[0]                    ; PIN_AU38               ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_rx_p[1]                    ; PIN_AR38               ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_rx_p[2]                    ; PIN_AJ38               ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_rx_p[3]                    ; PIN_AG38               ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_rx_p[4]                    ; PIN_AE38               ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_rx_p[5]                    ; PIN_AC38               ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_rx_p[6]                    ; PIN_U38                ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_rx_p[7]                    ; PIN_R38                ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_smbclk                     ; PIN_AE31               ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_smbdat                     ; PIN_P32                ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_tx_p[0]                    ; PIN_AT36               ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_tx_p[1]                    ; PIN_AP36               ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_tx_p[2]                    ; PIN_AH36               ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_tx_p[3]                    ; PIN_AF36               ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_tx_p[4]                    ; PIN_AD36               ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_tx_p[5]                    ; PIN_AB36               ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_tx_p[6]                    ; PIN_T36                ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_tx_p[7]                    ; PIN_P36                ; QSF Assignment             ;
; Location                    ;                                      ;              ; pcie_waken                      ; PIN_P31                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_a[0]                   ; PIN_N21                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_a[10]                  ; PIN_A31                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_a[11]                  ; PIN_N20                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_a[12]                  ; PIN_R24                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_a[13]                  ; PIN_B28                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_a[14]                  ; PIN_C29                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_a[15]                  ; PIN_C30                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_a[16]                  ; PIN_G28                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_a[17]                  ; PIN_C28                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_a[18]                  ; PIN_J24                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_a[19]                  ; PIN_A28                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_a[1]                   ; PIN_P24                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_a[2]                   ; PIN_G26                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_a[3]                   ; PIN_A27                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_a[4]                   ; PIN_F26                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_a[5]                   ; PIN_D27                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_a[6]                   ; PIN_B29                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_a[7]                   ; PIN_B31                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_a[8]                   ; PIN_P20                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_a[9]                   ; PIN_A29                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_bwsn[0]                ; PIN_L23                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_bwsn[1]                ; PIN_J25                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_cq_n                   ; PIN_K27                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_cq_p                   ; PIN_H28                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_d[0]                   ; PIN_F25                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_d[10]                  ; PIN_N22                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_d[11]                  ; PIN_R22                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_d[12]                  ; PIN_M23                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_d[13]                  ; PIN_K23                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_d[14]                  ; PIN_M24                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_d[15]                  ; PIN_F24                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_d[16]                  ; PIN_G24                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_d[17]                  ; PIN_B25                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_d[1]                   ; PIN_G25                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_d[2]                   ; PIN_E25                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_d[3]                   ; PIN_D26                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_d[4]                   ; PIN_D25                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_d[5]                   ; PIN_C26                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_d[6]                   ; PIN_C25                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_d[7]                   ; PIN_B26                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_d[8]                   ; PIN_A26                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_d[9]                   ; PIN_P22                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_doffn                  ; PIN_B22                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_k_n                    ; PIN_N23                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_k_p                    ; PIN_P23                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_odt                    ; PIN_A22                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_q[0]                   ; PIN_M27                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_q[10]                  ; PIN_E28                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_q[11]                  ; PIN_D28                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_q[12]                  ; PIN_F27                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_q[13]                  ; PIN_G27                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_q[14]                  ; PIN_P25                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_q[15]                  ; PIN_N25                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_q[16]                  ; PIN_L25                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_q[17]                  ; PIN_M25                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_q[1]                   ; PIN_K28                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_q[2]                   ; PIN_L26                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_q[3]                   ; PIN_J27                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_q[4]                   ; PIN_K26                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_q[5]                   ; PIN_J26                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_q[6]                   ; PIN_G29                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_q[7]                   ; PIN_F28                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_q[8]                   ; PIN_E29                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_q[9]                   ; PIN_D29                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_qvld                   ; PIN_H26                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_rpsn                   ; PIN_C27                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top0_wpsn                   ; PIN_K24                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_a[0]                   ; PIN_C17                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_a[10]                  ; PIN_F16                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_a[11]                  ; PIN_F17                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_a[12]                  ; PIN_F18                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_a[13]                  ; PIN_R18                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_a[14]                  ; PIN_M19                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_a[15]                  ; PIN_J18                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_a[16]                  ; PIN_E17                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_a[17]                  ; PIN_G20                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_a[18]                  ; PIN_B17                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_a[19]                  ; PIN_F20                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_a[1]                   ; PIN_H19                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_a[2]                   ; PIN_A17                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_a[3]                   ; PIN_A18                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_a[4]                   ; PIN_C18                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_a[5]                   ; PIN_G19                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_a[6]                   ; PIN_L19                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_a[7]                   ; PIN_G18                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_a[8]                   ; PIN_D17                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_a[9]                   ; PIN_P18                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_bwsn[0]                ; PIN_H17                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_bwsn[1]                ; PIN_J17                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_cq_n                   ; PIN_L13                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_cq_p                   ; PIN_H13                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_d[0]                   ; PIN_P16                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_d[10]                  ; PIN_A16                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_d[11]                  ; PIN_B16                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_d[12]                  ; PIN_C16                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_d[13]                  ; PIN_C15                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_d[14]                  ; PIN_D16                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_d[15]                  ; PIN_E16                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_d[16]                  ; PIN_F15                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_d[17]                  ; PIN_G15                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_d[1]                   ; PIN_M17                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_d[2]                   ; PIN_N17                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_d[3]                   ; PIN_K17                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_d[4]                   ; PIN_P17                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_d[5]                   ; PIN_L16                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_d[6]                   ; PIN_K16                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_d[7]                   ; PIN_J16                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_d[8]                   ; PIN_G17                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_d[9]                   ; PIN_G16                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_doffn                  ; PIN_D20                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_k_n                    ; PIN_M16                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_k_p                    ; PIN_N16                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_odt                    ; PIN_C20                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_q[0]                   ; PIN_J13                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_q[10]                  ; PIN_K14                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_q[11]                  ; PIN_M13                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_q[12]                  ; PIN_N14                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_q[13]                  ; PIN_M14                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_q[14]                  ; PIN_P14                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_q[15]                  ; PIN_R14                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_q[16]                  ; PIN_N15                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_q[17]                  ; PIN_N13                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_q[1]                   ; PIN_K13                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_q[2]                   ; PIN_J12                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_q[3]                   ; PIN_K12                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_q[4]                   ; PIN_H14                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_q[5]                   ; PIN_G14                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_q[6]                   ; PIN_F12                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_q[7]                   ; PIN_F14                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_q[8]                   ; PIN_E14                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_q[9]                   ; PIN_L14                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_qvld                   ; PIN_D13                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_rpsn                   ; PIN_F19                ; QSF Assignment             ;
; Location                    ;                                      ;              ; qdr2top1_wpsn                   ; PIN_D18                ; QSF Assignment             ;
; Location                    ;                                      ;              ; sdi_clk148_dn                   ; PIN_AH11               ; QSF Assignment             ;
; Location                    ;                                      ;              ; sdi_clk148_up                   ; PIN_AH12               ; QSF Assignment             ;
; Location                    ;                                      ;              ; sdi_rx_p                        ; PIN_L2                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; sdi_rx_p(n)                     ; PIN_L1                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; sdi_tx_p                        ; PIN_K4                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; sdi_tx_p(n)                     ; PIN_K3                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; sdi_tx_sd_hdn                   ; PIN_V29                ; QSF Assignment             ;
; Location                    ;                                      ;              ; sense_adc_f0                    ; PIN_G35                ; QSF Assignment             ;
; Location                    ;                                      ;              ; sense_cs0n                      ; PIN_AB31               ; QSF Assignment             ;
; Location                    ;                                      ;              ; sense_cs1n                      ; PIN_H35                ; QSF Assignment             ;
; Location                    ;                                      ;              ; sense_sck                       ; PIN_AE28               ; QSF Assignment             ;
; Location                    ;                                      ;              ; sense_sdi                       ; PIN_J35                ; QSF Assignment             ;
; Location                    ;                                      ;              ; sense_sdo                       ; PIN_V28                ; QSF Assignment             ;
; Location                    ;                                      ;              ; sense_smb_clk                   ; PIN_W34                ; QSF Assignment             ;
; Location                    ;                                      ;              ; sense_smb_data                  ; PIN_AH32               ; QSF Assignment             ;
; Location                    ;                                      ;              ; sma_tx_p                        ; PIN_M4                 ; QSF Assignment             ;
; Location                    ;                                      ;              ; sram_adscn                      ; PIN_AM31               ; QSF Assignment             ;
; Location                    ;                                      ;              ; sram_adspn                      ; PIN_AG28               ; QSF Assignment             ;
; Location                    ;                                      ;              ; sram_advn                       ; PIN_AU32               ; QSF Assignment             ;
; Location                    ;                                      ;              ; sram_bwen                       ; PIN_AK30               ; QSF Assignment             ;
; Location                    ;                                      ;              ; sram_bwn[0]                     ; PIN_AH27               ; QSF Assignment             ;
; Location                    ;                                      ;              ; sram_bwn[1]                     ; PIN_AR31               ; QSF Assignment             ;
; Location                    ;                                      ;              ; sram_bwn[2]                     ; PIN_AH28               ; QSF Assignment             ;
; Location                    ;                                      ;              ; sram_bwn[3]                     ; PIN_AL29               ; QSF Assignment             ;
; Location                    ;                                      ;              ; sram_cen                        ; PIN_AT30               ; QSF Assignment             ;
; Location                    ;                                      ;              ; sram_clk                        ; PIN_AE26               ; QSF Assignment             ;
; Location                    ;                                      ;              ; sram_dqp[0]                     ; PIN_F35                ; QSF Assignment             ;
; Location                    ;                                      ;              ; sram_dqp[1]                     ; PIN_AJ32               ; QSF Assignment             ;
; Location                    ;                                      ;              ; sram_dqp[2]                     ; PIN_N33                ; QSF Assignment             ;
; Location                    ;                                      ;              ; sram_dqp[3]                     ; PIN_AJ35               ; QSF Assignment             ;
; Location                    ;                                      ;              ; sram_gwn                        ; PIN_AC29               ; QSF Assignment             ;
; Location                    ;                                      ;              ; sram_oen                        ; PIN_AK34               ; QSF Assignment             ;
; Location                    ;                                      ;              ; sram_zz                         ; PIN_AJ29               ; QSF Assignment             ;
; Location                    ;                                      ;              ; tempdiode_n                     ; PIN_N38                ; QSF Assignment             ;
; Location                    ;                                      ;              ; tempdiode_p                     ; PIN_L38                ; QSF Assignment             ;
; Location                    ;                                      ;              ; user_led[0]                     ; PIN_F33                ; QSF Assignment             ;
; Location                    ;                                      ;              ; user_led[10]                    ; PIN_AE30               ; QSF Assignment             ;
; Location                    ;                                      ;              ; user_led[11]                    ; PIN_V30                ; QSF Assignment             ;
; Location                    ;                                      ;              ; user_led[12]                    ; PIN_AG30               ; QSF Assignment             ;
; Location                    ;                                      ;              ; user_led[13]                    ; PIN_AD29               ; QSF Assignment             ;
; Location                    ;                                      ;              ; user_led[14]                    ; PIN_U31                ; QSF Assignment             ;
; Location                    ;                                      ;              ; user_led[15]                    ; PIN_U35                ; QSF Assignment             ;
; Location                    ;                                      ;              ; user_led[1]                     ; PIN_AK33               ; QSF Assignment             ;
; Location                    ;                                      ;              ; user_led[2]                     ; PIN_W28                ; QSF Assignment             ;
; Location                    ;                                      ;              ; user_led[3]                     ; PIN_L34                ; QSF Assignment             ;
; Location                    ;                                      ;              ; user_led[4]                     ; PIN_AM34               ; QSF Assignment             ;
; Location                    ;                                      ;              ; user_led[5]                     ; PIN_M32                ; QSF Assignment             ;
; Location                    ;                                      ;              ; user_led[6]                     ; PIN_L35                ; QSF Assignment             ;
; Location                    ;                                      ;              ; user_led[7]                     ; PIN_AM35               ; QSF Assignment             ;
; Location                    ;                                      ;              ; user_led[8]                     ; PIN_N34                ; QSF Assignment             ;
; Location                    ;                                      ;              ; user_led[9]                     ; PIN_W35                ; QSF Assignment             ;
; Location                    ;                                      ;              ; user_pb[0]                      ; PIN_AK35               ; QSF Assignment             ;
; Location                    ;                                      ;              ; user_pb[1]                      ; PIN_W32                ; QSF Assignment             ;
; Location                    ;                                      ;              ; user_pb[2]                      ; PIN_M34                ; QSF Assignment             ;
; I/O Standard                ;                                      ;              ; clkinbot_100_p                  ; LVDS                   ; QSF Assignment             ;
; I/O Standard                ;                                      ;              ; clkout_sma                      ; 2.5 V                  ; QSF Assignment             ;
; I/O Standard                ;                                      ;              ; user_led                        ; 2.5 V                  ; QSF Assignment             ;
; I/O Standard                ;                                      ;              ; user_pb                         ; 2.5 V                  ; QSF Assignment             ;
; Synchronizer Identification ; alt_ddrx_reset_sync                  ;              ; reset_reg[17]                   ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ;
; Synchronizer Identification ; alt_ddrx_reset_sync                  ;              ; reset_reg[18]                   ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ;
; Synchronizer Identification ; alt_ddrx_reset_sync                  ;              ; reset_reg[19]                   ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ;
; Synchronizer Identification ; alt_ddrx_reset_sync                  ;              ; reset_reg[6]                    ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ;
; Global Signal               ; alt_ddrx_reset_sync                  ;              ; reset_reg[13]                   ; OFF                    ; Compiler or HDL Assignment ;
; Global Signal               ; alt_ddrx_reset_sync                  ;              ; reset_reg[17]                   ; OFF                    ; Compiler or HDL Assignment ;
; Global Signal               ; alt_ddrx_reset_sync                  ;              ; reset_reg[18]                   ; OFF                    ; Compiler or HDL Assignment ;
; Global Signal               ; alt_ddrx_reset_sync                  ;              ; reset_reg[19]                   ; OFF                    ; Compiler or HDL Assignment ;
; Global Signal               ; alt_ddrx_reset_sync                  ;              ; reset_reg[6]                    ; OFF                    ; Compiler or HDL Assignment ;
; Global Signal               ; ddr3_top_phy_alt_mem_phy_seq_wrapper ;              ; sc_clk_dp[0]                    ; off                    ; Compiler or HDL Assignment ;
; Global Signal               ; ddr3_top_phy_alt_mem_phy_seq_wrapper ;              ; sc_clk_dp[1]                    ; off                    ; Compiler or HDL Assignment ;
; Fast Input Register         ; ghrd_4sgx230                         ;              ; top_m_rx_col_to_the_tse_mac     ; ON                     ; QSF Assignment             ;
; Fast Input Register         ; ghrd_4sgx230                         ;              ; top_m_rx_crs_to_the_tse_mac     ; ON                     ; QSF Assignment             ;
; Fast Input Register         ; ghrd_4sgx230                         ;              ; top_m_rx_d_to_the_tse_mac       ; ON                     ; QSF Assignment             ;
; Fast Input Register         ; ghrd_4sgx230                         ;              ; top_m_rx_en_to_the_tse_mac      ; ON                     ; QSF Assignment             ;
; Fast Input Register         ; ghrd_4sgx230                         ;              ; top_m_rx_err_to_the_tse_mac     ; ON                     ; QSF Assignment             ;
; Fast Input Register         ; ghrd_4sgx230                         ;              ; top_rgmii_in_to_the_tse_mac     ; ON                     ; QSF Assignment             ;
; Fast Input Register         ; ghrd_4sgx230                         ;              ; top_rx_control_to_the_tse_mac   ; ON                     ; QSF Assignment             ;
; Fast Output Register        ; ghrd_4sgx230                         ;              ; top_m_tx_d_from_the_tse_mac     ; ON                     ; QSF Assignment             ;
; Fast Output Register        ; ghrd_4sgx230                         ;              ; top_m_tx_en_from_the_tse_mac    ; ON                     ; QSF Assignment             ;
; Fast Output Register        ; ghrd_4sgx230                         ;              ; top_m_tx_err_from_the_tse_mac   ; ON                     ; QSF Assignment             ;
; Fast Output Register        ; ghrd_4sgx230                         ;              ; top_rgmii_out_from_the_tse_mac  ; ON                     ; QSF Assignment             ;
; Fast Output Register        ; ghrd_4sgx230                         ;              ; top_tx_control_from_the_tse_mac ; ON                     ; QSF Assignment             ;
; I/O Maximum Toggle Rate     ; ghrd_4sgx230                         ;              ; user_pb                         ; 0 MHz                  ; QSF Assignment             ;
; Fast Output Register        ; tb_fsm_avalon_slave_arbitrator       ;              ; select_n_to_the_ext_flash       ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; tb_fsm_avalon_slave_arbitrator       ;              ; tb_fsm_address[0]               ; ON                     ; Compiler or HDL Assignment ;
; Fast Output Register        ; tb_fsm_avalon_slave_arbitrator       ;              ; tb_fsm_address[0]~reg0          ; ON                     ; Compiler or HDL Assignment ;
+-----------------------------+--------------------------------------+--------------+---------------------------------+------------------------+----------------------------+


+-------------------------------------------------------------+
; Incremental Compilation Preservation Summary                ;
+--------------------------------------+----------------------+
; Type                                 ; Value                ;
+--------------------------------------+----------------------+
; Placement (by node)                  ;                      ;
;     -- Requested                     ; 0 / 24872 ( 0.00 % ) ;
;     -- Achieved                      ; 0 / 24872 ( 0.00 % ) ;
;                                      ;                      ;
; Routing (by net)                     ;                      ;
;     -- Requested                     ; 0 / 0 ( 0.00 % )     ;
;     -- Achieved                      ; 0 / 0 ( 0.00 % )     ;
;                                      ;                      ;
; Number of Tiles locked to High-Speed ; 0                    ;
+--------------------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 24645   ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 180     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 47      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


Color Legend:
  -- Green:
      -- Package Resource:       The HardCopy device package can be migrated from the selected FPGA device package, and the design has been fitted with the target device migration enabled.
      -- Other Device Resources: The resource quantity is within the acceptable range of the HardCopy device and package, indicating that migration from the selected FPGA device package will likely be successful. You must compile and check the HardCopy companion revision to ensure migration is successful.
  -- Orange:
      -- Package Resource:       The HardCopy device package can be migrated from the selected FPGA device package; however, the design has not been fitted with the target device migration enabled.
      -- Other Device Resources: The resource quantity is within the acceptable range of the HardCopy device and package; however, the resource is constrained so much that the design may not migrate.
  -- Red:
      -- Package Resource:       The HardCopy device package cannot be migrated from the selected FPGA device package.
      -- Other Device Resources: The design did not migrate because the resource quantity exceeds the acceptable range of the HardCopy device and package, or, for other reasons detailed in the footnotes.

Note: The used resource quantities listed for each HardCopy device and package combination are estimates only.
Migrate your design from the selected FPGA device and compile for the HardCopy companion revision to obtain the most accurate measurement of HardCopy resource utilization.

Note: The Device Resource Guide cannot estimate the routing demand by the design in a HardCopy device.
Migrate your design from the selected FPGA device and compile for the HardCopy companion revision to confirm routability of the design in the selected HardCopy device.

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HardCopy Device Resource Guide                                                                                                                                           ;
+-------------------------------+----------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Resource                      ; Stratix IV-GX EP4SGX230    ; HC4GX15L            ; HC4GX25F            ; HC4GX25L            ; HC4GX35F            ; HC4GX35F            ;
+-------------------------------+----------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Migration Compatibility       ;                            ; None                ; None                ; None                ; None                ; None                ;
; Primary Migration Constraint  ;                            ; Unsupported Feature ; Unsupported Feature ; Unsupported Feature ; Unsupported Feature ; Unsupported Feature ;
; Package                       ; FBGA - 1517                ; FBGA - 780          ; FBGA - 1152         ; FBGA - 1152         ; FBGA - 1152         ; FBGA - 1517         ;
; Logic                         ; --                         ; 2%                  ; 2%                  ; 2%                  ; 2%                  ; 2%                  ;
;   -- Logic cells              ; 16671                      ; --                  ; --                  ; --                  ; --                  ; --                  ;
;   -- DSP elements             ; 4                          ; --                  ; --                  ; --                  ; --                  ; --                  ;
;   -- Memory LABs              ; 22                         ; --                  ; --                  ; --                  ; --                  ; --                  ;
; Pins                          ;                            ;                     ;                     ;                     ;                     ;                     ;
;   -- Total                    ; 139                        ; 139 / 412           ; 139 / 660           ; 139 / 644           ; 139 / 660           ; 139 / 888           ;
;   -- IO (HSSI)                ; 0                          ; 0 / 40              ; 0 / 96              ; 0 / 80              ; 0 / 96              ; 0 / 144             ;
;   -- Differential Input       ; 8                          ; 8 / 196             ; 8 / 292             ; 8 / 292             ; 8 / 292             ; 8 / 384             ;
;   -- Differential Output      ; 4                          ; 4 / 60              ; 4 / 96              ; 4 / 96              ; 4 / 96              ; 4 / 184             ;
;   -- PCI / PCI-X              ; 0                          ; 0 / 372             ; 0 / 564             ; 0 / 564             ; 0 / 564             ; 0 / 744             ;
;   -- DQ                       ; 18                         ; 18 / 288            ; 18 / 468            ; 18 / 468            ; 18 / 468            ; 18 / 624            ;
;   -- DQS                      ; 4                          ; 4 / 96              ; 4 / 156             ; 4 / 156             ; 4 / 156             ; 4 / 208             ;
; Memory                        ;                            ;                     ;                     ;                     ;                     ;                     ;
;   -- M144K Blocks             ; 4                          ; 4 / 24              ; 4 / 36              ; 4 / 36              ; 4 / 64              ; 4 / 64              ;
;   -- M9K Blocks *             ; 61                         ; 61 / 660            ; 61 / 936            ; 61 / 936            ; 61 / 1280           ; 61 / 1280           ;
; PLLs                          ;                            ;                     ;                     ;                     ;                     ;                     ;
;   -- Enhanced                 ; 1                          ; 1 / 2               ; 1 / 4               ; 1 / 4               ; 1 / 4               ; 1 / 4               ;
;   -- Fast  **                 ; 2                          ; 2 / 1               ; 2 / 2               ; 2 / 2               ; 2 / 2               ; 2 / 4               ;
; DLLs                          ; 1                          ; 1 / 4               ; 1 / 4               ; 1 / 4               ; 1 / 4               ; 1 / 4               ;
; SERDES                        ;                            ;                     ;                     ;                     ;                     ;                     ;
;   -- RX                       ; 1                          ; 1 / 28              ; 1 / 44              ; 1 / 44              ; 1 / 44              ; 1 / 88              ;
;   -- TX                       ; 1                          ; 1 / 28              ; 1 / 44              ; 1 / 44              ; 1 / 44              ; 1 / 88              ;
; Configuration                 ;                            ;                     ;                     ;                     ;                     ;                     ;
;   -- CRC                      ; 0                          ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ;
;   -- ASMI                     ; 0                          ; 0 / 1               ; 0 / 1               ; 0 / 1               ; 0 / 1               ; 0 / 1               ;
;   -- Remote Update            ; 0                          ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ;
;   -- JTAG                     ; 1                          ; 1 / 1               ; 1 / 1               ; 1 / 1               ; 1 / 1               ; 1 / 1               ;
;  Impedance Control Block      ; 1                          ; 1 / 6               ; 1 / 6               ; 1 / 6               ; 1 / 6               ; 1 / 8               ;
;  Clock Network                ;                            ;                     ;                     ;                     ;                     ;                     ;
;   -- Global Clocks            ; 15                         ; 15 / 16             ; 15 / 16             ; 15 / 16             ; 15 / 16             ; 15 / 16             ;
;   -- Quadrant Clocks          ; 9                          ; 9 / 88              ; 9 / 88              ; 9 / 88              ; 9 / 88              ; 9 / 88              ;
;   -- Periphery Clocks         ; 1                          ; 1 / 28              ; 1 / 44              ; 1 / 44              ; 1 / 88              ; 1 / 88              ;
; Transceiver                   ;                            ;                     ;                     ;                     ;                     ;                     ;
;   -- Transmitter              ;                            ;                     ;                     ;                     ;                     ;                     ;
;      -- PMA                   ; 0                          ; 0 / 8               ; 0 / 24              ; 0 / 16              ; 0 / 24              ; 0 / 36              ;
;      -- PCS                   ; 0                          ; 0 / 8               ; 0 / 16              ; 0 / 16              ; 0 / 16              ; 0 / 24              ;
;   -- Receiver                 ;                            ;                     ;                     ;                     ;                     ;                     ;
;      -- PMA                   ; 0                          ; 0 / 8               ; 0 / 24              ; 0 / 16              ; 0 / 24              ; 0 / 36              ;
;      -- PCS                   ; 0                          ; 0 / 8               ; 0 / 16              ; 0 / 16              ; 0 / 16              ; 0 / 24              ;
; Hard IP blocks                ; 0                          ; 0 / 1               ; 0 / 2               ; 0 / 2               ; 0 / 2               ; 0 / 2               ;
; ATX blocks                    ; 0                          ; 0 / 1               ; 0 / 2               ; 0 / 2               ; 0 / 2               ; 0 / 4               ;
; CMU PLL blocks                ; 0                          ; 0 / 4               ; 0 / 8               ; 0 / 8               ; 0 / 8               ; 0 / 12              ;
+-------------------------------+----------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
*  Design contains one or more initialized RAM blocks, which cannot be migrated to HardCopy devices.
**  Although this PLL resource may be exceeded for a target HardCopy device, other PLL resources could possibly be used to achieve a successful fit.



+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /data/swbuild/job/20101104/0600/21900645/build/verilog/niosII_stratixIV_4sgx230/ghrd/ghrd_4sgx230.pin.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                                                          ; Usage                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALUTs Used                                                                        ; 12,313 / 182,400 ( 7 % )                                                                                                                                                                                                                                            ;
;     -- Combinational ALUTs                                                        ; 12,106 / 182,400 ( 7 % )                                                                                                                                                                                                                                            ;
;     -- Memory ALUTs                                                               ; 207 / 91,200 ( < 1 % )                                                                                                                                                                                                                                              ;
;     -- LUT_REGs                                                                   ; 0 / 182,400 ( 0 % )                                                                                                                                                                                                                                                 ;
; Dedicated logic registers                                                         ; 11,462 / 182,400 ( 6 % )                                                                                                                                                                                                                                            ;
;                                                                                   ;                                                                                                                                                                                                                                                                     ;
; Combinational ALUT usage by number of inputs                                      ;                                                                                                                                                                                                                                                                     ;
;     -- 7 input functions                                                          ; 204                                                                                                                                                                                                                                                                 ;
;     -- 6 input functions                                                          ; 1514                                                                                                                                                                                                                                                                ;
;     -- 5 input functions                                                          ; 2691                                                                                                                                                                                                                                                                ;
;     -- 4 input functions                                                          ; 2368                                                                                                                                                                                                                                                                ;
;     -- <=3 input functions                                                        ; 5329                                                                                                                                                                                                                                                                ;
;                                                                                   ;                                                                                                                                                                                                                                                                     ;
; Combinational ALUTs by mode                                                       ;                                                                                                                                                                                                                                                                     ;
;     -- normal mode                                                                ; 9800                                                                                                                                                                                                                                                                ;
;     -- extended LUT mode                                                          ; 204                                                                                                                                                                                                                                                                 ;
;     -- arithmetic mode                                                            ; 1933                                                                                                                                                                                                                                                                ;
;     -- shared arithmetic mode                                                     ; 169                                                                                                                                                                                                                                                                 ;
;                                                                                   ;                                                                                                                                                                                                                                                                     ;
; Logic utilization                                                                 ; 15,632 / 182,400 ( 9 % )                                                                                                                                                                                                                                            ;
;     -- Difficulty Clustering Design                                               ; Low                                                                                                                                                                                                                                                                 ;
;     -- Combinational ALUT/register pairs used in final Placement                  ; 16671                                                                                                                                                                                                                                                               ;
;         -- Combinational with no register                                         ; 5209                                                                                                                                                                                                                                                                ;
;         -- Register only                                                          ; 4358                                                                                                                                                                                                                                                                ;
;         -- Combinational with a register                                          ; 7104                                                                                                                                                                                                                                                                ;
;     -- Estimated pairs recoverable by pairing ALUTs and registers as design grows ; -2303                                                                                                                                                                                                                                                               ;
;     -- Estimated Combinational ALUT/register pairs unavailable                    ; 1264                                                                                                                                                                                                                                                                ;
;         -- Unavailable due to Memory LAB use                                      ; 310                                                                                                                                                                                                                                                                 ;
;         -- Unavailable due to unpartnered 7 LUTs                                  ; 168                                                                                                                                                                                                                                                                 ;
;         -- Unavailable due to unpartnered 6 LUTs                                  ; 514                                                                                                                                                                                                                                                                 ;
;         -- Unavailable due to unpartnered 5 LUTs                                  ; 268                                                                                                                                                                                                                                                                 ;
;         -- Unavailable due to LAB-wide signal conflicts                           ; 0                                                                                                                                                                                                                                                                   ;
;         -- Unavailable due to LAB input limits                                    ; 0                                                                                                                                                                                                                                                                   ;
;         -- Unavailable due to location constrained logic                          ; 4                                                                                                                                                                                                                                                                   ;
;                                                                                   ;                                                                                                                                                                                                                                                                     ;
; Total registers*                                                                  ; 11677                                                                                                                                                                                                                                                               ;
;     -- Dedicated logic registers                                                  ; 11,462 / 182,400 ( 6 % )                                                                                                                                                                                                                                            ;
;     -- I/O registers                                                              ; 215 / 4,864 ( 4 % )                                                                                                                                                                                                                                                 ;
;     -- LUT_REGs                                                                   ; 0                                                                                                                                                                                                                                                                   ;
;                                                                                   ;                                                                                                                                                                                                                                                                     ;
; Memory LAB cells by mode                                                          ;                                                                                                                                                                                                                                                                     ;
;     -- 64-address deep                                                            ; 77                                                                                                                                                                                                                                                                  ;
;     -- 32-address deep                                                            ; 130                                                                                                                                                                                                                                                                 ;
;                                                                                   ;                                                                                                                                                                                                                                                                     ;
; ALMs:  partially or completely used                                               ; 9,333 / 91,200 ( 10 % )                                                                                                                                                                                                                                             ;
;                                                                                   ;                                                                                                                                                                                                                                                                     ;
; Total LABs:  partially or completely used                                         ; 1,043 / 9,120 ( 11 % )                                                                                                                                                                                                                                              ;
;     -- Logic LABs                                                                 ; 1,021 / 1,043 ( 98 % )                                                                                                                                                                                                                                              ;
;     -- Memory LABs                                                                ; 22 / 1,043 ( 2 % )                                                                                                                                                                                                                                                  ;
;                                                                                   ;                                                                                                                                                                                                                                                                     ;
; User inserted logic elements                                                      ; 0                                                                                                                                                                                                                                                                   ;
; Virtual pins                                                                      ; 0                                                                                                                                                                                                                                                                   ;
; I/O pins                                                                          ; 139 / 888 ( 16 % )                                                                                                                                                                                                                                                  ;
;     -- Clock pins                                                                 ; 6 / 28 ( 21 % )                                                                                                                                                                                                                                                     ;
;     -- Dedicated input pins                                                       ; 4 / 60 ( 7 % )                                                                                                                                                                                                                                                      ;
; Global signals                                                                    ; 29                                                                                                                                                                                                                                                                  ;
; M9K blocks                                                                        ; 61 / 1,235 ( 5 % )                                                                                                                                                                                                                                                  ;
; M144K blocks                                                                      ; 4 / 22 ( 18 % )                                                                                                                                                                                                                                                     ;
; Total MLAB memory bits                                                            ; 6278                                                                                                                                                                                                                                                                ;
; Total block memory bits                                                           ; 834,936 / 14,625,792 ( 6 % )                                                                                                                                                                                                                                        ;
; Total block memory implementation bits                                            ; 1,152,000 / 14,625,792 ( 8 % )                                                                                                                                                                                                                                      ;
; DSP block 18-bit elements                                                         ; 4 / 1,288 ( < 1 % )                                                                                                                                                                                                                                                 ;
; PLLs                                                                              ; 3 / 8 ( 38 % )                                                                                                                                                                                                                                                      ;
; Global clocks                                                                     ; 15 / 16 ( 94 % )                                                                                                                                                                                                                                                    ;
; Quadrant clocks                                                                   ; 9 / 64 ( 14 % )                                                                                                                                                                                                                                                     ;
; Periphery clocks                                                                  ; 1 / 88 ( 1 % )                                                                                                                                                                                                                                                      ;
; SERDES transmitters                                                               ; 1 / 88 ( 1 % )                                                                                                                                                                                                                                                      ;
; SERDES receivers                                                                  ; 1 / 88 ( 1 % )                                                                                                                                                                                                                                                      ;
; JTAGs                                                                             ; 1 / 1 ( 100 % )                                                                                                                                                                                                                                                     ;
; ASMI blocks                                                                       ; 0 / 1 ( 0 % )                                                                                                                                                                                                                                                       ;
; CRC blocks                                                                        ; 0 / 1 ( 0 % )                                                                                                                                                                                                                                                       ;
; Remote update blocks                                                              ; 0 / 1 ( 0 % )                                                                                                                                                                                                                                                       ;
; GXB Receiver channel PCSs                                                         ; 0 / 24 ( 0 % )                                                                                                                                                                                                                                                      ;
; GXB Receiver channel PMAs                                                         ; 0 / 36 ( 0 % )                                                                                                                                                                                                                                                      ;
; GXB Transmitter channel PCSs                                                      ; 0 / 24 ( 0 % )                                                                                                                                                                                                                                                      ;
; GXB Transmitter channel PMAs                                                      ; 0 / 36 ( 0 % )                                                                                                                                                                                                                                                      ;
; HSSI CMU PLLs                                                                     ; 0 / 12 ( 0 % )                                                                                                                                                                                                                                                      ;
; HSSI ATX PLLs                                                                     ; 0 / 2 ( 0 % )                                                                                                                                                                                                                                                       ;
; Impedance control blocks                                                          ; 1 / 8 ( 13 % )                                                                                                                                                                                                                                                      ;
; Average interconnect usage (total/H/V)                                            ; 2% / 2% / 2%                                                                                                                                                                                                                                                        ;
; Peak interconnect usage (total/H/V)                                               ; 30% / 32% / 26%                                                                                                                                                                                                                                                     ;
;                                                                                   ;                                                                                                                                                                                                                                                                     ;
; Programmable power technology low-power tiles                                     ; 5,827 / 5,978 ( 97 % )                                                                                                                                                                                                                                              ;
;     -- low-power tiles that are used by the design                                ; 1,360 / 5,827 ( 23 % )                                                                                                                                                                                                                                              ;
;     -- unused tiles (low-power)                                                   ; 4,467 / 5,827 ( 77 % )                                                                                                                                                                                                                                              ;
; Programmable power technology high-speed tiles                                    ; 151 / 5,978 ( 3 % )                                                                                                                                                                                                                                                 ;
;                                                                                   ;                                                                                                                                                                                                                                                                     ;
; Programmable power technology low-power LAB tiles                                 ; 4,475 / 4,560 ( 98 % )                                                                                                                                                                                                                                              ;
;     -- low-power LAB tiles that are used by the design                            ; 1,360 / 4,475 ( 30 % )                                                                                                                                                                                                                                              ;
;     -- unused LAB tiles (low-power)                                               ; 3,115 / 4,475 ( 70 % )                                                                                                                                                                                                                                              ;
; Programmable power technology high-speed LAB tiles                                ; 85 / 4,560 ( 2 % )                                                                                                                                                                                                                                                  ;
;                                                                                   ;                                                                                                                                                                                                                                                                     ;
; Maximum fan-out node                                                              ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|phy_clk_1x~clkctrl ;
; Maximum fan-out                                                                   ; 8881                                                                                                                                                                                                                                                                ;
; Highest non-global fan-out signal                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_stall                                                                                                                                                                                                        ;
; Highest non-global fan-out                                                        ; 1122                                                                                                                                                                                                                                                                ;
; Total fan-out                                                                     ; 96087                                                                                                                                                                                                                                                               ;
; Average fan-out                                                                   ; 3.71                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside block RAM or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                          ;
+-----------------------------------------------------------------------------------+------------------------+------------------------+--------------------------------+
; Statistic                                                                         ; Top                    ; sld_hub:auto_hub       ; hard_block:auto_generated_inst ;
+-----------------------------------------------------------------------------------+------------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                                                      ; Low                    ; Low                    ; Low                            ;
;                                                                                   ;                        ;                        ;                                ;
; Logic utilization                                                                 ; 15761 / 182400 ( 8 % ) ; 125 / 182400 ( < 1 % ) ; 8 / 182400 ( < 1 % )           ;
;     -- Combinational ALUT/register pairs used in final Placement                  ; 16502                  ; 161                    ; 8                              ;
;         -- Combinational with no register                                         ; 5116                   ; 85                     ; 8                              ;
;         -- Register only                                                          ; 4301                   ; 57                     ; 0                              ;
;         -- Combinational with a register                                          ; 7085                   ; 19                     ; 0                              ;
;     -- Estimated pairs recoverable by pairing ALUTs and registers as design grows ; -1999                  ; -42                    ; 0                              ;
;     -- Estimated Combinational ALUT/register pairs unavailable                    ; 1258                   ; 6                      ; 0                              ;
;         -- Unavailable due to Memory LAB use                                      ; 310                    ; 0                      ; 0                              ;
;         -- Unavailable due to unpartnered 7 LUTs                                  ; 162                    ; 6                      ; 0                              ;
;         -- Unavailable due to unpartnered 6 LUTs                                  ; 514                    ; 0                      ; 0                              ;
;         -- Unavailable due to unpartnered 5 LUTs                                  ; 268                    ; 0                      ; 0                              ;
;         -- Unavailable due to LAB-wide signal conflicts                           ; 0                      ; 0                      ; 0                              ;
;         -- Unavailable due to LAB input limits                                    ; 0                      ; 0                      ; 0                              ;
;         -- Unavailable due to location constrained logic                          ; 4                      ; 0                      ; 0                              ;
;                                                                                   ;                        ;                        ;                                ;
; ALUTs Used                                                                        ; 12201 / 182400 ( 6 % ) ; 104 / 182400 ( < 1 % ) ; 8 / 182400 ( < 1 % )           ;
;     -- Combinational ALUTs                                                        ; 11994 / 182400 ( 6 % ) ; 104 / 182400 ( < 1 % ) ; 8 / 182400 ( < 1 % )           ;
;     -- Memory ALUTs                                                               ; 207 / 91200 ( < 1 % )  ; 0 / 91200 ( 0 % )      ; 0 / 91200 ( 0 % )              ;
;     -- LUT_REGs                                                                   ; 0 / 182400 ( 0 % )     ; 0 / 182400 ( 0 % )     ; 0 / 182400 ( 0 % )             ;
; Dedicated logic registers                                                         ; 11386 / 182400 ( 6 % ) ; 76 / 182400 ( < 1 % )  ; 0 / 182400 ( 0 % )             ;
;                                                                                   ;                        ;                        ;                                ;
; Combinational ALUT usage by number of inputs                                      ;                        ;                        ;                                ;
;     -- 7 input functions                                                          ; 198                    ; 6                      ; 0                              ;
;     -- 6 input functions                                                          ; 1509                   ; 5                      ; 0                              ;
;     -- 5 input functions                                                          ; 2671                   ; 20                     ; 0                              ;
;     -- 4 input functions                                                          ; 2348                   ; 12                     ; 8                              ;
;     -- <=3 input functions                                                        ; 5268                   ; 61                     ; 0                              ;
;                                                                                   ;                        ;                        ;                                ;
; Combinational ALUTs by mode                                                       ;                        ;                        ;                                ;
;     -- normal mode                                                                ; 9699                   ; 93                     ; 8                              ;
;     -- extended LUT mode                                                          ; 198                    ; 6                      ; 0                              ;
;     -- arithmetic mode                                                            ; 1928                   ; 5                      ; 0                              ;
;     -- shared arithmetic mode                                                     ; 169                    ; 0                      ; 0                              ;
;                                                                                   ;                        ;                        ;                                ;
; Total registers                                                                   ; 11599                  ; 76                     ; 2                              ;
;     -- Dedicated logic registers                                                  ; 11386 / 182400 ( 6 % ) ; 76 / 182400 ( < 1 % )  ; 0 / 182400 ( 0 % )             ;
;     -- I/O registers                                                              ; 426                    ; 0                      ; 4                              ;
;     -- LUT_REGs                                                                   ; 0                      ; 0                      ; 0                              ;
;                                                                                   ;                        ;                        ;                                ;
; Memory LAB cells by mode                                                          ;                        ;                        ;                                ;
;     -- 64-address deep                                                            ; 77                     ; 0                      ; 0                              ;
;     -- 32-address deep                                                            ; 130                    ; 0                      ; 0                              ;
;                                                                                   ;                        ;                        ;                                ;
; ALMs:  partially or completely used                                               ; 9239 / 91200 ( 10 % )  ; 86 / 91200 ( < 1 % )   ; 8 / 91200 ( < 1 % )            ;
;                                                                                   ;                        ;                        ;                                ;
; Total LABs:  partially or completely used                                         ; 1032 / 9120 ( 11 % )   ; 11 / 9120 ( < 1 % )    ; 1 / 9120 ( < 1 % )             ;
;     -- Logic LABs                                                                 ; 1010                   ; 11                     ; 1                              ;
;     -- Memory LABs                                                                ; 22                     ; 0                      ; 0                              ;
;                                                                                   ;                        ;                        ;                                ;
; Virtual pins                                                                      ; 0                      ; 0                      ; 0                              ;
; I/O pins                                                                          ; 132                    ; 0                      ; 7                              ;
; DSP block 18-bit elements                                                         ; 4 / 1288 ( < 1 % )     ; 0 / 1288 ( 0 % )       ; 0 / 1288 ( 0 % )               ;
; Total block memory bits                                                           ; 834936                 ; 0                      ; 0                              ;
; Total block memory implementation bits                                            ; 1152000                ; 0                      ; 0                              ;
; JTAG                                                                              ; 1 / 1 ( 100 % )        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ;
; PLL                                                                               ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )          ; 3 / 8 ( 37 % )                 ;
; SERDES receiver                                                                   ; 0 / 88 ( 0 % )         ; 0 / 88 ( 0 % )         ; 1 / 88 ( 1 % )                 ;
; SERDES transmitter                                                                ; 0 / 88 ( 0 % )         ; 0 / 88 ( 0 % )         ; 1 / 88 ( 1 % )                 ;
; M9K block                                                                         ; 61 / 1235 ( 4 % )      ; 0 / 1235 ( 0 % )       ; 0 / 1235 ( 0 % )               ;
; M144K block                                                                       ; 4 / 22 ( 18 % )        ; 0 / 22 ( 0 % )         ; 0 / 22 ( 0 % )                 ;
; DLL                                                                               ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; Clock enable block                                                                ; 14 / 216 ( 6 % )       ; 0 / 216 ( 0 % )        ; 11 / 216 ( 5 % )               ;
; Impedance control block                                                           ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )          ; 1 / 8 ( 12 % )                 ;
; Double data rate I/O output circuitry                                             ; 62 / 2688 ( 2 % )      ; 0 / 2688 ( 0 % )       ; 0 / 2688 ( 0 % )               ;
; Double data rate I/O input circuitry                                              ; 32 / 744 ( 4 % )       ; 0 / 744 ( 0 % )        ; 1 / 744 ( < 1 % )              ;
; Double data rate I/O output circuitry                                             ; 86 / 736 ( 11 % )      ; 0 / 736 ( 0 % )        ; 1 / 736 ( < 1 % )              ;
; Double data rate I/O output enable circuitry                                      ; 36 / 736 ( 4 % )       ; 0 / 736 ( 0 % )        ; 0 / 736 ( 0 % )                ;
; Impedance logic block                                                             ; 0 / 184 ( 0 % )        ; 0 / 184 ( 0 % )        ; 7 / 184 ( 3 % )                ;
; DQS pin delay chain                                                               ; 2 / 104 ( 1 % )        ; 0 / 104 ( 0 % )        ; 0 / 104 ( 0 % )                ;
; DQS pin enable                                                                    ; 2 / 104 ( 1 % )        ; 0 / 104 ( 0 % )        ; 0 / 104 ( 0 % )                ;
; DQS pin enable control                                                            ; 2 / 104 ( 1 % )        ; 0 / 104 ( 0 % )        ; 0 / 104 ( 0 % )                ;
; I/O clock divider                                                                 ; 16 / 112 ( 14 % )      ; 0 / 112 ( 0 % )        ; 0 / 112 ( 0 % )                ;
; Input phase alignment                                                             ; 32 / 1248 ( 2 % )      ; 0 / 1248 ( 0 % )       ; 0 / 1248 ( 0 % )               ;
; Half-rate input                                                                   ; 16 / 624 ( 2 % )       ; 0 / 624 ( 0 % )        ; 0 / 624 ( 0 % )                ;
; DQS pin configuration                                                             ; 4 / 104 ( 3 % )        ; 0 / 104 ( 0 % )        ; 0 / 104 ( 0 % )                ;
; Signal Splitter                                                                   ; 2 / 744 ( < 1 % )      ; 0 / 744 ( 0 % )        ; 1 / 744 ( < 1 % )              ;
;                                                                                   ;                        ;                        ;                                ;
; Connections                                                                       ;                        ;                        ;                                ;
;     -- Input Connections                                                          ; 11303                  ; 118                    ; 41                             ;
;     -- Registered Input Connections                                               ; 10341                  ; 84                     ; 2                              ;
;     -- Output Connections                                                         ; 288                    ; 149                    ; 11025                          ;
;     -- Registered Output Connections                                              ; 38                     ; 149                    ; 219                            ;
;                                                                                   ;                        ;                        ;                                ;
; Internal Connections                                                              ;                        ;                        ;                                ;
;     -- Total Connections                                                          ; 97795                  ; 788                    ; 11808                          ;
;     -- Registered Connections                                                     ; 51843                  ; 566                    ; 221                            ;
;                                                                                   ;                        ;                        ;                                ;
; External Connections                                                              ;                        ;                        ;                                ;
;     -- Top                                                                        ; 260                    ; 265                    ; 11066                          ;
;     -- sld_hub:auto_hub                                                           ; 265                    ; 2                      ; 0                              ;
;     -- hard_block:auto_generated_inst                                             ; 11066                  ; 0                      ; 0                              ;
;                                                                                   ;                        ;                        ;                                ;
; Partition Interface                                                               ;                        ;                        ;                                ;
;     -- Input Ports                                                                ; 58                     ; 22                     ; 41                             ;
;     -- Output Ports                                                               ; 81                     ; 39                     ; 60                             ;
;     -- Bidir Ports                                                                ; 39                     ; 0                      ; 0                              ;
;                                                                                   ;                        ;                        ;                                ;
; Registered Ports                                                                  ;                        ;                        ;                                ;
;     -- Registered Input Ports                                                     ; 0                      ; 3                      ; 2                              ;
;     -- Registered Output Ports                                                    ; 0                      ; 30                     ; 16                             ;
;                                                                                   ;                        ;                        ;                                ;
; Port Connectivity                                                                 ;                        ;                        ;                                ;
;     -- Input Ports driven by GND                                                  ; 0                      ; 9                      ; 0                              ;
;     -- Output Ports driven by GND                                                 ; 0                      ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC                                                  ; 0                      ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC                                                 ; 0                      ; 0                      ; 0                              ;
;     -- Input Ports with no Source                                                 ; 0                      ; 0                      ; 0                              ;
;     -- Output Ports with no Source                                                ; 0                      ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout                                                 ; 0                      ; 1                      ; 13                             ;
;     -- Output Ports with no Fanout                                                ; 0                      ; 25                     ; 29                             ;
+-----------------------------------------------------------------------------------+------------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                    ;
+---------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+--------------+---------------------------+----------------------+
; Name                      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination  ; Termination Control Block ; Location assigned by ;
+---------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+--------------+---------------------------+----------------------+
; button_pio[0]             ; AK35  ; 2C       ; 0            ; 36           ; 93           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ;
; button_pio[1]             ; W32   ; 1C       ; 0            ; 53           ; 31           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ;
; button_pio[2]             ; M34   ; 1C       ; 0            ; 64           ; 93           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ;
; clkin_100                 ; A21   ; 7C       ; 66           ; 96           ; 0            ; 3                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; Off          ; --                        ; User                 ;
; clkin_100(n)              ; A20   ; 7C       ; 66           ; 96           ; 93           ; 0                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; Off          ; --                        ; Fitter               ;
; clkin_125                 ; AF34  ; 2C       ; 0            ; 43           ; 0            ; 1064                  ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; Differential ; --                        ; User                 ;
; clkin_125(n)              ; AE35  ; 2C       ; 0            ; 43           ; 93           ; 0                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; Differential ; --                        ; Fitter               ;
; clkin_50                  ; AC34  ; 2C       ; 0            ; 44           ; 0            ; 27                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ;
; dipsw_pio[0]              ; AL35  ; 2C       ; 0            ; 34           ; 93           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ;
; dipsw_pio[1]              ; AC35  ; 2C       ; 0            ; 44           ; 31           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ;
; dipsw_pio[2]              ; J34   ; 1C       ; 0            ; 68           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ;
; dipsw_pio[3]              ; AN35  ; 2C       ; 0            ; 31           ; 93           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ;
; dipsw_pio[4]              ; G33   ; 1A       ; 0            ; 72           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ;
; dipsw_pio[5]              ; K35   ; 1C       ; 0            ; 67           ; 93           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ;
; dipsw_pio[6]              ; AG34  ; 2C       ; 0            ; 43           ; 31           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ;
; dipsw_pio[7]              ; AG31  ; 2C       ; 0            ; 36           ; 31           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ;
; enet_rx_p                 ; AC31  ; 2C       ; 0            ; 41           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; Off          ; --                        ; User                 ;
; enet_rx_p(n)              ; AC32  ; 2C       ; 0            ; 41           ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; Off          ; --                        ; User                 ;
; reset_n                   ; V34   ; 1C       ; 0            ; 55           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ;
; rxd_to_the_uart           ; AF10  ; 5C       ; 119          ; 32           ; 62           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off          ; --                        ; User                 ;
; termination_blk0~_rdn_pad ; AG25  ; 3A       ; 4            ; 0            ; 93           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; Off          ; --                        ; User                 ;
; termination_blk0~_rup_pad ; AF25  ; 3A       ; 4            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V        ; Off          ; --                        ; User                 ;
+---------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; ddr3top_addr[0]   ; D19   ; 7C       ; 72           ; 96           ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_addr[10]  ; B23   ; 8C       ; 53           ; 96           ; 31           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_addr[11]  ; A19   ; 7C       ; 66           ; 96           ; 62           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_addr[12]  ; A23   ; 8C       ; 53           ; 96           ; 62           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_addr[1]   ; C22   ; 8C       ; 48           ; 96           ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_addr[2]   ; N19   ; 7C       ; 70           ; 96           ; 62           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_addr[3]   ; R20   ; 8C       ; 45           ; 96           ; 62           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_addr[4]   ; D21   ; 8C       ; 48           ; 96           ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_addr[5]   ; P19   ; 7C       ; 70           ; 96           ; 31           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_addr[6]   ; G21   ; 8C       ; 50           ; 96           ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_addr[7]   ; M20   ; 8C       ; 50           ; 96           ; 31           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_addr[8]   ; F21   ; 8C       ; 50           ; 96           ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_addr[9]   ; M21   ; 8C       ; 45           ; 96           ; 31           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_ba[0]     ; B14   ; 7A       ; 98           ; 96           ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_ba[1]     ; E23   ; 8C       ; 38           ; 96           ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_ba[2]     ; A14   ; 7A       ; 98           ; 96           ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_cas_n     ; B19   ; 7C       ; 74           ; 96           ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_cke       ; A25   ; 8C       ; 45           ; 96           ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_cs_n      ; D15   ; 7B       ; 95           ; 96           ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_dm[0]     ; B11   ; 7A       ; 103          ; 96           ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I ; Default          ; Series 50 Ohm with Calibration    ; termination_blk0          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; Group 57197207      ;
; ddr3top_dm[1]     ; G23   ; 8C       ; 38           ; 96           ; 31           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I ; Default          ; Series 50 Ohm with Calibration    ; termination_blk0          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; Group 57197207      ;
; ddr3top_odt       ; K15   ; 7A       ; 98           ; 96           ; 31           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_ras_n     ; A24   ; 8C       ; 45           ; 96           ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_reset_n   ; L20   ; 8C       ; 50           ; 96           ; 62           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; ddr3top_we_n      ; C19   ; 7C       ; 72           ; 96           ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; enet_mdc          ; AH34  ; 2C       ; 0            ; 38           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; enet_resetn       ; V31   ; 1C       ; 0            ; 60           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; enet_tx_p         ; L29   ; 1A       ; 0            ; 87           ; 31           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS            ; Maximum Current  ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; enet_tx_p(n)      ; K29   ; 1A       ; 0            ; 87           ; 62           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS            ; Maximum Current  ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; flash_advn        ; AN31  ; 2A       ; 0            ; 15           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; flash_cen         ; AU31  ; 2A       ; 0            ; 14           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; flash_clk         ; AF26  ; 2A       ; 0            ; 17           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; flash_oen         ; AG27  ; 2A       ; 0            ; 12           ; 31           ; yes             ; no                     ; yes           ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; flash_resetn      ; AL30  ; 2A       ; 0            ; 15           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; flash_wen         ; AT31  ; 2A       ; 0            ; 14           ; 0            ; yes             ; no                     ; yes           ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[0]          ; AN32  ; 2A       ; 0            ; 26           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[10]         ; AJ31  ; 2A       ; 0            ; 24           ; 31           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[11]         ; AH30  ; 2A       ; 0            ; 24           ; 62           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[12]         ; AT33  ; 2A       ; 0            ; 22           ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[13]         ; AU33  ; 2A       ; 0            ; 22           ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[14]         ; AK32  ; 2A       ; 0            ; 22           ; 31           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[15]         ; AL32  ; 2A       ; 0            ; 22           ; 62           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[16]         ; AP35  ; 2A       ; 0            ; 21           ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[17]         ; AR35  ; 2A       ; 0            ; 21           ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[18]         ; AG29  ; 2A       ; 0            ; 21           ; 31           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[19]         ; AH29  ; 2A       ; 0            ; 21           ; 62           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[1]          ; AP33  ; 2A       ; 0            ; 26           ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[20]         ; AP32  ; 2A       ; 0            ; 18           ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[21]         ; AR32  ; 2A       ; 0            ; 18           ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[22]         ; AK31  ; 2A       ; 0            ; 18           ; 31           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[23]         ; AL31  ; 2A       ; 0            ; 18           ; 62           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[24]         ; AN30  ; 2A       ; 0            ; 17           ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[25]         ; AP30  ; 2A       ; 0            ; 17           ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[2]          ; AC26  ; 2A       ; 0            ; 26           ; 31           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[3]          ; AD26  ; 2A       ; 0            ; 26           ; 62           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[4]          ; AN33  ; 2A       ; 0            ; 25           ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[5]          ; AP34  ; 2A       ; 0            ; 25           ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[6]          ; AD27  ; 2A       ; 0            ; 25           ; 31           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[7]          ; AE27  ; 2A       ; 0            ; 25           ; 62           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[8]          ; AT34  ; 2A       ; 0            ; 24           ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; fsm_a[9]          ; AR34  ; 2A       ; 0            ; 24           ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; led_pio[0]        ; F33   ; 1A       ; 0            ; 72           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; led_pio[10]       ; AE30  ; 2C       ; 0            ; 28           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; led_pio[11]       ; V30   ; 1C       ; 0            ; 55           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; led_pio[12]       ; AG30  ; 2C       ; 0            ; 29           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; led_pio[13]       ; AD29  ; 2C       ; 0            ; 34           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; led_pio[14]       ; U31   ; 1C       ; 0            ; 60           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; led_pio[15]       ; U35   ; 1C       ; 0            ; 55           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; led_pio[1]        ; AK33  ; 2C       ; 0            ; 28           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; led_pio[2]        ; W28   ; 1C       ; 0            ; 62           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; led_pio[3]        ; L34   ; 1C       ; 0            ; 62           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; led_pio[4]        ; AM34  ; 2C       ; 0            ; 29           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; led_pio[5]        ; M32   ; 1C       ; 0            ; 68           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; led_pio[6]        ; L35   ; 1C       ; 0            ; 62           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; led_pio[7]        ; AM35  ; 2C       ; 0            ; 29           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; led_pio[8]        ; N34   ; 1C       ; 0            ; 65           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; led_pio[9]        ; W35   ; 1C       ; 0            ; 53           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
; txd_from_the_uart ; AD10  ; 5C       ; 119          ; 36           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; 0 pF ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+-------------------+-----------------------------------+---------------------------+---------------------+-----------------------------+----------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Load ; Output Enable Source                                                                                                                                                                                                                                                ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+-------------------+-----------------------------------+---------------------------+---------------------+-----------------------------+----------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; ddr3top_clk     ; D24   ; 8C       ; 43           ; 96           ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; -                   ;
; ddr3top_clk_n   ; C24   ; 8C       ; 43           ; 96           ; 93           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; -                   ;
; ddr3top_dq[0]   ; A10   ; 7A       ; 103          ; 96           ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; Group 57197207      ;
; ddr3top_dq[10]  ; J22   ; 8C       ; 41           ; 96           ; 0            ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; Group 57197207      ;
; ddr3top_dq[11]  ; E22   ; 8C       ; 39           ; 96           ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; Group 57197207      ;
; ddr3top_dq[12]  ; G22   ; 8C       ; 41           ; 96           ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; Group 57197207      ;
; ddr3top_dq[13]  ; F23   ; 8C       ; 38           ; 96           ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; Group 57197207      ;
; ddr3top_dq[14]  ; H22   ; 8C       ; 41           ; 96           ; 93           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; Group 57197207      ;
; ddr3top_dq[15]  ; D23   ; 8C       ; 38           ; 96           ; 93           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; Group 57197207      ;
; ddr3top_dq[1]   ; D11   ; 7A       ; 102          ; 96           ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; Group 57197207      ;
; ddr3top_dq[2]   ; B10   ; 7A       ; 102          ; 96           ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; Group 57197207      ;
; ddr3top_dq[3]   ; C12   ; 7A       ; 100          ; 96           ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; Group 57197207      ;
; ddr3top_dq[4]   ; C11   ; 7A       ; 103          ; 96           ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; Group 57197207      ;
; ddr3top_dq[5]   ; C13   ; 7A       ; 100          ; 96           ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; Group 57197207      ;
; ddr3top_dq[6]   ; A11   ; 7A       ; 103          ; 96           ; 93           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; Group 57197207      ;
; ddr3top_dq[7]   ; B13   ; 7A       ; 100          ; 96           ; 0            ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; Group 57197207      ;
; ddr3top_dq[8]   ; K22   ; 8C       ; 41           ; 96           ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; Group 57197207      ;
; ddr3top_dq[9]   ; D22   ; 8C       ; 39           ; 96           ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; Group 57197207      ;
; ddr3top_dqs[0]  ; D14   ; 7A       ; 102          ; 96           ; 0            ; 8                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; Group 57197207      ;
; ddr3top_dqs[1]  ; J23   ; 8C       ; 39           ; 96           ; 0            ; 8                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; Group 57197207      ;
; ddr3top_dqsn[0] ; C14   ; 7A       ; 102          ; 96           ; 93           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; Group 57197207      ;
; ddr3top_dqsn[1] ; H23   ; 8C       ; 39           ; 96           ; 93           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Off               ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF ; -                                                                                                                                                                                                                                                                   ; Group 57197207      ;
; enet_mdio       ; M33   ; 1C       ; 0            ; 64           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|mdio_oen (inverted) ; -                   ;
; fsm_d[0]        ; C34   ; 1A       ; 0            ; 87           ; 93           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle                                                                                                                                                 ; -                   ;
; fsm_d[10]       ; H32   ; 1A       ; 0            ; 82           ; 62           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                                   ; -                   ;
; fsm_d[11]       ; J32   ; 1A       ; 0            ; 82           ; 31           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                                   ; -                   ;
; fsm_d[12]       ; B32   ; 1A       ; 0            ; 82           ; 93           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                                   ; -                   ;
; fsm_d[13]       ; C32   ; 1A       ; 0            ; 82           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                                   ; -                   ;
; fsm_d[14]       ; M31   ; 1A       ; 0            ; 81           ; 62           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                                   ; -                   ;
; fsm_d[15]       ; N31   ; 1A       ; 0            ; 81           ; 31           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                                                                   ; -                   ;
; fsm_d[1]        ; D34   ; 1A       ; 0            ; 87           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                    ; -                   ;
; fsm_d[2]        ; J30   ; 1A       ; 0            ; 85           ; 62           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                    ; -                   ;
; fsm_d[3]        ; K30   ; 1A       ; 0            ; 85           ; 31           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                    ; -                   ;
; fsm_d[4]        ; C31   ; 1A       ; 0            ; 85           ; 93           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                    ; -                   ;
; fsm_d[5]        ; D31   ; 1A       ; 0            ; 85           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                    ; -                   ;
; fsm_d[6]        ; M28   ; 1A       ; 0            ; 84           ; 62           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                    ; -                   ;
; fsm_d[7]        ; N28   ; 1A       ; 0            ; 84           ; 31           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                    ; -                   ;
; fsm_d[8]        ; C35   ; 1A       ; 0            ; 84           ; 93           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                                    ; -                   ;
; fsm_d[9]        ; D35   ; 1A       ; 0            ; 84           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+-------------------+-----------------------------------+---------------------------+---------------------+-----------------------------+----------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                     ;
+----------+------------------------------------------------+---------------------+-----------------------+---------------------------+
; Location ; Pin Name                                       ; Reserved As         ; User Signal Name      ; Pin Type                  ;
+----------+------------------------------------------------+---------------------+-----------------------+---------------------------+
; J29      ; TDI                                            ; -                   ; altera_reserved_tdi   ; JTAG Pin                  ;
; N27      ; TMS                                            ; -                   ; altera_reserved_tms   ; JTAG Pin                  ;
; A32      ; TRST                                           ; -                   ; altera_reserved_ntrst ; JTAG Pin                  ;
; G30      ; TCK                                            ; -                   ; altera_reserved_tck   ; JTAG Pin                  ;
; F30      ; TDO                                            ; -                   ; altera_reserved_tdo   ; JTAG Pin                  ;
; W30      ; DQ12L, DIFFIO_TX_L19n, DIFFOUT_L37n, DATA0     ; As input tri-stated ; ~ALTERA_DATA0~        ; Dual Purpose Pin          ;
; V30      ; DQ13L, DIFFIO_TX_L21n, DIFFOUT_L41n, INIT_DONE ; Use as regular IO   ; led_pio[11]           ; Dual Purpose Pin          ;
; U35      ; DQ13L, DIFFIO_RX_L21n, DIFFOUT_L42n, DEV_OE    ; Use as regular IO   ; led_pio[15]           ; Dual Purpose Pin          ;
; V34      ; DQ13L, DIFFIO_RX_L21p, DIFFOUT_L42p, DEV_CLRn  ; Use as regular IO   ; reset_n               ; Dual Purpose Pin          ;
; AW36     ; nCONFIG                                        ; -                   ; -                     ; Dedicated Programming Pin ;
; AW35     ; nSTATUS                                        ; -                   ; -                     ; Dedicated Programming Pin ;
; AV35     ; CONF_DONE                                      ; -                   ; -                     ; Dedicated Programming Pin ;
; AP29     ; PORSEL                                         ; -                   ; -                     ; Dedicated Programming Pin ;
; AN29     ; nCE                                            ; -                   ; -                     ; Dedicated Programming Pin ;
; AM11     ; nIO_PULLUP                                     ; -                   ; -                     ; Dedicated Programming Pin ;
; AT11     ; nCEO                                           ; -                   ; -                     ; Dedicated Programming Pin ;
; AR11     ; DCLK                                           ; -                   ; -                     ; Dedicated Programming Pin ;
; AP11     ; nCSO                                           ; -                   ; -                     ; Dedicated Programming Pin ;
; AN11     ; ASDO                                           ; -                   ; -                     ; Dedicated Programming Pin ;
; A8       ; MSEL2                                          ; -                   ; -                     ; Dedicated Programming Pin ;
; H11      ; MSEL1                                          ; -                   ; -                     ; Dedicated Programming Pin ;
; J11      ; MSEL0                                          ; -                   ; -                     ; Dedicated Programming Pin ;
+----------+------------------------------------------------+---------------------+-----------------------+---------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; 1A       ; 20 / 48 ( 42 % ) ; 2.5V          ; --           ; 2.5V          ;
; 1C       ; 17 / 42 ( 40 % ) ; 2.5V          ; --           ; 2.5V          ;
; 2C       ; 18 / 42 ( 43 % ) ; 2.5V          ; --           ; 2.5V          ;
; 2A       ; 32 / 48 ( 67 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3A       ; 2 / 40 ( 5 % )   ; 1.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3C       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4C       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4B       ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 40 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5C       ; 2 / 42 ( 5 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6C       ; 0 / 42 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 14 / 40 ( 35 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7B       ; 1 / 24 ( 4 % )   ; 1.5V          ; --           ; 2.5V          ;
; 7C       ; 8 / 32 ( 25 % )  ; 1.5V          ; --           ; 2.5V          ;
; 8C       ; 26 / 32 ( 81 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 8B       ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 40 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; QL11     ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; QL2      ; 0 / 24 ( 0 % )   ; --            ; --           ; --            ;
; QL1      ; 0 / 24 ( 0 % )   ; --            ; --           ; --            ;
; QL0      ; 0 / 24 ( 0 % )   ; --            ; --           ; --            ;
; QL10     ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; QR10     ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; QR0      ; 0 / 24 ( 0 % )   ; --            ; --           ; --            ;
; QR1      ; 0 / 24 ( 0 % )   ; --            ; --           ; --            ;
; QR2      ; 0 / 24 ( 0 % )   ; --            ; --           ; --            ;
; QR11     ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+----------------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage        ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+----------------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; A3       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; A4       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; A5       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; A6       ;            ;          ; RREF                            ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; A7       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; A8       ; 567        ; 1A       ; ^MSEL2                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; A9       ;            ;          ; TEMPDIODEp                      ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; A10      ; 595        ; 7A       ; ddr3top_dq[0]                   ; bidir  ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 596        ; 7A       ; ddr3top_dq[6]                   ; bidir  ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; A12      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; A13      ; 604        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A14      ; 608        ; 7A       ; ddr3top_ba[2]                   ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; A15      ;            ; 7B       ; VCCIO7B                         ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; A16      ; 618        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A17      ; 648        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A18      ; 652        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A19      ; 662        ; 7C       ; ddr3top_addr[11]                ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; A20      ; 664        ; 7C       ; clkin_100(n)                    ; input  ; LVDS                            ;                ; Column I/O ; N               ; no       ; Off          ;
; A21      ; 665        ; 7C       ; clkin_100                       ; input  ; LVDS                            ;                ; Column I/O ; Y               ; no       ; Off          ;
; A22      ; 667        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A23      ; 669        ; 8C       ; ddr3top_addr[12]                ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; A24      ; 679        ; 8C       ; ddr3top_ras_n                   ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; A25      ; 678        ; 8C       ; ddr3top_cke                     ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; A26      ; 720        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A27      ; 727        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A28      ; 726        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A29      ; 735        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A30      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; A31      ; 733        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A32      ; 2          ; 1A       ; altera_reserved_ntrst           ; input  ; 2.5 V                           ;                ; --         ; N               ; no       ; Off          ;
; A33      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; A34      ;            ;          ; RREF                            ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; A35      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; A36      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; A37      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; A38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA1      ; 884        ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AA2      ; 885        ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA5      ; 478        ; 6C       ; GND+                            ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AA6      ;            ; QR1      ; VCCH_GXBR1                      ; power  ;                                 ; 1.4V           ; --         ;                 ; --       ; --           ;
; AA7      ;            ; QR1      ; VCCL_GXBR1                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA9      ;            ; --       ; VCCHIP_R                        ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA10     ;            ;          ; VCCA_PLL_R3                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AA11     ;            ;          ; VCCD_PLL_R3                     ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA12     ;            ; --       ; VCCPT                           ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; AA13     ;            ; 5C       ; VCCPD5C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AA14     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA15     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA16     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA17     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA18     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA19     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA20     ;            ;          ; DNU                             ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA21     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA22     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA24     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA25     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA26     ;            ; --       ; VCCPT                           ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; AA27     ;            ; --       ; VCCPT                           ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; AA28     ;            ;          ; VCCD_PLL_L3                     ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA29     ;            ;          ; VCCA_PLL_L3                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AA30     ;            ; 1C       ; VCCIO1C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AA31     ;            ; --       ; VCCHIP_L                        ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA32     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA33     ;            ; QL1      ; VCCL_GXBL1                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; AA34     ;            ; QL1      ; VCCH_GXBL1                      ; power  ;                                 ; 1.4V           ; --         ;                 ; --       ; --           ;
; AA35     ; 93         ; 1C       ; GND+                            ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AA36     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA38     ; 806        ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AA39     ; 807        ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB3      ; 882        ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB4      ; 883        ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB5      ;            ; --       ; VCCT_R                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; AB6      ; 477        ; 6C       ; GND+                            ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB8      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB9      ; 462        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AB10     ; 463        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AB11     ; 464        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AB12     ; 467        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AB13     ; 468        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AB14     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB15     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB16     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB17     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB18     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB21     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB22     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB23     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB24     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB25     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB26     ;            ; 2A       ; VCCPD2A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AB27     ; 107        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AB28     ; 108        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AB29     ;            ; 2C       ; VREFB2CN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB30     ; 103        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AB31     ; 104        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AB32     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB33     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB34     ; 94         ; 1C       ; GND+                            ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AB35     ;            ; --       ; VCCT_L                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; AB36     ; 808        ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB37     ; 809        ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB38     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB39     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC1      ; 880        ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC2      ; 881        ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC5      ; 475        ; 5C       ; GND+                            ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AC6      ; 476        ; 5C       ; GND+                            ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AC7      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC8      ; 461        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC10     ; 471        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AC11     ; 472        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AC12     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC13     ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AC14     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC15     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AC18     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC19     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AC20     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC21     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AC22     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC23     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AC24     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC25     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AC26     ; 139        ; 2A       ; fsm_a[2]                        ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AC27     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC28     ; 111        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AC29     ; 112        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AC30     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC31     ; 101        ; 2C       ; enet_rx_p                       ; input  ; LVDS                            ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AC32     ; 102        ; 2C       ; enet_rx_p(n)                    ; input  ; LVDS                            ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AC33     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC34     ; 95         ; 2C       ; clkin_50                        ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AC35     ; 96         ; 2C       ; dipsw_pio[1]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AC36     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC38     ; 810        ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC39     ; 811        ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD1      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD3      ; 878        ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD4      ; 879        ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD5      ;            ; --       ; VCCR_R                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; AD6      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD7      ;            ; QR0      ; VCCL_GXBR0                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; AD8      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD9      ; 455        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AD10     ; 456        ; 5C       ; txd_from_the_uart               ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AD11     ;            ; 5C       ; VREFB5CN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD12     ; 431        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AD13     ; 432        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AD14     ;            ; 4A       ; VCCPD4A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AD15     ; 380        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4B       ; VCCPD4B                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AD17     ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD18     ;            ; 4C       ; VCCPD4C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AD19     ; 300        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 3C       ; VCCPD3C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AD21     ; 267        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AD22     ;            ; 3B       ; VCCPD3B                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD24     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AD25     ; 190        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 140        ; 2A       ; fsm_a[3]                        ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AD27     ; 143        ; 2A       ; fsm_a[6]                        ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AD28     ; 119        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AD29     ; 120        ; 2C       ; led_pio[13]                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AD30     ; 127        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AD31     ; 128        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AD32     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD33     ;            ; QL0      ; VCCL_GXBL0                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; AD34     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD35     ;            ; --       ; VCCR_L                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; AD36     ; 812        ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD37     ; 813        ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD38     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD39     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AE1      ; 876        ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AE2      ; 877        ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AE5      ; 473        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AE6      ;            ; QR0      ; VCCH_GXBR0                      ; power  ;                                 ; 1.4V           ; --         ;                 ; --       ; --           ;
; AE7      ;            ; QR0      ; VCCL_GXBR0                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; AE8      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AE9      ;            ; 5C       ; VCCIO5C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AE10     ; 443        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AE11     ; 444        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AE12     ; 427        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AE13     ; 428        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AE14     ; 378        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 381        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 344        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 325        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 305        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 302        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 269        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 270        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 246        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 243        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 194        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 191        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 163        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 144        ; 2A       ; fsm_a[7]                        ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AE28     ; 123        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AE29     ; 124        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AE30     ; 135        ; 2C       ; led_pio[10]                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AE31     ; 136        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AE32     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AE33     ;            ; QL0      ; VCCL_GXBL0                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; AE34     ;            ; QL0      ; VCCH_GXBL0                      ; power  ;                                 ; 1.4V           ; --         ;                 ; --       ; --           ;
; AE35     ; 98         ; 2C       ; clkin_125(n)                    ; input  ; LVDS                            ;                ; Row I/O    ; N               ; no       ; Off          ;
; AE36     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AE37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AE38     ; 814        ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AE39     ; 815        ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF1      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF3      ; 874        ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF4      ; 875        ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF5      ;            ; --       ; VCCA_R                          ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AF6      ; 474        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AF7      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF8      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AF9      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF10     ; 447        ; 5C       ; rxd_to_the_uart                 ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AF11     ; 448        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AF12     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF13     ; 404        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AF14     ; 379        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AF15     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF16     ; 345        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 326        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AF18     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF19     ; 303        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AF20     ; 268        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AF21     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF22     ; 245        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 247        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AF24     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF25     ; 193        ; 3A       ; termination_blk0~_rup_pad       ; input  ; 1.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AF26     ; 164        ; 2A       ; flash_clk                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AF27     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF28     ;            ; 2A       ; VREFB2AN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF29     ; 131        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AF30     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF31     ;            ; 2C       ; VCCIO2C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AF32     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AF33     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF34     ; 97         ; 2C       ; clkin_125                       ; input  ; LVDS                            ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AF35     ;            ; --       ; VCCA_L                          ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AF36     ; 816        ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF37     ; 817        ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF38     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF39     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AG1      ; 872        ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AG2      ; 873        ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AG3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AG4      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AG5      ; 469        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AG6      ; 470        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AG7      ; 459        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AG8      ; 460        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AG9      ; 451        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AG10     ; 452        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AG11     ;            ; 5A       ; VREFB5AN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; AG12     ; 400        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AG13     ; 403        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AG14     ; 376        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AG15     ; 377        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AG16     ; 329        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AG17     ; 327        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 304        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 301        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AG20     ; 266        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AG21     ; 271        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AG22     ; 244        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AG23     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AG24     ; 226        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AG25     ; 192        ; 3A       ; termination_blk0~_rdn_pad       ; input  ; 1.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AG26     ;            ; 2A       ; VCCIO2A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AG27     ; 175        ; 2A       ; flash_oen                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AG28     ; 171        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AG29     ; 155        ; 2A       ; fsm_a[18]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AG30     ; 132        ; 2C       ; led_pio[12]                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AG31     ; 115        ; 2C       ; dipsw_pio[7]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AG32     ; 116        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AG33     ;            ; 2C       ; VCCIO2C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AG34     ; 99         ; 2C       ; dipsw_pio[6]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AG35     ; 100        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AG36     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AG37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AG38     ; 818        ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AG39     ; 819        ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AH1      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AH2      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AH3      ; 870        ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AH4      ; 871        ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AH5      ; 465        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AH6      ; 466        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AH7      ;            ; 5C       ; VCCIO5C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AH8      ; 435        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AH9      ; 436        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AH10     ; 424        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AH11     ; 396        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AH12     ; 399        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AH13     ; 372        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AH14     ; 374        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AH15     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AH16     ; 328        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AH17     ; 324        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 296        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 297        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AH20     ; 275        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AH21     ;            ; 3C       ; VCCIO3C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AH22     ; 242        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 253        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AH24     ; 227        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AH25     ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; AH26     ; 198        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AH27     ; 176        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AH28     ; 172        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AH29     ; 156        ; 2A       ; fsm_a[19]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AH30     ; 148        ; 2A       ; fsm_a[11]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AH31     ;            ; 2C       ; VCCIO2C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AH32     ; 121        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AH33     ; 122        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AH34     ; 109        ; 2C       ; enet_mdc                        ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AH35     ; 110        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AH36     ; 820        ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AH37     ; 821        ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AH38     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AH39     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ1      ; 868        ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ2      ; 869        ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ4      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ5      ; 457        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AJ6      ; 458        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AJ7      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ8      ;            ; 5C       ; VCCIO5C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AJ9      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ10     ; 423        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AJ11     ; 395        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AJ12     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ13     ; 370        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AJ14     ; 375        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AJ15     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ16     ; 320        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AJ17     ;            ; 4B       ; VCCIO4B                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AJ18     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ19     ;            ; 4C       ; VCCIO4C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AJ20     ; 274        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AJ21     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ22     ; 251        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AJ23     ; 252        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AJ24     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ25     ; 201        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AJ26     ; 197        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AJ27     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ28     ;            ; 2A       ; VCCIO2A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AJ29     ; 183        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AJ30     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ31     ; 147        ; 2A       ; fsm_a[10]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AJ32     ; 133        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AJ33     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ34     ; 105        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AJ35     ; 106        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AJ36     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ38     ; 822        ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ39     ; 823        ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AK1      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AK2      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AK3      ; 866        ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AK4      ; 867        ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AK5      ; 453        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AK6      ; 454        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AK7      ; 439        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AK8      ; 440        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AK9      ; 416        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AK10     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AK11     ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AK12     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V ; --         ;                 ; --       ; --           ;
; AK13     ; 371        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AK14     ; 373        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AK15     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AK16     ; 322        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AK17     ; 318        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AK18     ;            ; --       ; VCC_CLKIN4C                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AK19     ;            ;          ; VCCD_PLL_B2                     ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AK20     ;            ;          ; VCCD_PLL_B1                     ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AK21     ;            ; --       ; VCC_CLKIN3C                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AK22     ;            ; 3C       ; VCCIO3C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AK23     ; 249        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AK24     ; 250        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AK25     ; 200        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AK26     ; 196        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AK27     ; 195        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AK28     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V ; --         ;                 ; --       ; --           ;
; AK29     ; 184        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AK30     ; 167        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AK31     ; 159        ; 2A       ; fsm_a[22]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AK32     ; 151        ; 2A       ; fsm_a[14]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AK33     ; 134        ; 2C       ; led_pio[1]                      ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AK34     ; 113        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AK35     ; 114        ; 2C       ; button_pio[0]                   ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AK36     ; 824        ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AK37     ; 825        ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AK38     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AK39     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AL1      ; 864        ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AL2      ; 865        ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AL3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AL4      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AL5      ; 449        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AL6      ; 450        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AL7      ;            ; 5C       ; VCCIO5C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AL8      ; 420        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AL9      ; 415        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AL10     ; 388        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AL11     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AL12     ;            ; --       ; VCCAUX                          ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AL13     ; 366        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AL14     ; 368        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AL15     ; 365        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AL16     ; 323        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AL17     ; 319        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AL18     ;            ; 4C       ; VREFB4CN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; AL19     ;            ;          ; VCCA_PLL_B2                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AL20     ;            ;          ; VCCA_PLL_B1                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AL21     ; 258        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AL22     ; 259        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AL23     ; 248        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AL24     ;            ; 3B       ; VREFB3BN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; AL25     ; 219        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AL26     ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; AL27     ; 199        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AL28     ;            ; --       ; VCCAUX                          ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AL29     ; 179        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AL30     ; 168        ; 2A       ; flash_resetn                    ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AL31     ; 160        ; 2A       ; fsm_a[23]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AL32     ; 152        ; 2A       ; fsm_a[15]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AL33     ;            ; 2C       ; VCCIO2C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AL34     ; 117        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AL35     ; 118        ; 2C       ; dipsw_pio[0]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AL36     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AL37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AL38     ; 826        ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AL39     ; 827        ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AM1      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM2      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM3      ; 862        ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM4      ; 863        ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM5      ; 441        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AM6      ; 442        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AM7      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM8      ; 419        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AM9      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM10     ; 387        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AM11     ; 382        ; 1A       ; ^nIO_PULLUP                     ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM12     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM13     ; 367        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AM14     ; 369        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AM15     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM16     ;            ; 4B       ; VREFB4BN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM17     ; 321        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AM18     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM19     ; 313        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AM20     ;            ; --       ; VCCPT                           ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; AM21     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM22     ; 257        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AM23     ; 255        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AM24     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM25     ; 230        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AM26     ; 217        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AM27     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM28     ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM29     ; 180        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AM30     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM31     ; 165        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AM32     ;            ; 2A       ; VCCIO2A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AM33     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM34     ; 129        ; 2C       ; led_pio[4]                      ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AM35     ; 130        ; 2C       ; led_pio[7]                      ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AM36     ; 828        ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM37     ; 829        ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM38     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM39     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AN1      ; 860        ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AN2      ; 861        ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AN3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AN4      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AN5      ; 445        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AN6      ; 446        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AN7      ; 412        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AN8      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AN9      ; 408        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AN10     ; 392        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AN11     ; 386        ; 1A       ; ^ASDO                           ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AN12     ;            ; 4A       ; VREFB4AN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; AN13     ; 364        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AN14     ; 361        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AN15     ; 342        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AN16     ; 332        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AN17     ; 333        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AN18     ; 314        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AN19     ; 312        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AN20     ; 292        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AN21     ; 279        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AN22     ; 256        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AN23     ; 254        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AN24     ; 233        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AN25     ; 231        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AN26     ; 216        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AN27     ; 214        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AN28     ;            ; 3A       ; VREFB3AN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; AN29     ; 189        ; 1A       ; ^nCE                            ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AN30     ; 161        ; 2A       ; fsm_a[24]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AN31     ; 166        ; 2A       ; flash_advn                      ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AN32     ; 137        ; 2A       ; fsm_a[0]                        ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AN33     ; 141        ; 2A       ; fsm_a[4]                        ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AN34     ; 125        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AN35     ; 126        ; 2C       ; dipsw_pio[3]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AN36     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AN37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AN38     ; 830        ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AN39     ; 831        ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AP1      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AP2      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AP3      ; 858        ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AP4      ; 859        ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AP5      ; 437        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AP6      ; 438        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AP7      ; 411        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AP8      ; 414        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AP9      ; 407        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AP10     ; 391        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AP11     ; 385        ; 1A       ; ^nCSO                           ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AP12     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AP13     ; 360        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AP14     ; 358        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AP15     ; 343        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AP16     ; 334        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AP17     ; 330        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AP18     ; 315        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AP19     ; 317        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AP20     ; 293        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AP21     ; 278        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AP22     ;            ; 3C       ; VREFB3CN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; AP23     ; 263        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AP24     ; 232        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AP25     ; 234        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AP26     ; 218        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AP27     ; 215        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AP28     ; 221        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AP29     ; 188        ; 1A       ; ^PORSEL                         ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AP30     ; 162        ; 2A       ; fsm_a[25]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AP31     ;            ; 2A       ; VCCIO2A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AP32     ; 157        ; 2A       ; fsm_a[20]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AP33     ; 138        ; 2A       ; fsm_a[1]                        ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AP34     ; 142        ; 2A       ; fsm_a[5]                        ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AP35     ; 153        ; 2A       ; fsm_a[16]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AP36     ; 832        ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AP37     ; 833        ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AP38     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AP39     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR1      ; 856        ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR2      ; 857        ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR4      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR5      ; 430        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AR6      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR7      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AR8      ; 413        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AR9      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR10     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AR11     ; 384        ; 1A       ; ^DCLK                           ; bidir  ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR12     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR13     ; 362        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AR14     ; 359        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AR15     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR16     ; 335        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AR17     ; 331        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AR18     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR19     ; 316        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AR20     ; 290        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AR21     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR22     ; 285        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AR23     ; 262        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AR24     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR25     ; 235        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AR26     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AR27     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR28     ; 220        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AR29     ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; AR30     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR31     ; 173        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AR32     ; 158        ; 2A       ; fsm_a[21]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AR33     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR34     ; 146        ; 2A       ; fsm_a[9]                        ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AR35     ; 154        ; 2A       ; fsm_a[17]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AR36     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR38     ; 834        ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR39     ; 835        ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AT1      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AT2      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AT3      ; 854        ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AT4      ; 855        ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AT5      ; 429        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AT6      ; 422        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AT7      ; 418        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AT8      ; 410        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AT9      ; 406        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AT10     ; 398        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AT11     ; 383        ; 1A       ; ^nCEO                           ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AT12     ; 356        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AT13     ; 363        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AT14     ; 348        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AT15     ; 341        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AT16     ; 337        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AT17     ; 308        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AT18     ; 306        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AT19     ; 298        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AT20     ; 291        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AT21     ; 284        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AT22     ; 281        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AT23     ; 265        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AT24     ; 261        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AT25     ; 238        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AT26     ; 237        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AT27     ; 229        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AT28     ; 225        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AT29     ; 222        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AT30     ; 174        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AT31     ; 169        ; 2A       ; flash_wen                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AT32     ; 177        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AT33     ; 149        ; 2A       ; fsm_a[12]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AT34     ; 145        ; 2A       ; fsm_a[8]                        ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AT35     ;            ; 2A       ; VCCIO2A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AT36     ; 836        ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AT37     ; 837        ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AT38     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AT39     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AU1      ; 852        ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AU2      ; 853        ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AU3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AU4      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AU5      ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AU6      ; 421        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AU7      ; 417        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AU8      ; 409        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AU9      ; 405        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AU10     ; 397        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AU11     ; 354        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AU12     ; 357        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AU13     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AU14     ; 349        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AU15     ; 340        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AU16     ; 338        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AU17     ; 310        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AU18     ; 307        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AU19     ; 299        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AU20     ; 294        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AU21     ;            ; 4C       ; VCCIO4C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AU22     ; 280        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AU23     ; 264        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AU24     ; 260        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AU25     ; 239        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AU26     ; 236        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AU27     ; 228        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AU28     ; 224        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AU29     ; 223        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AU30     ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; AU31     ; 170        ; 2A       ; flash_cen                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AU32     ; 178        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AU33     ; 150        ; 2A       ; fsm_a[13]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AU34     ; 181        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AU35     ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AU36     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AU37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AU38     ; 838        ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AU39     ; 839        ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV1      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV2      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV4      ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV5      ; 426        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AV6      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV7      ; 390        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AV8      ; 394        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AV9      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV10     ; 402        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AV11     ; 355        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AV12     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV13     ; 350        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AV14     ; 346        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AV15     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV16     ; 339        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AV17     ; 311        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AV18     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV19     ; 288        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AV20     ; 295        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AV21     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV22     ; 283        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AV23     ; 277        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AV24     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV25     ; 273        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AV26     ; 241        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AV27     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV28     ; 213        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AV29     ; 209        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AV30     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV31     ; 206        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AV32     ; 205        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AV33     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV34     ; 182        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AV35     ; 187        ; 1A       ; ^CONF_DONE                      ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV36     ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV38     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV39     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AW2      ;            ;          ; RREF                            ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AW3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AW4      ; 425        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AW5      ; 433        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AW6      ; 434        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AW7      ; 389        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AW8      ; 393        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AW9      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AW10     ; 401        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AW11     ; 353        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW12     ; 352        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW13     ; 351        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW14     ; 347        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW15     ;            ; 4B       ; VCCIO4B                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AW16     ; 336        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW17     ;            ; 4C       ; VCCIO4C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AW18     ; 309        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW19     ; 289        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW20     ; 286        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW21     ; 287        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW22     ; 282        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW23     ; 276        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW24     ;            ; 3C       ; VCCIO3C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AW25     ; 272        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW26     ; 240        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW27     ; 211        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW28     ; 210        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW29     ; 212        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW30     ; 208        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW31     ; 207        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW32     ; 204        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW33     ; 203        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW34     ; 202        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW35     ; 186        ; 1A       ; ^nSTATUS                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AW36     ; 185        ; 1A       ; ^nCONFIG                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AW37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AW38     ;            ;          ; RREF                            ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B3       ; 922        ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; B4       ; 923        ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; B5       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B6       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B7       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B8       ;            ; 6A       ; VCCIO6A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B10      ; 598        ; 7A       ; ddr3top_dq[2]                   ; bidir  ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 597        ; 7A       ; ddr3top_dm[0]                   ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; B12      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B13      ; 605        ; 7A       ; ddr3top_dq[7]                   ; bidir  ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 609        ; 7A       ; ddr3top_ba[0]                   ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B16      ; 620        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; B17      ; 649        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B19      ; 653        ; 7C       ; ddr3top_cas_n                   ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 663        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; B21      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B22      ; 666        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; B23      ; 668        ; 8C       ; ddr3top_addr[10]                ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; B24      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B25      ; 717        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; B26      ; 719        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B28      ; 731        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; B29      ; 734        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; B30      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B31      ; 732        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; B32      ; 19         ; 1A       ; fsm_d[12]                       ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; B33      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B34      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B35      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B36      ; 768        ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; B37      ; 769        ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; B38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B39      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; C1       ; 920        ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; C2       ; 921        ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; C5       ; 556        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; C6       ; 564        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; C7       ; 544        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; C8       ; 548        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; C9       ; 552        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; C10      ; 560        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; C11      ; 594        ; 7A       ; ddr3top_dq[4]                   ; bidir  ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 603        ; 7A       ; ddr3top_dq[3]                   ; bidir  ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 602        ; 7A       ; ddr3top_dq[5]                   ; bidir  ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 600        ; 7A       ; ddr3top_dqsn[0]                 ; bidir  ; Differential 1.5-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 616        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C16      ; 621        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C17      ; 634        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C18      ; 638        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C19      ; 656        ; 7C       ; ddr3top_we_n                    ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; C20      ; 660        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C21      ;            ; 7C       ; VCCIO7C                         ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; C22      ; 675        ; 8C       ; ddr3top_addr[1]                 ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; C23      ;            ; 8C       ; VCCIO8C                         ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; C24      ; 683        ; 8C       ; ddr3top_clk_n                   ; bidir  ; Differential 1.5-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; C25      ; 716        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C26      ; 718        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C27      ; 728        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C28      ; 730        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C29      ; 736        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C30      ; 737        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C31      ; 11         ; 1A       ; fsm_d[4]                        ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; C32      ; 20         ; 1A       ; fsm_d[13]                       ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; C33      ; 23         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; C34      ; 7          ; 1A       ; fsm_d[0]                        ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; C35      ; 15         ; 1A       ; fsm_d[8]                        ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; C36      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; C37      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; C38      ; 770        ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; C39      ; 771        ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; D3       ; 918        ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; D4       ; 919        ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; D5       ; 555        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; D6       ; 563        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; D7       ; 543        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; D8       ; 547        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; D9       ; 551        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; D10      ; 559        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; D11      ; 599        ; 7A       ; ddr3top_dq[1]                   ; bidir  ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; D12      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; D13      ; 590        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D14      ; 601        ; 7A       ; ddr3top_dqs[0]                  ; bidir  ; Differential 1.5-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 617        ; 7B       ; ddr3top_cs_n                    ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; D16      ; 619        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D17      ; 636        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D18      ; 639        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D19      ; 657        ; 7C       ; ddr3top_addr[0]                 ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; D20      ; 661        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D21      ; 674        ; 8C       ; ddr3top_addr[4]                 ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; D22      ; 693        ; 8C       ; ddr3top_dq[9]                   ; bidir  ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; D23      ; 695        ; 8C       ; ddr3top_dq[15]                  ; bidir  ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; D24      ; 682        ; 8C       ; ddr3top_clk                     ; bidir  ; Differential 1.5-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; D25      ; 713        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D26      ; 721        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D27      ; 729        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D28      ; 740        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D29      ; 743        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D30      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; D31      ; 12         ; 1A       ; fsm_d[5]                        ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; D32      ;            ; 1A       ; VCCIO1A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; D33      ; 24         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; D34      ; 8          ; 1A       ; fsm_d[1]                        ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; D35      ; 16         ; 1A       ; fsm_d[9]                        ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; D36      ; 772        ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; D37      ; 773        ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; D38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; D39      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E1       ; 916        ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; E2       ; 917        ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E5       ;            ; 6A       ; VCCIO6A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E7       ; 524        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; E8       ;            ; 6A       ; VCCIO6A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E10      ; 540        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; E11      ;            ;          ; TEMPDIODEn                      ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; E12      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E13      ; 588        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; E14      ; 592        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; E15      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E16      ; 611        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; E17      ; 637        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; E18      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E19      ;            ; 7C       ; VCCIO7C                         ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; E20      ;            ; 7C       ; VREFB7CN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; E21      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E22      ; 692        ; 8C       ; ddr3top_dq[11]                  ; bidir  ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; E23      ; 694        ; 8C       ; ddr3top_ba[1]                   ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; E24      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E25      ; 715        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; E26      ;            ; 8B       ; VCCIO8B                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; E27      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E28      ; 739        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; E29      ; 742        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; E30      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E31      ; 31         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; E32      ; 35         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; E33      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E34      ; 39         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; E35      ;            ; 1A       ; VCCIO1A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; E36      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E37      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E38      ; 774        ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; E39      ; 775        ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; F3       ; 914        ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; F4       ; 915        ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; F5       ; 528        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 532        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; F7       ; 523        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; F8       ; 520        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; F9       ; 536        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; F10      ; 539        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; F11      ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; F12      ; 591        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F13      ; 589        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F14      ; 593        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F15      ; 615        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F16      ; 612        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F17      ; 635        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F18      ; 640        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F19      ; 644        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F20      ; 643        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F21      ; 671        ; 8C       ; ddr3top_addr[8]                 ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; F22      ;            ; 8C       ; VCCIO8C                         ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; F23      ; 697        ; 8C       ; ddr3top_dq[13]                  ; bidir  ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; F24      ; 711        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F25      ; 714        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F26      ; 723        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F27      ; 741        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F28      ; 738        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F29      ;            ; 8A       ; VREFB8AN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; F30      ; 4          ; 1A       ; altera_reserved_tdo             ; output ; 2.5 V                           ;                ; --         ; N               ; no       ; Off          ;
; F31      ; 32         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; F32      ; 36         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; F33      ; 47         ; 1A       ; led_pio[0]                      ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; F34      ; 40         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; F35      ; 43         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; F36      ; 776        ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; F37      ; 777        ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; F38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; F39      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; G1       ; 912        ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 913        ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; G5       ; 527        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 531        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 526        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; G8       ; 519        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; G9       ; 535        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; G10      ; 566        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; G11      ;            ; --       ; VCCAUX                          ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7A       ; VREFB7AN0                       ; power  ;                                 ; 0.75V          ; --         ;                 ; --       ; --           ;
; G13      ; 584        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G14      ; 586        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G15      ; 610        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G16      ; 613        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G17      ; 614        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G18      ; 641        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G19      ; 645        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G20      ; 642        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G21      ; 670        ; 8C       ; ddr3top_addr[6]                 ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; G22      ; 688        ; 8C       ; ddr3top_dq[12]                  ; bidir  ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; G23      ; 696        ; 8C       ; ddr3top_dm[1]                   ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; G24      ; 710        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G25      ; 712        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G26      ; 722        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G27      ; 744        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G28      ; 747        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G29      ; 749        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G30      ; 3          ; 1A       ; altera_reserved_tck             ; input  ; 2.5 V                           ;                ; --         ; N               ; no       ; Off          ;
; G31      ; 27         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; G32      ;            ; 1A       ; VCCIO1A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; G33      ; 48         ; 1A       ; dipsw_pio[4]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; G34      ;            ; 1A       ; VCCIO1A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; G35      ; 44         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; G36      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; G37      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; G38      ; 778        ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; G39      ; 779        ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H3       ; 910        ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; H4       ; 911        ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; H5       ;            ; 6C       ; VCCIO6C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H7       ; 525        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; H8       ;            ; 6A       ; VCCIO6A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H10      ; 565        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; H11      ; 568        ; 1A       ; ^MSEL1                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H13      ; 585        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; H14      ; 587        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H16      ;            ; 7B       ; VREFB7BN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; H17      ; 632        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; H18      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H19      ; 650        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; H20      ;            ; --       ; VCCPT                           ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; H21      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H22      ; 687        ; 8C       ; ddr3top_dq[14]                  ; bidir  ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; H23      ; 691        ; 8C       ; ddr3top_dqsn[1]                 ; bidir  ; Differential 1.5-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; H24      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H25      ;            ; 8B       ; VREFB8BN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; H26      ; 745        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H28      ; 746        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; H29      ;            ; --       ; VCCAUX                          ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; H30      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H31      ; 28         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; H32      ; 17         ; 1A       ; fsm_d[10]                       ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; H33      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H34      ; 52         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; H35      ; 51         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; H36      ; 780        ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; H37      ; 781        ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; H38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H39      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; J1       ; 908        ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; J2       ; 909        ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; J5       ; 516        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 515        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 518        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; J8       ; 550        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 546        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 562        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; J11      ; 569        ; 1A       ; ^MSEL0                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; J12      ; 583        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; J13      ; 582        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; J14      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; J15      ; 606        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; J16      ; 628        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; J17      ; 633        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; J18      ; 647        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; J19      ;            ;          ; VCCA_PLL_T2                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; J20      ;            ;          ; VCCA_PLL_T1                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; J21      ;            ; 8C       ; VREFB8CN0                       ; power  ;                                 ; 0.75V          ; --         ;                 ; --       ; --           ;
; J22      ; 686        ; 8C       ; ddr3top_dq[10]                  ; bidir  ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; J23      ; 690        ; 8C       ; ddr3top_dqs[1]                  ; bidir  ; Differential 1.5-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; J24      ; 699        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; J25      ; 701        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; J26      ; 748        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; J27      ; 755        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; J28      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; J29      ; 0          ; 1A       ; altera_reserved_tdi             ; input  ; 2.5 V                           ;                ; --         ; N               ; no       ; Off          ;
; J30      ; 9          ; 1A       ; fsm_d[2]                        ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; J31      ;            ; 1A       ; VCCIO1A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; J32      ; 18         ; 1A       ; fsm_d[11]                       ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; J33      ; 45         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; J34      ; 56         ; 1C       ; dipsw_pio[2]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; J35      ; 55         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; J36      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; J37      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; J38      ; 782        ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; J39      ; 783        ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; K1       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; K3       ; 906        ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; K4       ; 907        ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; K5       ; 512        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 511        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; K7       ; 517        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 549        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 545        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; K10      ; 561        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; K11      ;            ; --       ; VCCBAT                          ; power  ;                                 ; 3.0V           ; --         ;                 ; --       ; --           ;
; K12      ; 578        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; K13      ; 576        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; K14      ; 580        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; K15      ; 607        ; 7A       ; ddr3top_odt                     ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; K16      ; 629        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; K17      ; 630        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; K18      ;            ; --       ; VCC_CLKIN7C                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCD_PLL_T2                     ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; VCCD_PLL_T1                     ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; K21      ;            ; --       ; VCC_CLKIN8C                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; K22      ; 689        ; 8C       ; ddr3top_dq[8]                   ; bidir  ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; K23      ; 703        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; K24      ; 698        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; K25      ;            ; 8B       ; VCCIO8B                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; K26      ; 751        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; K27      ; 754        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; K28      ; 753        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; K29      ; 5          ; 1A       ; enet_tx_p(n)                    ; output ; LVDS                            ;                ; Row I/O    ; Y               ; no       ; Off          ;
; K30      ; 10         ; 1A       ; fsm_d[3]                        ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; K31      ; 33         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; K32      ; 46         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; K33      ;            ; 1C       ; VCCIO1C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; K34      ; 60         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; K35      ; 59         ; 1C       ; dipsw_pio[5]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; K36      ; 784        ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; K37      ; 785        ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; K38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; K39      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L1       ; 904        ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; L2       ; 905        ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L5       ; 504        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; L6       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L7       ; 514        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 513        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L10      ; 542        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; L11      ; 554        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; L12      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L13      ; 577        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; L14      ; 581        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; L15      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L16      ; 631        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; L17      ;            ; 7B       ; VCCIO7B                         ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L19      ; 655        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; L20      ; 673        ; 8C       ; ddr3top_reset_n                 ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; L21      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L22      ;            ; 8C       ; VCCIO8C                         ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; L23      ; 702        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; L24      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L25      ; 752        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; L26      ; 750        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; L27      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L28      ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; L29      ; 6          ; 1A       ; enet_tx_p                       ; output ; LVDS                            ;                ; Row I/O    ; Y               ; no       ; Off          ;
; L30      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L31      ; 34         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; L32      ; 53         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; L33      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L34      ; 72         ; 1C       ; led_pio[3]                      ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; L35      ; 71         ; 1C       ; led_pio[6]                      ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; L36      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L37      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L38      ; 786        ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; L39      ; 787        ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; M3       ; 902        ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; M4       ; 903        ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; M5       ;            ; --       ; VCCA_R                          ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; M6       ; 503        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; M7       ; 510        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 509        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ; 6A       ; VCCIO6A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; M10      ; 541        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; M11      ; 553        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; M12      ; 558        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; M13      ; 570        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; M14      ; 579        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; M15      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; M16      ; 624        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; M17      ; 627        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; M18      ;            ; 7C       ; VCCIO7C                         ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; M19      ; 654        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; M20      ; 672        ; 8C       ; ddr3top_addr[7]                 ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; M21      ; 680        ; 8C       ; ddr3top_addr[9]                 ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; M22      ; 685        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; M23      ; 705        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; M24      ; 700        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; M25      ; 756        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; M26      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; M27      ; 761        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; M28      ; 13         ; 1A       ; fsm_d[6]                        ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; M29      ; 29         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; M30      ; 25         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; M31      ; 21         ; 1A       ; fsm_d[14]                       ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; M32      ; 54         ; 1C       ; led_pio[5]                      ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; M33      ; 68         ; 1C       ; enet_mdio                       ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; M34      ; 67         ; 1C       ; button_pio[2]                   ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; M35      ;            ; --       ; VCCA_L                          ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; M36      ; 788        ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; M37      ; 789        ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; M38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; M39      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; N1       ; 900        ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; N2       ; 901        ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; N5       ; 500        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 499        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 508        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 507        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 497        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; N10      ; 538        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; N11      ; 537        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; N12      ; 557        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; N13      ; 571        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; N14      ; 572        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; N15      ; 574        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; N16      ; 625        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; N17      ; 626        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; N18      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; N19      ; 658        ; 7C       ; ddr3top_addr[2]                 ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; N20      ; 676        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; N21      ; 684        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; N22      ; 704        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; N23      ; 707        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; N24      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; N25      ; 757        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; N26      ; 759        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; N27      ; 1          ; 1A       ; altera_reserved_tms             ; input  ; 2.5 V                           ;                ; --         ; N               ; no       ; Off          ;
; N28      ; 14         ; 1A       ; fsm_d[7]                        ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; N29      ; 30         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; N30      ; 26         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; N31      ; 22         ; 1A       ; fsm_d[15]                       ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; N32      ;            ; 1C       ; VCCIO1C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; N33      ; 64         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; N34      ; 63         ; 1C       ; led_pio[8]                      ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; N35      ; 79         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; N36      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; N37      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; N38      ; 790        ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; N39      ; 791        ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P3       ; 898        ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; P4       ; 899        ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; P5       ;            ; --       ; VCCT_R                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; P6       ; 496        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; P7       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P8       ; 498        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; P9       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P10      ;            ; 6C       ; VCCIO6C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; P11      ;            ; 6A       ; VREFB6AN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P13      ; 530        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; P14      ; 573        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; P15      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P16      ; 622        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; P17      ; 623        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; P18      ; 651        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; P19      ; 659        ; 7C       ; ddr3top_addr[5]                 ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; P20      ; 677        ; 8C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; P21      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P22      ; 709        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; P23      ; 706        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; P24      ; 724        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; P25      ; 760        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; P26      ; 758        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; P27      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P28      ;            ; 1A       ; VREFB1AN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; P29      ; 49         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; P30      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P31      ; 58         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; P32      ; 57         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; P33      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P34      ; 80         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; P35      ;            ; --       ; VCCT_L                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; P36      ; 792        ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; P37      ; 793        ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; P38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P39      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; R1       ; 896        ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; R2       ; 897        ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; R5       ; 492        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 491        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 495        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 506        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R9       ; 505        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R10      ; 502        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R11      ; 534        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R12      ; 533        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R13      ; 529        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R14      ; 575        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ; 7A       ; VCCPD7A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; R17      ;            ; 7B       ; VCCPD7B                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; R18      ; 646        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; R19      ;            ; 7C       ; VCCPD7C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; R20      ; 681        ; 8C       ; ddr3top_addr[3]                 ; output ; SSTL-15 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; R21      ;            ; 8C       ; VCCPD8C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; R22      ; 708        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; R23      ;            ; 8B       ; VCCPD8B                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; R24      ; 725        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; R25      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; R26      ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; R27      ; 41         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 37         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R29      ; 50         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R30      ; 74         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R31      ; 73         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R32      ; 66         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R33      ; 65         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R34      ; 84         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R35      ; 83         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R36      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; R37      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; R38      ; 794        ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; R39      ; 795        ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T3       ; 894        ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; T4       ; 895        ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; T5       ;            ; --       ; VCCR_R                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T7       ;            ; QR2      ; VCCL_GXBR2                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T9       ; 490        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; T10      ; 501        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; T11      ;            ; 6C       ; VCCIO6C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; T12      ; 522        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; T13      ; 521        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; T14      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T16      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T18      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T20      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; T21      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T22      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; T23      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T24      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; T25      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T26      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; T27      ; 42         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; T28      ; 38         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; T29      ;            ; 1C       ; VCCIO1C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; T30      ; 62         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; T31      ; 61         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; T32      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T33      ;            ; QL2      ; VCCL_GXBL2                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; T34      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T35      ;            ; --       ; VCCR_L                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; T36      ; 796        ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; T37      ; 797        ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; T38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T39      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U1       ; 892        ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; U2       ; 893        ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U5       ; 488        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; U6       ;            ; QR2      ; VCCH_GXBR2                      ; power  ;                                 ; 1.4V           ; --         ;                 ; --       ; --           ;
; U7       ;            ; QR2      ; VCCL_GXBR2                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; U8       ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; U9       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U10      ; 489        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; U11      ;            ; 6C       ; VREFB6CN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U13      ;            ; 6A       ; VCCPD6A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U15      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U17      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U19      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U21      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U23      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U25      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; U26      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U27      ;            ; 1A       ; VCCPD1A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; U28      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U29      ;            ; 1C       ; VREFB1CN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; U30      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U31      ; 76         ; 1C       ; led_pio[14]                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; U32      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; U33      ;            ; QL2      ; VCCL_GXBL2                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; U34      ;            ; QL2      ; VCCH_GXBL2                      ; power  ;                                 ; 1.4V           ; --         ;                 ; --       ; --           ;
; U35      ; 87         ; 1C       ; led_pio[15]                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; U36      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U37      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U38      ; 798        ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; U39      ; 799        ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V3       ; 890        ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; V4       ; 891        ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; V5       ;            ; --       ; VCCT_R                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; V6       ; 487        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; V7       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; V9       ; 494        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; V10      ; 493        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; V11      ; 486        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; V12      ; 485        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; V13      ;            ; 6C       ; VCCIO6C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; V14      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V16      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V18      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V20      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; V21      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V22      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; V23      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V24      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; V25      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V26      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; V27      ; 81         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 69         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; V29      ; 86         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; V30      ; 85         ; 1C       ; led_pio[11]                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; V31      ; 75         ; 1C       ; enet_resetn                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; V32      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; V33      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V34      ; 88         ; 1C       ; reset_n                         ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; V35      ;            ; --       ; VCCT_L                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; V36      ; 800        ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; V37      ; 801        ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; V38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V39      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W1       ; 888        ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; W2       ; 889        ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W5       ; 480        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W6       ; 479        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W7       ; 484        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W8       ; 483        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W9       ;            ; --       ; VCCHIP_R                        ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W11      ; 482        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W12      ; 481        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W13      ;            ; 6C       ; VCCPD6C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W15      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W17      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W19      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W21      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; W22      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W23      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; W24      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W25      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; W26      ; 82         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W27      ;            ; 1C       ; VCCPD1C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; W28      ; 70         ; 1C       ; led_pio[2]                      ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; W29      ; 78         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W30      ; 77         ; 1C       ; ~ALTERA_DATA0~ / RESERVED_INPUT ; input  ; 1.8 V                           ;                ; Row I/O    ; N               ; no       ; Off          ;
; W31      ;            ; --       ; VCCHIP_L                        ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; W32      ; 90         ; 1C       ; button_pio[1]                   ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; W33      ; 89         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W34      ; 92         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W35      ; 91         ; 1C       ; led_pio[9]                      ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; W36      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W37      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W38      ; 802        ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; W39      ; 803        ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; Y1       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y3       ; 886        ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y4       ; 887        ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y5       ;            ; --       ; VCCR_R                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; Y6       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y7       ;            ; QR1      ; VCCL_GXBR1                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCCHIP_R                        ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y10      ;            ;          ; VCCA_PLL_R2                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; Y11      ;            ;          ; VCCD_PLL_R2                     ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCCPT                           ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; Y14      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y16      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y17      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y18      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y19      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y20      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y21      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y22      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y23      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y24      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y25      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y26      ;            ; 2C       ; VCCPD2C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; Y27      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y28      ;            ;          ; VCCD_PLL_L2                     ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y29      ;            ;          ; VCCA_PLL_L2                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; Y30      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y31      ;            ; --       ; VCCHIP_L                        ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y32      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y33      ;            ; QL1      ; VCCL_GXBL1                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; Y34      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y35      ;            ; --       ; VCCR_L                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; Y36      ; 804        ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y37      ; 805        ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y39      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+----------------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_f5v3:auto_generated|pll1 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:altlvds_tx_component|lvds_tx_8c51:auto_generated|pll ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated|pll ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1                                                                                                                                                                             ; ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|pll                                                                                                 ; ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|pll                                                                                                 ;
; PLL type                      ; Top/Bottom                                                                                                                                                                                                                                                                                                                                          ; Left/Right                                                                                                                                                                                                                        ; Left/Right                                                                                                                                                                                                                        ;
; PLL mode                      ; No compensation                                                                                                                                                                                                                                                                                                                                     ; Normal                                                                                                                                                                                                                            ; Source Synchronous                                                                                                                                                                                                                ;
; Compensate clock              ; --                                                                                                                                                                                                                                                                                                                                                  ; DIFFIOCLK                                                                                                                                                                                                                         ; DIFFIOCLK                                                                                                                                                                                                                         ;
; Compensated input/output pins ; --                                                                                                                                                                                                                                                                                                                                                  ; --                                                                                                                                                                                                                                ; --                                                                                                                                                                                                                                ;
; Switchover type               ; --                                                                                                                                                                                                                                                                                                                                                  ; --                                                                                                                                                                                                                                ; --                                                                                                                                                                                                                                ;
; Input frequency 0             ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                           ; 125.0 MHz                                                                                                                                                                                                                         ; 125.0 MHz                                                                                                                                                                                                                         ;
; Input frequency 1             ; --                                                                                                                                                                                                                                                                                                                                                  ; --                                                                                                                                                                                                                                ; --                                                                                                                                                                                                                                ;
; Nominal PFD frequency         ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                           ; 125.0 MHz                                                                                                                                                                                                                         ; 125.0 MHz                                                                                                                                                                                                                         ;
; Nominal VCO frequency         ; 1499.3 MHz                                                                                                                                                                                                                                                                                                                                          ; 1250.0 MHz                                                                                                                                                                                                                        ; 1250.0 MHz                                                                                                                                                                                                                        ;
; VCO post scale                ; --                                                                                                                                                                                                                                                                                                                                                  ; --                                                                                                                                                                                                                                ; --                                                                                                                                                                                                                                ;
; VCO frequency control         ; Manual Phase                                                                                                                                                                                                                                                                                                                                        ; Auto                                                                                                                                                                                                                              ; Auto                                                                                                                                                                                                                              ;
; VCO phase shift step          ; 83 ps                                                                                                                                                                                                                                                                                                                                               ; 100 ps                                                                                                                                                                                                                            ; 100 ps                                                                                                                                                                                                                            ;
; VCO multiply                  ; --                                                                                                                                                                                                                                                                                                                                                  ; --                                                                                                                                                                                                                                ; --                                                                                                                                                                                                                                ;
; VCO divide                    ; --                                                                                                                                                                                                                                                                                                                                                  ; --                                                                                                                                                                                                                                ; --                                                                                                                                                                                                                                ;
; DPA multiply                  ; --                                                                                                                                                                                                                                                                                                                                                  ; 10                                                                                                                                                                                                                                ; 10                                                                                                                                                                                                                                ;
; DPA divide                    ; --                                                                                                                                                                                                                                                                                                                                                  ; 1                                                                                                                                                                                                                                 ; 1                                                                                                                                                                                                                                 ;
; DPA divider counter value     ; --                                                                                                                                                                                                                                                                                                                                                  ; 1                                                                                                                                                                                                                                 ; 1                                                                                                                                                                                                                                 ;
; Freq min lock                 ; 40.02 MHz                                                                                                                                                                                                                                                                                                                                           ; 60.02 MHz                                                                                                                                                                                                                         ; 60.02 MHz                                                                                                                                                                                                                         ;
; Freq max lock                 ; 106.67 MHz                                                                                                                                                                                                                                                                                                                                          ; 160.0 MHz                                                                                                                                                                                                                         ; 160.0 MHz                                                                                                                                                                                                                         ;
; M VCO Tap                     ; 2                                                                                                                                                                                                                                                                                                                                                   ; 4                                                                                                                                                                                                                                 ; 4                                                                                                                                                                                                                                 ;
; M Initial                     ; 2                                                                                                                                                                                                                                                                                                                                                   ; 1                                                                                                                                                                                                                                 ; 1                                                                                                                                                                                                                                 ;
; M value                       ; 15                                                                                                                                                                                                                                                                                                                                                  ; 10                                                                                                                                                                                                                                ; 10                                                                                                                                                                                                                                ;
; N value                       ; 1                                                                                                                                                                                                                                                                                                                                                   ; 1                                                                                                                                                                                                                                 ; 1                                                                                                                                                                                                                                 ;
; Charge pump current           ; setting 1                                                                                                                                                                                                                                                                                                                                           ; setting 1                                                                                                                                                                                                                         ; setting 1                                                                                                                                                                                                                         ;
; Loop filter resistance        ; setting 27                                                                                                                                                                                                                                                                                                                                          ; setting 28                                                                                                                                                                                                                        ; setting 28                                                                                                                                                                                                                        ;
; Loop filter capacitance       ; setting 0                                                                                                                                                                                                                                                                                                                                           ; setting 0                                                                                                                                                                                                                         ; setting 0                                                                                                                                                                                                                         ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                                                                                                                                                                                                                                                                                                ; 1.19 MHz to 1.7 MHz                                                                                                                                                                                                               ; 1.19 MHz to 1.7 MHz                                                                                                                                                                                                               ;
; Bandwidth type                ; Medium                                                                                                                                                                                                                                                                                                                                              ; Medium                                                                                                                                                                                                                            ; Medium                                                                                                                                                                                                                            ;
; Real time reconfigurable      ; On                                                                                                                                                                                                                                                                                                                                                  ; Off                                                                                                                                                                                                                               ; Off                                                                                                                                                                                                                               ;
; Scan chain MIF file           ; --                                                                                                                                                                                                                                                                                                                                                  ; --                                                                                                                                                                                                                                ; --                                                                                                                                                                                                                                ;
; Preserve PLL counter order    ; Off                                                                                                                                                                                                                                                                                                                                                 ; Off                                                                                                                                                                                                                               ; Off                                                                                                                                                                                                                               ;
; PLL location                  ; PLL_T1                                                                                                                                                                                                                                                                                                                                              ; PLL_L2                                                                                                                                                                                                                            ; PLL_L3                                                                                                                                                                                                                            ;
; Inclk0 signal                 ; clkin_100                                                                                                                                                                                                                                                                                                                                           ; clkin_125                                                                                                                                                                                                                         ; clkin_125                                                                                                                                                                                                                         ;
; Inclk1 signal                 ; --                                                                                                                                                                                                                                                                                                                                                  ; --                                                                                                                                                                                                                                ; --                                                                                                                                                                                                                                ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                                                                                                                                                                                                                                                       ; Dedicated Pin                                                                                                                                                                                                                     ; Dedicated Pin                                                                                                                                                                                                                     ;
; Inclk1 signal type            ; --                                                                                                                                                                                                                                                                                                                                                  ; --                                                                                                                                                                                                                                ; --                                                                                                                                                                                                                                ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|phy_clk_1x     ; clock0       ; 3    ; 2   ; 150.0 MHz        ; 31 (583 ps)    ; 4.50 (83 ps)     ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 3       ; 1       ; ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x     ; clock1       ; 3    ; 1   ; 300.0 MHz        ; 0 (0 ps)       ; 9.00 (83 ps)     ; 50/50      ; C5      ; 5             ; 3/2 Odd    ; --            ; 2       ; 2       ; ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|write_clk_2x   ; clock3       ; 3    ; 1   ; 300.0 MHz        ; -90 (-833 ps)  ; 9.00 (83 ps)     ; 50/50      ; C2      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|resync_clk_2x  ; clock4       ; 3    ; 1   ; 300.0 MHz        ; 0 (0 ps)       ; 9.00 (83 ps)     ; 50/50      ; C3      ; 5             ; 3/2 Odd    ; --            ; 2       ; 2       ; ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|measure_clk_1x ; clock5       ; 3    ; 2   ; 150.0 MHz        ; 0 (0 ps)       ; 4.50 (83 ps)     ; 50/50      ; C4      ; 10            ; 5/5 Even   ; --            ; 2       ; 2       ; ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ac_clk_1x      ; clock6       ; 3    ; 2   ; 150.0 MHz        ; 239 (4417 ps)  ; 4.50 (83 ps)     ; 50/50      ; C1      ; 10            ; 5/5 Even   ; --            ; 8       ; 7       ; ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:altlvds_tx_component|lvds_tx_8c51:auto_generated|pll                               ; clock0       ; 10   ; 1   ; 1250.0 MHz       ; -180 (-400 ps) ; 45.00 (100 ps)   ; 50/50      ; C3      ; Bypass        ; --         ; --            ; 1       ; 0       ; ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|pll|clk[0]                                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:altlvds_tx_component|lvds_tx_8c51:auto_generated|pll~CLK1                          ; clock1       ; 1    ; 1   ; 125.0 MHz        ; 288 (6400 ps)  ; 4.50 (100 ps)    ; 10/90      ; C5      ; 10            ; 1/9 Even   ; --            ; 9       ; 4       ; ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|pll|clk[1]                                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated|pll                               ; clock0       ; 10   ; 1   ; 1250.0 MHz       ; -180 (-400 ps) ; 45.00 (100 ps)   ; 50/50      ; C3      ; Bypass        ; --         ; --            ; 1       ; 0       ; ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|pll|clk[0]                                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated|pll~CLK1                          ; clock1       ; 1    ; 1   ; 125.0 MHz        ; 288 (6400 ps)  ; 4.50 (100 ps)    ; 10/90      ; C5      ; 10            ; 1/9 Even   ; --            ; 9       ; 4       ; ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|pll|clk[1]                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------+----------------------+-------------------------+------------------------+-----------------------+-------------------+------------------+----------+------------+---------------+------------------+----------+------------+---------------+
; DLL                                                                                                                                                                                                                                                  ; Location      ; Input Frequency ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ; Delay Buffers in Loop ; Delay Buffer Mode ; DLL_OFFSET_CTRL0 ; Location ; Use Offset ; Static Offset ; DLL_OFFSET_CTRL1 ; Location ; Use Offset ; Static Offset ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------+----------------------+-------------------------+------------------------+-----------------------+-------------------+------------------+----------+------------+---------------+------------------+----------+------------+---------------+
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|dll ; DLL_X3_Y96_N0 ; 300.03 MHz      ; Low Jitter           ; 1024                    ; normal                 ; 10                    ; high              ; --               ; --       ; --         ; --            ; --               ; --       ; --         ; --            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------+----------------------+-------------------------+------------------------+-----------------------+-------------------+------------------+----------+------------+---------------+------------------+----------+------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DQS Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+------+---------+-----------+----------+------------+------------+------------+----------+----------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------+----------------------------+---------------+-------------------+----------------+-----------------+-----------+
; Name                    ; Type ; DQS Bus ; Direction ; Location ; X Location ; Y Location ; Z Location ; I/O Edge ; I/O Bank ; I/O Standard                    ; Associated DLL                                                                                                                                                                                                                                       ; Associated DLL_OFFSET_CTRL ; Input Frequency ; DLL-Controlled Phase Shift ; Delay Buffers ; Delay Buffer Mode ; Offset Control ; Control Latches ; Gated DQS ;
+-------------------------+------+---------+-----------+----------+------------+------------+------------+----------+----------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------+----------------------------+---------------+-------------------+----------------+-----------------+-----------+
; DQ_GROUP_0              ; --   ; x9      ; --        ; --       ; --         ; --         ; --         ; --       ; --       ; --                              ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|dll ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;     ddr3top_dqs[0]      ; DQS  ; --      ; Bidir     ; PIN D14  ; 102        ; 96         ; 0          ; Top      ; 14       ; Differential 1.5-V SSTL Class I ; --                                                                                                                                                                                                                                                   ; --                         ; 300.03 MHz      ; 72.00 degrees              ; 2             ; high              ; no             ; no              ; yes       ;
;         ddr3top_dqsn[0] ; DQSn ; --      ; Bidir     ; PIN C14  ; 102        ; 96         ; 93         ; Top      ; 14       ; Differential 1.5-V SSTL Class I ; --                                                                                                                                                                                                                                                   ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr3top_dm[0]   ; DQ   ; --      ; Output    ; PIN B11  ; 103        ; 96         ; 0          ; Top      ; 14       ; SSTL-15 Class I                 ; --                                                                                                                                                                                                                                                   ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr3top_dq[0]   ; DQ   ; --      ; Bidir     ; PIN A10  ; 103        ; 96         ; 31         ; Top      ; 14       ; SSTL-15 Class I                 ; --                                                                                                                                                                                                                                                   ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr3top_dq[1]   ; DQ   ; --      ; Bidir     ; PIN D11  ; 102        ; 96         ; 31         ; Top      ; 14       ; SSTL-15 Class I                 ; --                                                                                                                                                                                                                                                   ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr3top_dq[2]   ; DQ   ; --      ; Bidir     ; PIN B10  ; 102        ; 96         ; 62         ; Top      ; 14       ; SSTL-15 Class I                 ; --                                                                                                                                                                                                                                                   ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr3top_dq[3]   ; DQ   ; --      ; Bidir     ; PIN C12  ; 100        ; 96         ; 31         ; Top      ; 14       ; SSTL-15 Class I                 ; --                                                                                                                                                                                                                                                   ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr3top_dq[4]   ; DQ   ; --      ; Bidir     ; PIN C11  ; 103        ; 96         ; 62         ; Top      ; 14       ; SSTL-15 Class I                 ; --                                                                                                                                                                                                                                                   ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr3top_dq[5]   ; DQ   ; --      ; Bidir     ; PIN C13  ; 100        ; 96         ; 62         ; Top      ; 14       ; SSTL-15 Class I                 ; --                                                                                                                                                                                                                                                   ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr3top_dq[6]   ; DQ   ; --      ; Bidir     ; PIN A11  ; 103        ; 96         ; 93         ; Top      ; 14       ; SSTL-15 Class I                 ; --                                                                                                                                                                                                                                                   ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr3top_dq[7]   ; DQ   ; --      ; Bidir     ; PIN B13  ; 100        ; 96         ; 0          ; Top      ; 14       ; SSTL-15 Class I                 ; --                                                                                                                                                                                                                                                   ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
; DQ_GROUP_1              ; --   ; x9      ; --        ; --       ; --         ; --         ; --         ; --       ; --       ; --                              ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|dll ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;     ddr3top_dqs[1]      ; DQS  ; --      ; Bidir     ; PIN J23  ; 39         ; 96         ; 0          ; Top      ; 17       ; Differential 1.5-V SSTL Class I ; --                                                                                                                                                                                                                                                   ; --                         ; 300.03 MHz      ; 72.00 degrees              ; 2             ; high              ; no             ; no              ; yes       ;
;         ddr3top_dqsn[1] ; DQSn ; --      ; Bidir     ; PIN H23  ; 39         ; 96         ; 93         ; Top      ; 17       ; Differential 1.5-V SSTL Class I ; --                                                                                                                                                                                                                                                   ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr3top_dm[1]   ; DQ   ; --      ; Output    ; PIN G23  ; 38         ; 96         ; 31         ; Top      ; 17       ; SSTL-15 Class I                 ; --                                                                                                                                                                                                                                                   ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr3top_dq[8]   ; DQ   ; --      ; Bidir     ; PIN K22  ; 41         ; 96         ; 62         ; Top      ; 17       ; SSTL-15 Class I                 ; --                                                                                                                                                                                                                                                   ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr3top_dq[9]   ; DQ   ; --      ; Bidir     ; PIN D22  ; 39         ; 96         ; 62         ; Top      ; 17       ; SSTL-15 Class I                 ; --                                                                                                                                                                                                                                                   ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr3top_dq[10]  ; DQ   ; --      ; Bidir     ; PIN J22  ; 41         ; 96         ; 0          ; Top      ; 17       ; SSTL-15 Class I                 ; --                                                                                                                                                                                                                                                   ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr3top_dq[11]  ; DQ   ; --      ; Bidir     ; PIN E22  ; 39         ; 96         ; 31         ; Top      ; 17       ; SSTL-15 Class I                 ; --                                                                                                                                                                                                                                                   ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr3top_dq[12]  ; DQ   ; --      ; Bidir     ; PIN G22  ; 41         ; 96         ; 31         ; Top      ; 17       ; SSTL-15 Class I                 ; --                                                                                                                                                                                                                                                   ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr3top_dq[13]  ; DQ   ; --      ; Bidir     ; PIN F23  ; 38         ; 96         ; 62         ; Top      ; 17       ; SSTL-15 Class I                 ; --                                                                                                                                                                                                                                                   ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr3top_dq[14]  ; DQ   ; --      ; Bidir     ; PIN H22  ; 41         ; 96         ; 93         ; Top      ; 17       ; SSTL-15 Class I                 ; --                                                                                                                                                                                                                                                   ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         ddr3top_dq[15]  ; DQ   ; --      ; Bidir     ; PIN D23  ; 38         ; 96         ; 93         ; Top      ; 17       ; SSTL-15 Class I                 ; --                                                                                                                                                                                                                                                   ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
+-------------------------+------+---------+-----------+----------+------------+------------+------------+----------+----------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------+----------------------------+---------------+-------------------+----------------+-----------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Differential I/O Receiver with Dynamic Phase Alignment                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                ; Clock0                                                                                                                                                                                                                            ; Data Realigner                                                                                                                                                                                     ; Reset                                                                                                                                                                                        ; Data Width ; Data Pin  ; Data Rate   ; Source LVDS PLL                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated|rx[0] ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated|pll ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|pulse_count[0] ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|rx_reset ; 10         ; enet_rx_p ; 1250.0 Mbps ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated|pll ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Differential I/O Transmitter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                    ; Clock0                                                                                                                                                                                                                            ; Enable0                                                                                                                                                                                                                                ; Data Width ; Data Pin  ; Data Rate   ; Source LVDS PLL                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:altlvds_tx_component|lvds_tx_8c51:auto_generated|tx_out[0] ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:altlvds_tx_component|lvds_tx_8c51:auto_generated|pll ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:altlvds_tx_component|lvds_tx_8c51:auto_generated|pll~CLK1 ; 10         ; enet_tx_p ; 1250.0 Mbps ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:altlvds_tx_component|lvds_tx_8c51:auto_generated|pll ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; Not Available                      ;
; 3.0-V PCI-X                      ; 10 pF ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; SSTL-15 Class I                  ; 0 pF  ; Not Available                      ;
; Differential 1.5-V SSTL Class I  ; 0 pF  ; Not Available                      ;
; SSTL-15 Class II                 ; 0 pF  ; Not Available                      ;
; Differential 1.5-V SSTL Class II ; 0 pF  ; Not Available                      ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_1R                        ; 0 pF  ; Not Available                      ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_1R                   ; 0 pF  ; Not Available                      ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; HCSL                             ; 0 pF  ; Not Available                      ;
; 2.5-V PCML                       ; 0 pF  ; Not Available                      ;
; 1.5-V PCML                       ; 0 pF  ; Not Available                      ;
; 1.2-V PCML                       ; 0 pF  ; Not Available                      ;
; 1.4-V PCML                       ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+----------+-------------+---------------------------+---------------+-------------------+------+--------+---------------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                        ; Combinational ALUTs ; Memory ALUTs ; LUT_REGs ; ALMs        ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M9Ks ; M144Ks ; DSP 18-bit Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Combinational with no register ; Register-Only      ; Combinational with a register ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Library Name ;
;                                                                                                                                                                   ;                     ;              ;          ;             ;                           ;               ;                   ;      ;        ;                     ;         ;           ;           ;           ;      ;              ; ALUT/register pair             ; ALUT/register pair ; ALUT/register pair            ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+----------+-------------+---------------------------+---------------+-------------------+------+--------+---------------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ghrd_4sgx230                                                                                                                                                     ; 12106 (4)           ; 284 (0)      ; 0 (0)    ; 9333 (2)    ; 11462 (0)                 ; 215 (215)     ; 834936            ; 61   ; 4      ; 4                   ; 0       ; 0         ; 4         ; 0         ; 139  ; 0            ; 5203 (3)                       ; 4358 (0)           ; 7110 (1)                      ; |ghrd_4sgx230                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;    |ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|                                                                                                                     ; 11974 (1)           ; 284 (0)      ; 0 (0)    ; 9227 (1)    ; 11359 (0)                 ; 0 (0)         ; 834936            ; 61   ; 4      ; 4                   ; 0       ; 0         ; 4         ; 0         ; 0    ; 0            ; 5110 (1)                       ; 4293 (0)           ; 7072 (0)                      ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |button_pio:the_button_pio|                                                                                                                                 ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 14 (14)     ; 15 (15)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 9 (9)              ; 6 (6)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|button_pio:the_button_pio                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |button_pio_s1_arbitrator:the_button_pio_s1|                                                                                                                ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|button_pio_s1_arbitrator:the_button_pio_s1                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |cpu:the_cpu|                                                                                                                                               ; 2907 (2685)         ; 80 (0)       ; 0 (0)    ; 2189 (1960) ; 2559 (2317)               ; 0 (0)         ; 589568            ; 13   ; 4      ; 4                   ; 0       ; 0         ; 4         ; 0         ; 0    ; 0            ; 1430 (1268)                    ; 965 (819)          ; 1598 (1498)                   ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |cpu_bht_module:cpu_bht|                                                                                                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_bht_module:cpu_bht                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                |altsyncram_5bj1:auto_generated|                                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_5bj1:auto_generated                                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |cpu_dc_data_module:cpu_dc_data|                                                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144            ; 0    ; 2      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144            ; 0    ; 2      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;                |altsyncram_s5j1:auto_generated|                                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144            ; 0    ; 2      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_s5j1:auto_generated                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |cpu_dc_tag_module:cpu_dc_tag|                                                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 19456             ; 3    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 19456             ; 3    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                |altsyncram_l8j1:auto_generated|                                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 19456             ; 3    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_l8j1:auto_generated                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |cpu_dc_victim_module:cpu_dc_victim|                                                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                |altsyncram_llg1:auto_generated|                                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_llg1:auto_generated                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144            ; 0    ; 2      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144            ; 0    ; 2      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;                |altsyncram_66h1:auto_generated|                                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144            ; 0    ; 2      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_66h1:auto_generated                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 25600             ; 3    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 25600             ; 3    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                |altsyncram_usj1:auto_generated|                                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 25600             ; 3    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_usj1:auto_generated                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |cpu_mult_cell:the_cpu_mult_cell|                                                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 4                   ; 0       ; 0         ; 4         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;             |altmult_add:the_altmult_add|                                                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 4                   ; 0       ; 0         ; 4         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;                |mult_add_kd73:auto_generated|                                                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 4                   ; 0       ; 0         ; 4         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_kd73:auto_generated                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                                                        ; 200 (4)             ; 0 (0)        ; 0 (0)    ; 167 (4)     ; 188 (0)                   ; 0 (0)         ; 8192              ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 104 (4)                        ; 92 (0)             ; 96 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                                                     ; 87 (0)              ; 0 (0)        ; 0 (0)    ; 117 (0)     ; 96 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 81 (0)                         ; 90 (0)             ; 6 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                                                    ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 41 (39)     ; 49 (45)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 46 (43)            ; 3 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                                                                                                                                                                                                                                                ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                           ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                           ;              ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                                                          ; 78 (78)             ; 0 (0)        ; 0 (0)    ; 82 (79)     ; 47 (43)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 75 (75)                        ; 44 (40)            ; 3 (3)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                                                                                                                                                                                                                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                  ;              ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                                                                 ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                                                                                                                                                                                                                                             ;              ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                                                       ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 9 (9)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 0 (0)              ; 9 (9)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                                                                                                ;              ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                                                         ; 32 (32)             ; 0 (0)        ; 0 (0)    ; 31 (31)     ; 32 (32)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 32 (32)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                                                         ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 1 (1)              ; 6 (6)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                                                               ; 55 (55)             ; 0 (0)        ; 0 (0)    ; 41 (41)     ; 44 (44)                   ; 0 (0)         ; 8192              ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (12)                        ; 1 (1)              ; 43 (43)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192              ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                                                                                                                                                                                                                                             ;              ;
;                   |altsyncram:the_altsyncram|                                                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192              ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                   ;              ;
;                      |altsyncram_9na2:auto_generated|                                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192              ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9na2:auto_generated                                                                                                                                                                                                                                    ;              ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;                |altsyncram_5pi1:auto_generated|                                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5pi1:auto_generated                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;                |altsyncram_6pi1:auto_generated|                                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6pi1:auto_generated                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                                                                      ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |cpu_tlb_module:cpu_tlb|                                                                                                                                 ; 14 (0)              ; 80 (0)       ; 0 (0)    ; 63 (0)      ; 54 (0)                    ; 0 (0)         ; 9216              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 50 (0)                         ; 54 (0)             ; 4 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                           ; 14 (0)              ; 80 (0)       ; 0 (0)    ; 63 (0)      ; 54 (0)                    ; 0 (0)         ; 9216              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 50 (0)                         ; 54 (0)             ; 4 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                |altsyncram_0cg1:auto_generated|                                                                                                                   ; 14 (14)             ; 80 (80)      ; 0 (0)    ; 63 (63)     ; 54 (54)                   ; 0 (0)         ; 9216              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 50 (50)                        ; 54 (54)            ; 4 (4)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                                                                            ; 77 (77)             ; 0 (0)        ; 0 (0)    ; 68 (68)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 43 (43)                        ; 0 (0)              ; 34 (34)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                                                              ; 70 (70)             ; 0 (0)        ; 0 (0)    ; 56 (56)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 36 (36)                        ; 0 (0)              ; 34 (34)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                                                                ; 38 (38)             ; 0 (0)        ; 0 (0)    ; 31 (31)     ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 24 (24)                        ; 1 (1)              ; 14 (14)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |ddr3_top:the_ddr3_top|                                                                                                                                     ; 2727 (0)            ; 136 (0)      ; 0 (0)    ; 1927 (0)    ; 2055 (0)                  ; 0 (0)         ; 16896             ; 3    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1271 (0)                       ; 502 (0)            ; 1556 (0)                      ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;          |ddr3_top_controller_phy:ddr3_top_controller_phy_inst|                                                                                                   ; 2727 (0)            ; 136 (0)      ; 0 (0)    ; 1927 (0)    ; 2055 (0)                  ; 0 (0)         ; 16896             ; 3    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1271 (0)                       ; 502 (0)            ; 1556 (0)                      ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|                                                                      ; 1048 (0)            ; 64 (0)       ; 0 (0)    ; 737 (0)     ; 786 (0)                   ; 0 (0)         ; 16384             ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 455 (0)                        ; 164 (0)            ; 625 (0)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst                                                                                                                                                                                                                                                                                                ;              ;
;                |alt_ddrx_controller:alt_ddrx_controller_inst|                                                                                                     ; 1048 (0)            ; 64 (0)       ; 0 (0)    ; 737 (0)     ; 786 (0)                   ; 0 (0)         ; 16384             ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 455 (0)                        ; 164 (0)            ; 625 (0)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst                                                                                                                                                                                                                                                   ;              ;
;                   |alt_ddrx_addr_cmd:addr_cmd_inst|                                                                                                               ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_addr_cmd:addr_cmd_inst                                                                                                                                                                                                                   ;              ;
;                   |alt_ddrx_afi_block:afi_block_inst|                                                                                                             ; 39 (39)             ; 0 (0)        ; 0 (0)    ; 48 (48)     ; 76 (76)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 11 (11)                        ; 48 (48)            ; 28 (28)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst                                                                                                                                                                                                                 ;              ;
;                   |alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|                                                                                           ; 479 (0)             ; 0 (0)        ; 0 (0)    ; 322 (0)     ; 263 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 242 (0)                        ; 26 (0)             ; 237 (0)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst                                                                                                                                                                                               ;              ;
;                      |alt_ddrx_bank_timer:bank_timer_inst|                                                                                                        ; 352 (70)            ; 0 (0)        ; 0 (0)    ; 238 (57)    ; 168 (16)                  ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 199 (56)                       ; 15 (2)             ; 153 (14)                      ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst                                                                                                                                                           ;              ;
;                         |alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|                                   ; 35 (35)             ; 0 (0)        ; 0 (0)    ; 23 (23)     ; 19 (19)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 18 (18)                        ; 2 (2)              ; 17 (17)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst                                                     ;              ;
;                         |alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|                                   ; 35 (35)             ; 0 (0)        ; 0 (0)    ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 17 (17)                        ; 1 (1)              ; 18 (18)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst                                                     ;              ;
;                         |alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|                                   ; 35 (35)             ; 0 (0)        ; 0 (0)    ; 25 (25)     ; 19 (19)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 18 (18)                        ; 2 (2)              ; 17 (17)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst                                                     ;              ;
;                         |alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|                                   ; 35 (35)             ; 0 (0)        ; 0 (0)    ; 25 (25)     ; 19 (19)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 18 (18)                        ; 2 (2)              ; 17 (17)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst                                                     ;              ;
;                         |alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|                                   ; 35 (35)             ; 0 (0)        ; 0 (0)    ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 17 (17)                        ; 1 (1)              ; 18 (18)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst                                                     ;              ;
;                         |alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|                                   ; 35 (35)             ; 0 (0)        ; 0 (0)    ; 25 (25)     ; 19 (19)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 18 (18)                        ; 2 (2)              ; 17 (17)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst                                                     ;              ;
;                         |alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|                                   ; 35 (35)             ; 0 (0)        ; 0 (0)    ; 24 (24)     ; 19 (19)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 18 (18)                        ; 2 (2)              ; 17 (17)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst                                                     ;              ;
;                         |alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|                                   ; 37 (37)             ; 0 (0)        ; 0 (0)    ; 24 (24)     ; 19 (19)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 19 (19)                        ; 1 (1)              ; 18 (18)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst                                                     ;              ;
;                      |alt_ddrx_bypass:bypass_inst|                                                                                                                ; 42 (42)             ; 0 (0)        ; 0 (0)    ; 38 (38)     ; 34 (34)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 20 (20)                        ; 7 (7)              ; 27 (27)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst                                                                                                                                                                   ;              ;
;                      |alt_ddrx_cache:cache_inst|                                                                                                                  ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 6 (6)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_cache:cache_inst                                                                                                                                                                     ;              ;
;                      |alt_ddrx_rank_monitor:rank_monitor_inst|                                                                                                    ; 77 (77)             ; 0 (0)        ; 0 (0)    ; 48 (48)     ; 56 (56)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 23 (23)                        ; 2 (2)              ; 54 (54)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst                                                                                                                                                       ;              ;
;                      |alt_ddrx_timing_param:timing_param_inst|                                                                                                    ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst                                                                                                                                                       ;              ;
;                   |alt_ddrx_clock_and_reset:clock_and_reset_inst|                                                                                                 ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 14 (0)      ; 15 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (0)             ; 2 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst                                                                                                                                                                                                     ;              ;
;                      |alt_ddrx_reset_sync:reset_sync_inst|                                                                                                        ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 14 (14)     ; 15 (15)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 13 (13)            ; 2 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst                                                                                                                                                                 ;              ;
;                   |alt_ddrx_input_if:input_if_inst|                                                                                                               ; 340 (4)             ; 64 (0)       ; 0 (0)    ; 255 (4)     ; 343 (2)                   ; 0 (0)         ; 16384             ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 74 (2)                         ; 48 (0)             ; 298 (2)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst                                                                                                                                                                                                                   ;              ;
;                      |alt_ddrx_avalon_if:avalon_if_inst|                                                                                                          ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_avalon_if:avalon_if_inst                                                                                                                                                                                 ;              ;
;                      |alt_ddrx_cmd_gen:cmd_gen_inst|                                                                                                              ; 29 (29)             ; 0 (0)        ; 0 (0)    ; 26 (26)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 22 (22)                        ; 2 (2)              ; 7 (7)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst                                                                                                                                                                                     ;              ;
;                      |alt_ddrx_cmd_queue:cmd_queue_inst|                                                                                                          ; 233 (233)           ; 0 (0)        ; 0 (0)    ; 138 (138)   ; 224 (224)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (9)                          ; 0 (0)              ; 224 (224)                     ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst                                                                                                                                                                                 ;              ;
;                      |alt_ddrx_wdata_fifo:wdata_fifo_inst|                                                                                                        ; 72 (0)              ; 64 (0)       ; 0 (0)    ; 89 (0)      ; 109 (0)                   ; 0 (0)         ; 16384             ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 39 (0)                         ; 46 (0)             ; 65 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst                                                                                                                                                                               ;              ;
;                         |scfifo:wdata_be_fifo|                                                                                                                    ; 37 (0)              ; 64 (0)       ; 0 (0)    ; 68 (0)      ; 78 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 35 (0)                         ; 46 (0)             ; 34 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo                                                                                                                                                          ;              ;
;                            |scfifo_s031:auto_generated|                                                                                                           ; 37 (0)              ; 64 (0)       ; 0 (0)    ; 68 (0)      ; 78 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 35 (0)                         ; 46 (0)             ; 34 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated                                                                                                                               ;              ;
;                               |a_dpfifo_5c21:dpfifo|                                                                                                              ; 37 (10)             ; 64 (0)       ; 0 (0)    ; 68 (7)      ; 78 (9)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 35 (1)                         ; 46 (0)             ; 34 (9)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo                                                                                                          ;              ;
;                                  |altsyncram_asd1:FIFOram|                                                                                                        ; 12 (12)             ; 64 (64)      ; 0 (0)    ; 53 (53)     ; 54 (54)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 34 (34)                        ; 46 (46)            ; 10 (10)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram                                                                                  ;              ;
;                                  |cntr_0lb:wr_ptr|                                                                                                                ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|cntr_0lb:wr_ptr                                                                                          ;              ;
;                                  |cntr_vkb:rd_ptr_msb|                                                                                                            ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|cntr_vkb:rd_ptr_msb                                                                                      ;              ;
;                         |scfifo:wdata_fifo|                                                                                                                       ; 35 (0)              ; 0 (0)        ; 0 (0)    ; 22 (0)      ; 31 (0)                    ; 0 (0)         ; 16384             ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 0 (0)              ; 31 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo                                                                                                                                                             ;              ;
;                            |scfifo_1961:auto_generated|                                                                                                           ; 35 (4)              ; 0 (0)        ; 0 (0)    ; 22 (3)      ; 31 (1)                    ; 0 (0)         ; 16384             ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (3)                          ; 0 (0)              ; 31 (1)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_1961:auto_generated                                                                                                                                  ;              ;
;                               |a_dpfifo_vv21:dpfifo|                                                                                                              ; 31 (8)              ; 0 (0)        ; 0 (0)    ; 19 (7)      ; 30 (7)                    ; 0 (0)         ; 16384             ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 30 (7)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_1961:auto_generated|a_dpfifo_vv21:dpfifo                                                                                                             ;              ;
;                                  |altsyncram_evd1:FIFOram|                                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384             ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_1961:auto_generated|a_dpfifo_vv21:dpfifo|altsyncram_evd1:FIFOram                                                                                     ;              ;
;                                  |cntr_0lb:wr_ptr|                                                                                                                ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_1961:auto_generated|a_dpfifo_vv21:dpfifo|cntr_0lb:wr_ptr                                                                                             ;              ;
;                                  |cntr_cl7:usedw_counter|                                                                                                         ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_1961:auto_generated|a_dpfifo_vv21:dpfifo|cntr_cl7:usedw_counter                                                                                      ;              ;
;                                  |cntr_vkb:rd_ptr_msb|                                                                                                            ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_1961:auto_generated|a_dpfifo_vv21:dpfifo|cntr_vkb:rd_ptr_msb                                                                                         ;              ;
;                   |alt_ddrx_state_machine:state_machine_inst|                                                                                                     ; 187 (187)           ; 0 (0)        ; 0 (0)    ; 129 (129)   ; 88 (88)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 128 (128)                      ; 29 (29)            ; 59 (59)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst                                                                                                                                                                                                         ;              ;
;             |ddr3_top_phy:ddr3_top_phy_inst|                                                                                                                      ; 1679 (0)            ; 72 (0)       ; 0 (0)    ; 1197 (0)    ; 1269 (0)                  ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 816 (0)                        ; 338 (0)            ; 932 (0)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst                                                                                                                                                                                                                                                                                                                                                ;              ;
;                |ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|                                                                                           ; 1679 (3)            ; 72 (0)       ; 0 (0)    ; 1197 (1)    ; 1269 (4)                  ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 816 (0)                        ; 338 (0)            ; 932 (3)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst                                                                                                                                                                                                                                                                                         ;              ;
;                   |ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|                                                                                       ; 101 (0)             ; 0 (0)        ; 0 (0)    ; 92 (0)      ; 108 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 25 (0)                         ; 31 (0)             ; 77 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc                                                                                                                                                                                                                                 ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.addr[0].addr_struct|                                                                                        ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 4 (4)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.addr[0].addr_struct                                                                                                                                                                             ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct|                                                                                       ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 2 (2)              ; 3 (3)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct                                                                                                                                                                            ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct|                                                                                       ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 4 (4)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct                                                                                                                                                                            ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct|                                                                                       ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 2 (2)              ; 3 (3)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct                                                                                                                                                                            ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.addr[1].addr_struct|                                                                                        ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 2 (2)              ; 3 (3)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.addr[1].addr_struct                                                                                                                                                                             ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct|                                                                                        ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 1 (1)              ; 4 (4)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct                                                                                                                                                                             ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct|                                                                                        ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 4 (4)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct                                                                                                                                                                             ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct|                                                                                        ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 4 (4)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct                                                                                                                                                                             ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct|                                                                                        ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 4 (4)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct                                                                                                                                                                             ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct|                                                                                        ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 2 (2)              ; 3 (3)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct                                                                                                                                                                             ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct|                                                                                        ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 1 (1)              ; 4 (4)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct                                                                                                                                                                             ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct|                                                                                        ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 2 (2)              ; 3 (3)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct                                                                                                                                                                             ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct|                                                                                        ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 2 (2)              ; 3 (3)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct                                                                                                                                                                             ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct|                                                                                            ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 2 (2)              ; 4 (4)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct                                                                                                                                                                                 ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct|                                                                                            ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 4 (4)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct                                                                                                                                                                                 ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.ba[2].ba_struct|                                                                                            ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 2 (2)              ; 3 (3)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.ba[2].ba_struct                                                                                                                                                                                 ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.cas_n_struct|                                                                                               ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 4 (4)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.cas_n_struct                                                                                                                                                                                    ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct|                                                                                          ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 4 (4)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct                                                                                                                                                                               ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|                                                                                        ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 4 (4)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct                                                                                                                                                                             ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct|                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct                                                                                                                                                                       ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.ras_n_struct|                                                                                               ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 4 (4)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.ras_n_struct                                                                                                                                                                                    ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr.we_n_struct|                                                                                                ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 4 (4)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.we_n_struct                                                                                                                                                                                     ;              ;
;                      |ddr3_top_phy_alt_mem_phy_ac:ddr3_rst.ddr3_rst_struct|                                                                                       ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 2 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr3_rst.ddr3_rst_struct                                                                                                                                                                            ;              ;
;                   |ddr3_top_phy_alt_mem_phy_clk_reset:clk|                                                                                                        ; 31 (15)             ; 0 (0)        ; 0 (0)    ; 48 (27)     ; 49 (33)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 13 (4)                         ; 32 (23)            ; 18 (11)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk                                                                                                                                                                                                                                                  ;              ;
;                      |ddr3_top_phy_alt_mem_phy_pll:half_rate.pll|                                                                                                 ; 10 (0)              ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (0)                          ; 0 (0)              ; 1 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_pll:half_rate.pll                                                                                                                                                                                                       ;              ;
;                         |altpll:altpll_component|                                                                                                                 ; 10 (0)              ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (0)                          ; 0 (0)              ; 1 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component                                                                                                                                                                               ;              ;
;                            |altpll_f5v3:auto_generated|                                                                                                           ; 10 (6)              ; 0 (0)        ; 0 (0)    ; 10 (6)      ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (5)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_f5v3:auto_generated                                                                                                                                                    ;              ;
;                               |altpll_dyn_phase_le_1eo:altpll_dyn_phase_le2|                                                                                      ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_f5v3:auto_generated|altpll_dyn_phase_le_1eo:altpll_dyn_phase_le2                                                                                                       ;              ;
;                               |altpll_dyn_phase_le_2eo:altpll_dyn_phase_le4|                                                                                      ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_f5v3:auto_generated|altpll_dyn_phase_le_2eo:altpll_dyn_phase_le4                                                                                                       ;              ;
;                               |altpll_dyn_phase_le_3eo:altpll_dyn_phase_le5|                                                                                      ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_f5v3:auto_generated|altpll_dyn_phase_le_3eo:altpll_dyn_phase_le5                                                                                                       ;              ;
;                               |altpll_dyn_phase_le_4eo:altpll_dyn_phase_le6|                                                                                      ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_f5v3:auto_generated|altpll_dyn_phase_le_4eo:altpll_dyn_phase_le6                                                                                                       ;              ;
;                      |ddr3_top_phy_alt_mem_phy_reset_pipe:RESET_RDP_BUS[0].reset_rdp_phy_clk_pipe|                                                                ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:RESET_RDP_BUS[0].reset_rdp_phy_clk_pipe                                                                                                                                                                      ;              ;
;                      |ddr3_top_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_1x|                                                                                       ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_1x                                                                                                                                                                                             ;              ;
;                      |ddr3_top_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|                                                                                       ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:measure_clk_pipe                                                                                                                                                                                             ;              ;
;                      |ddr3_top_phy_alt_mem_phy_reset_pipe:reset_resync_clk_pipe[0].resync_clk_pipe_1x|                                                            ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:reset_resync_clk_pipe[0].resync_clk_pipe_1x                                                                                                                                                                  ;              ;
;                      |ddr3_top_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[0].slave_resync_clk_pipe_1x|                                                ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[0].slave_resync_clk_pipe_1x                                                                                                                                                      ;              ;
;                      |ddr3_top_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[1].slave_resync_clk_pipe_1x|                                                ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[1].slave_resync_clk_pipe_1x                                                                                                                                                      ;              ;
;                   |ddr3_top_phy_alt_mem_phy_dp_io:dpio|                                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio                                                                                                                                                                                                                                                     ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dm:dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad|                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dm:dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad                                                                                                                                                                                ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dm:dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad|                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dm:dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad                                                                                                                                                                                ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad                                                                                                                                                                                            ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad                                                                                                                                                                                            ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad                                                                                                                                                                                            ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad                                                                                                                                                                                            ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad                                                                                                                                                                                            ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad                                                                                                                                                                                            ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad                                                                                                                                                                                            ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad                                                                                                                                                                                            ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad                                                                                                                                                                                            ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad                                                                                                                                                                                            ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad                                                                                                                                                                                            ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad                                                                                                                                                                                            ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad                                                                                                                                                                                            ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad                                                                                                                                                                                            ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad                                                                                                                                                                                            ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad                                                                                                                                                                                            ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip|                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip                                                                                                                                                                                                 ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dqs_ip:dqs_group[1].dqs_ip|                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dqs_ip:dqs_group[1].dqs_ip                                                                                                                                                                                                 ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op                                                                                                                                                                                      ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op                                                                                                                                                                         ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op                                                                                                                                                                                      ;              ;
;                      |ddr3_top_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op                                                                                                                                                                         ;              ;
;                   |ddr3_top_phy_alt_mem_phy_mimic:mmc|                                                                                                            ; 23 (23)             ; 0 (0)        ; 0 (0)    ; 19 (19)     ; 24 (24)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (7)                          ; 8 (8)              ; 16 (16)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_mimic:mmc                                                                                                                                                                                                                                                      ;              ;
;                   |ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|                                                                                ; 22 (19)             ; 4 (0)        ; 0 (0)    ; 28 (16)     ; 31 (15)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 17 (7)             ; 17 (12)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa                                                                                                                                                                                                                          ;              ;
;                      |altsyncram:altsyncram_component|                                                                                                            ; 3 (0)               ; 4 (0)        ; 0 (0)    ; 13 (0)      ; 16 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 10 (0)             ; 6 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|altsyncram:altsyncram_component                                                                                                                                                                                          ;              ;
;                         |altsyncram_1um1:auto_generated|                                                                                                          ; 3 (3)               ; 4 (4)        ; 0 (0)    ; 13 (13)     ; 16 (16)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 10 (10)            ; 6 (6)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|altsyncram:altsyncram_component|altsyncram_1um1:auto_generated                                                                                                                                                           ;              ;
;                   |ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|                                                                                ; 11 (8)              ; 4 (0)        ; 0 (0)    ; 23 (10)     ; 23 (7)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (7)                          ; 17 (6)             ; 6 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa                                                                                                                                                                                                                          ;              ;
;                      |altsyncram:altsyncram_component|                                                                                                            ; 3 (0)               ; 4 (0)        ; 0 (0)    ; 13 (0)      ; 16 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 5 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|altsyncram:altsyncram_component                                                                                                                                                                                          ;              ;
;                         |altsyncram_1um1:auto_generated|                                                                                                          ; 3 (3)               ; 4 (4)        ; 0 (0)    ; 13 (13)     ; 16 (16)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 5 (5)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|altsyncram:altsyncram_component|altsyncram_1um1:auto_generated                                                                                                                                                           ;              ;
;                   |ddr3_top_phy_alt_mem_phy_rdata_valid:rdv_pipe|                                                                                                 ; 32 (32)             ; 0 (0)        ; 0 (0)    ; 24 (24)     ; 22 (22)                   ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 13 (13)                        ; 3 (3)              ; 19 (19)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_rdata_valid:rdv_pipe                                                                                                                                                                                                                                           ;              ;
;                      |altsyncram:altsyncram_component|                                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component                                                                                                                                                                                                           ;              ;
;                         |altsyncram_tdm1:auto_generated|                                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_tdm1:auto_generated                                                                                                                                                                            ;              ;
;                   |ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|                                                                            ; 10 (8)              ; 32 (0)       ; 0 (0)    ; 70 (11)     ; 79 (8)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (3)                          ; 37 (1)             ; 42 (7)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp                                                                                                                                                                                                                      ;              ;
;                      |altsyncram:ram|                                                                                                                             ; 2 (0)               ; 32 (0)       ; 0 (0)    ; 59 (0)      ; 71 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 36 (0)             ; 35 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram                                                                                                                                                                                                       ;              ;
;                         |altsyncram_t0n1:auto_generated|                                                                                                          ; 2 (2)               ; 32 (32)      ; 0 (0)    ; 59 (59)     ; 71 (71)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 36 (36)            ; 35 (35)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated                                                                                                                                                                        ;              ;
;                   |ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|                                                                            ; 7 (5)               ; 32 (0)       ; 0 (0)    ; 62 (6)      ; 76 (5)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 39 (3)             ; 37 (3)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp                                                                                                                                                                                                                      ;              ;
;                      |altsyncram:ram|                                                                                                                             ; 2 (0)               ; 32 (0)       ; 0 (0)    ; 56 (0)      ; 71 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 36 (0)             ; 35 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram                                                                                                                                                                                                       ;              ;
;                         |altsyncram_t0n1:auto_generated|                                                                                                          ; 2 (2)               ; 32 (32)      ; 0 (0)    ; 56 (56)     ; 71 (71)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 36 (36)            ; 35 (35)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated                                                                                                                                                                        ;              ;
;                   |ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|                                                                                              ; 1360 (0)            ; 0 (0)        ; 0 (0)    ; 855 (0)     ; 765 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 732 (0)                        ; 138 (0)            ; 628 (0)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper                                                                                                                                                                                                                                        ;              ;
;                      |ddr3_top_phy_alt_mem_phy_seq:seq_inst|                                                                                                      ; 1360 (46)           ; 0 (0)        ; 0 (0)    ; 855 (43)    ; 765 (57)                  ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 732 (5)                        ; 138 (16)           ; 628 (41)                      ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst                                                                                                                                                                                                  ;              ;
;                         |ddr3_top_phy_alt_mem_phy_admin:admin|                                                                                                    ; 280 (280)           ; 0 (0)        ; 0 (0)    ; 182 (182)   ; 101 (101)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 210 (210)                      ; 31 (31)            ; 70 (70)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin                                                                                                                                                             ;              ;
;                         |ddr3_top_phy_alt_mem_phy_ctrl:ctrl|                                                                                                      ; 189 (189)           ; 0 (0)        ; 0 (0)    ; 128 (128)   ; 132 (132)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 81 (81)                        ; 26 (26)            ; 109 (109)                     ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl                                                                                                                                                               ;              ;
;                         |ddr3_top_phy_alt_mem_phy_dgrb:dgrb|                                                                                                      ; 737 (737)           ; 0 (0)        ; 0 (0)    ; 465 (465)   ; 403 (403)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 391 (391)                      ; 56 (56)            ; 349 (349)                     ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb                                                                                                                                                               ;              ;
;                         |ddr3_top_phy_alt_mem_phy_dgwb:dgwb|                                                                                                      ; 108 (108)           ; 0 (0)        ; 0 (0)    ; 68 (68)     ; 72 (72)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 45 (45)                        ; 9 (9)              ; 63 (63)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgwb:dgwb                                                                                                                                                               ;              ;
;                   |ddr3_top_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|                                                                                       ; 79 (79)             ; 0 (0)        ; 0 (0)    ; 66 (66)     ; 88 (88)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 16 (16)            ; 74 (74)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp                                                                                                                                                                                                                                 ;              ;
;       |ddr3_top_s1_arbitrator:the_ddr3_top_s1|                                                                                                                    ; 259 (81)            ; 0 (0)        ; 0 (0)    ; 167 (66)    ; 127 (15)                  ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 106 (36)                       ; 7 (3)              ; 153 (45)                      ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|                                             ; 122 (122)           ; 0 (0)        ; 0 (0)    ; 74 (74)     ; 72 (72)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 53 (53)                        ; 3 (3)              ; 69 (69)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1                                                                                                                                                                                                                                                                                                        ;              ;
;          |rdv_fifo_for_pb_dma_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_dma_to_ddr3_top_m1_to_ddr3_top_s1|                                             ; 56 (56)             ; 0 (0)        ; 0 (0)    ; 36 (36)     ; 40 (40)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 17 (17)                        ; 1 (1)              ; 39 (39)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_dma_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_dma_to_ddr3_top_m1_to_ddr3_top_s1                                                                                                                                                                                                                                                                                                        ;              ;
;       |descriptor_memory:the_descriptor_memory|                                                                                                                   ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 65536             ; 8    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|descriptor_memory:the_descriptor_memory                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |altsyncram:the_altsyncram|                                                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536             ; 8    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altsyncram_72g1:auto_generated|                                                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536             ; 8    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_72g1:auto_generated                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|                                                                                                  ; 69 (69)             ; 0 (0)        ; 0 (0)    ; 63 (63)     ; 13 (13)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 49 (49)                        ; 6 (6)              ; 20 (20)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |dipsw_pio:the_dipsw_pio|                                                                                                                                   ; 22 (22)             ; 0 (0)        ; 0 (0)    ; 30 (30)     ; 40 (40)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 24 (24)            ; 16 (16)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|dipsw_pio:the_dipsw_pio                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |dipsw_pio_s1_arbitrator:the_dipsw_pio_s1|                                                                                                                  ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|dipsw_pio_s1_arbitrator:the_dipsw_pio_s1                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |ghrd_4sgx230_sopc_reset_clkin_100_domain_synch_module:ghrd_4sgx230_sopc_reset_clkin_100_domain_synch|                                                      ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ghrd_4sgx230_sopc_reset_clkin_100_domain_synch_module:ghrd_4sgx230_sopc_reset_clkin_100_domain_synch                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |ghrd_4sgx230_sopc_reset_ddr3_top_phy_clk_out_domain_synch_module:ghrd_4sgx230_sopc_reset_ddr3_top_phy_clk_out_domain_synch|                                ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ghrd_4sgx230_sopc_reset_ddr3_top_phy_clk_out_domain_synch_module:ghrd_4sgx230_sopc_reset_ddr3_top_phy_clk_out_domain_synch                                                                                                                                                                                                                                                                                                                               ;              ;
;       |jtag_uart:the_jtag_uart|                                                                                                                                   ; 119 (29)            ; 0 (0)        ; 0 (0)    ; 94 (21)     ; 99 (13)                   ; 0 (0)         ; 1024              ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 63 (21)                        ; 43 (5)             ; 56 (8)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                                                          ; 42 (42)             ; 0 (0)        ; 0 (0)    ; 48 (48)     ; 46 (46)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 34 (34)                        ; 38 (38)            ; 8 (8)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                                              ; 24 (0)              ; 0 (0)        ; 0 (0)    ; 14 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 0 (0)              ; 20 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |scfifo:rfifo|                                                                                                                                        ; 24 (0)              ; 0 (0)        ; 0 (0)    ; 14 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 0 (0)              ; 20 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |scfifo_go21:auto_generated|                                                                                                                       ; 24 (0)              ; 0 (0)        ; 0 (0)    ; 14 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 0 (0)              ; 20 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_go21:auto_generated                                                                                                                                                                                                                                                                                                                                                ;              ;
;                   |a_dpfifo_nu21:dpfifo|                                                                                                                          ; 24 (0)              ; 0 (0)        ; 0 (0)    ; 14 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 0 (0)              ; 20 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo                                                                                                                                                                                                                                                                                                                           ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                    ; 12 (6)              ; 0 (0)        ; 0 (0)    ; 8 (5)       ; 8 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 0 (0)              ; 8 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                   ;              ;
;                         |cntr_al7:count_usedw|                                                                                                                    ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|a_fefifo_7cf:fifo_state|cntr_al7:count_usedw                                                                                                                                                                                                                                                                              ;              ;
;                      |cntr_ukb:rd_ptr_count|                                                                                                                      ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|cntr_ukb:rd_ptr_count                                                                                                                                                                                                                                                                                                     ;              ;
;                      |cntr_ukb:wr_ptr|                                                                                                                            ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|cntr_ukb:wr_ptr                                                                                                                                                                                                                                                                                                           ;              ;
;                      |dpram_ki21:FIFOram|                                                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|dpram_ki21:FIFOram                                                                                                                                                                                                                                                                                                        ;              ;
;                         |altsyncram_oul1:altsyncram1|                                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|dpram_ki21:FIFOram|altsyncram_oul1:altsyncram1                                                                                                                                                                                                                                                                            ;              ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                                              ; 24 (0)              ; 0 (0)        ; 0 (0)    ; 13 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 0 (0)              ; 20 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |scfifo:wfifo|                                                                                                                                        ; 24 (0)              ; 0 (0)        ; 0 (0)    ; 13 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 0 (0)              ; 20 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |scfifo_go21:auto_generated|                                                                                                                       ; 24 (0)              ; 0 (0)        ; 0 (0)    ; 13 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 0 (0)              ; 20 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_go21:auto_generated                                                                                                                                                                                                                                                                                                                                                ;              ;
;                   |a_dpfifo_nu21:dpfifo|                                                                                                                          ; 24 (0)              ; 0 (0)        ; 0 (0)    ; 13 (0)      ; 20 (0)                    ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 0 (0)              ; 20 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo                                                                                                                                                                                                                                                                                                                           ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                    ; 12 (6)              ; 0 (0)        ; 0 (0)    ; 7 (4)       ; 8 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 0 (0)              ; 8 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                   ;              ;
;                         |cntr_al7:count_usedw|                                                                                                                    ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|a_fefifo_7cf:fifo_state|cntr_al7:count_usedw                                                                                                                                                                                                                                                                              ;              ;
;                      |cntr_ukb:rd_ptr_count|                                                                                                                      ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|cntr_ukb:rd_ptr_count                                                                                                                                                                                                                                                                                                     ;              ;
;                      |cntr_ukb:wr_ptr|                                                                                                                            ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|cntr_ukb:wr_ptr                                                                                                                                                                                                                                                                                                           ;              ;
;                      |dpram_ki21:FIFOram|                                                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|dpram_ki21:FIFOram                                                                                                                                                                                                                                                                                                        ;              ;
;                         |altsyncram_oul1:altsyncram1|                                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|dpram_ki21:FIFOram|altsyncram_oul1:altsyncram1                                                                                                                                                                                                                                                                            ;              ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                                                    ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;       |led_pio:the_led_pio|                                                                                                                                       ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 16 (16)            ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|led_pio:the_led_pio                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |led_pio_s1_arbitrator:the_led_pio_s1|                                                                                                                      ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|led_pio_s1_arbitrator:the_led_pio_s1                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |pb_cpu_to_ddr3_top:the_pb_cpu_to_ddr3_top|                                                                                                                 ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 87 (0)      ; 98 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 87 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top:the_pb_cpu_to_ddr3_top                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |pb_cpu_to_ddr3_top_downstream_adapter:the_pb_cpu_to_ddr3_top_downstream_adapter|                                                                        ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 57 (57)     ; 65 (65)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 10 (10)            ; 55 (55)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top:the_pb_cpu_to_ddr3_top|pb_cpu_to_ddr3_top_downstream_adapter:the_pb_cpu_to_ddr3_top_downstream_adapter                                                                                                                                                                                                                                                                                                                                ;              ;
;          |pb_cpu_to_ddr3_top_upstream_adapter:the_pb_cpu_to_ddr3_top_upstream_adapter|                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 30 (30)     ; 33 (33)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 32 (32)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top:the_pb_cpu_to_ddr3_top|pb_cpu_to_ddr3_top_upstream_adapter:the_pb_cpu_to_ddr3_top_upstream_adapter                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |pb_cpu_to_ddr3_top_m1_arbitrator:the_pb_cpu_to_ddr3_top_m1|                                                                                                ; 130 (34)            ; 0 (0)        ; 0 (0)    ; 82 (30)     ; 64 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 34 (2)                         ; 0 (0)              ; 96 (32)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_m1_arbitrator:the_pb_cpu_to_ddr3_top_m1                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |selecto_nrdv_pb_cpu_to_ddr3_top_m1_1_ddr3_top_s1_fifo_module:selecto_nrdv_pb_cpu_to_ddr3_top_m1_1_ddr3_top_s1_fifo|                                     ; 96 (96)             ; 0 (0)        ; 0 (0)    ; 52 (52)     ; 64 (64)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 32 (32)                        ; 0 (0)              ; 64 (64)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_m1_arbitrator:the_pb_cpu_to_ddr3_top_m1|selecto_nrdv_pb_cpu_to_ddr3_top_m1_1_ddr3_top_s1_fifo_module:selecto_nrdv_pb_cpu_to_ddr3_top_m1_1_ddr3_top_s1_fifo                                                                                                                                                                                                                                                                            ;              ;
;       |pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|                                                                                                ; 248 (62)            ; 0 (0)        ; 0 (0)    ; 174 (51)    ; 131 (13)                  ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 89 (19)                        ; 3 (1)              ; 159 (43)                      ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|                                     ; 128 (128)           ; 0 (0)        ; 0 (0)    ; 87 (87)     ; 76 (76)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 53 (53)                        ; 1 (1)              ; 75 (75)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1                                                                                                                                                                                                                                                                            ;              ;
;          |rdv_fifo_for_cpu_instruction_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_instruction_master_to_pb_cpu_to_ddr3_top_s1|                       ; 58 (58)             ; 0 (0)        ; 0 (0)    ; 39 (39)     ; 42 (42)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 17 (17)                        ; 1 (1)              ; 41 (41)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_instruction_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_instruction_master_to_pb_cpu_to_ddr3_top_s1                                                                                                                                                                                                                                                              ;              ;
;       |pb_cpu_to_fsm:the_pb_cpu_to_fsm|                                                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 70 (0)      ; 96 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 19 (0)             ; 77 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm:the_pb_cpu_to_fsm                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |pb_cpu_to_fsm_downstream_adapter:the_pb_cpu_to_fsm_downstream_adapter|                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 45 (45)     ; 63 (63)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 18 (18)            ; 45 (45)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm:the_pb_cpu_to_fsm|pb_cpu_to_fsm_downstream_adapter:the_pb_cpu_to_fsm_downstream_adapter                                                                                                                                                                                                                                                                                                                                                    ;              ;
;          |pb_cpu_to_fsm_upstream_adapter:the_pb_cpu_to_fsm_upstream_adapter|                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 25 (25)     ; 33 (33)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 32 (32)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm:the_pb_cpu_to_fsm|pb_cpu_to_fsm_upstream_adapter:the_pb_cpu_to_fsm_upstream_adapter                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |pb_cpu_to_fsm_m1_arbitrator:the_pb_cpu_to_fsm_m1|                                                                                                          ; 59 (59)             ; 0 (0)        ; 0 (0)    ; 53 (53)     ; 21 (21)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 16 (16)            ; 53 (53)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_m1_arbitrator:the_pb_cpu_to_fsm_m1                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |pb_cpu_to_fsm_s1_arbitrator:the_pb_cpu_to_fsm_s1|                                                                                                          ; 89 (59)             ; 0 (0)        ; 0 (0)    ; 73 (49)     ; 35 (13)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 27 (17)                        ; 3 (3)              ; 62 (42)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_s1_arbitrator:the_pb_cpu_to_fsm_s1                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |rdv_fifo_for_cpu_data_master_to_pb_cpu_to_fsm_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_fsm_s1|                                               ; 20 (20)             ; 0 (0)        ; 0 (0)    ; 20 (20)     ; 13 (13)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 0 (0)              ; 13 (13)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_s1_arbitrator:the_pb_cpu_to_fsm_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_fsm_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_fsm_s1                                                                                                                                                                                                                                                                                                ;              ;
;          |rdv_fifo_for_cpu_instruction_master_to_pb_cpu_to_fsm_s1_module:rdv_fifo_for_cpu_instruction_master_to_pb_cpu_to_fsm_s1|                                 ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 9 (9)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_s1_arbitrator:the_pb_cpu_to_fsm_s1|rdv_fifo_for_cpu_instruction_master_to_pb_cpu_to_fsm_s1_module:rdv_fifo_for_cpu_instruction_master_to_pb_cpu_to_fsm_s1                                                                                                                                                                                                                                                                                  ;              ;
;       |pb_cpu_to_io:the_pb_cpu_to_io|                                                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 85 (0)      ; 86 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 41 (0)             ; 45 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 52 (52)     ; 53 (53)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 40 (40)            ; 13 (13)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |pb_cpu_to_io_upstream_adapter:the_pb_cpu_to_io_upstream_adapter|                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 32 (32)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_upstream_adapter:the_pb_cpu_to_io_upstream_adapter                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |pb_cpu_to_io_m1_arbitrator:the_pb_cpu_to_io_m1|                                                                                                            ; 172 (172)           ; 0 (0)        ; 0 (0)    ; 146 (146)   ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 114 (114)                      ; 0 (0)              ; 58 (58)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io_m1_arbitrator:the_pb_cpu_to_io_m1                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |pb_cpu_to_io_s1_arbitrator:the_pb_cpu_to_io_s1|                                                                                                            ; 25 (8)              ; 0 (0)        ; 0 (0)    ; 20 (8)      ; 10 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (3)                          ; 0 (0)              ; 16 (5)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io_s1_arbitrator:the_pb_cpu_to_io_s1                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |rdv_fifo_for_cpu_data_master_to_pb_cpu_to_io_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_io_s1|                                                 ; 17 (17)             ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 0 (0)              ; 11 (11)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io_s1_arbitrator:the_pb_cpu_to_io_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_io_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_io_s1                                                                                                                                                                                                                                                                                                    ;              ;
;       |pb_dma_to_ddr3_top:the_pb_dma_to_ddr3_top|                                                                                                                 ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 85 (0)      ; 98 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 26 (0)             ; 72 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top:the_pb_dma_to_ddr3_top                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |pb_dma_to_ddr3_top_downstream_adapter:the_pb_dma_to_ddr3_top_downstream_adapter|                                                                        ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 54 (54)     ; 65 (65)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 25 (25)            ; 40 (40)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top:the_pb_dma_to_ddr3_top|pb_dma_to_ddr3_top_downstream_adapter:the_pb_dma_to_ddr3_top_downstream_adapter                                                                                                                                                                                                                                                                                                                                ;              ;
;          |pb_dma_to_ddr3_top_upstream_adapter:the_pb_dma_to_ddr3_top_upstream_adapter|                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 31 (31)     ; 33 (33)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 32 (32)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top:the_pb_dma_to_ddr3_top|pb_dma_to_ddr3_top_upstream_adapter:the_pb_dma_to_ddr3_top_upstream_adapter                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |pb_dma_to_ddr3_top_m1_arbitrator:the_pb_dma_to_ddr3_top_m1|                                                                                                ; 130 (34)            ; 0 (0)        ; 0 (0)    ; 81 (31)     ; 64 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 34 (2)                         ; 0 (0)              ; 96 (32)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_m1_arbitrator:the_pb_dma_to_ddr3_top_m1                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |selecto_nrdv_pb_dma_to_ddr3_top_m1_1_ddr3_top_s1_fifo_module:selecto_nrdv_pb_dma_to_ddr3_top_m1_1_ddr3_top_s1_fifo|                                     ; 96 (96)             ; 0 (0)        ; 0 (0)    ; 50 (50)     ; 64 (64)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 32 (32)                        ; 0 (0)              ; 64 (64)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_m1_arbitrator:the_pb_dma_to_ddr3_top_m1|selecto_nrdv_pb_dma_to_ddr3_top_m1_1_ddr3_top_s1_fifo_module:selecto_nrdv_pb_dma_to_ddr3_top_m1_1_ddr3_top_s1_fifo                                                                                                                                                                                                                                                                            ;              ;
;       |pb_dma_to_ddr3_top_s1_arbitrator:the_pb_dma_to_ddr3_top_s1|                                                                                                ; 153 (58)            ; 0 (0)        ; 0 (0)    ; 108 (41)    ; 89 (13)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 36 (17)                        ; 2 (2)              ; 117 (41)                      ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_s1_arbitrator:the_pb_dma_to_ddr3_top_s1                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |rdv_fifo_for_sgdma_tx_m_read_to_pb_dma_to_ddr3_top_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_pb_dma_to_ddr3_top_s1|                                     ; 95 (95)             ; 0 (0)        ; 0 (0)    ; 68 (68)     ; 76 (76)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 19 (19)                        ; 0 (0)              ; 76 (76)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_s1_arbitrator:the_pb_dma_to_ddr3_top_s1|rdv_fifo_for_sgdma_tx_m_read_to_pb_dma_to_ddr3_top_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_pb_dma_to_ddr3_top_s1                                                                                                                                                                                                                                                                            ;              ;
;       |pb_dma_to_descriptor_memory:the_pb_dma_to_descriptor_memory|                                                                                               ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 45 (0)      ; 47 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (0)              ; 46 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory:the_pb_dma_to_descriptor_memory                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |pb_dma_to_descriptor_memory_downstream_adapter:the_pb_dma_to_descriptor_memory_downstream_adapter|                                                      ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 45 (45)     ; 47 (47)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 46 (46)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory:the_pb_dma_to_descriptor_memory|pb_dma_to_descriptor_memory_downstream_adapter:the_pb_dma_to_descriptor_memory_downstream_adapter                                                                                                                                                                                                                                                                                            ;              ;
;       |pb_dma_to_descriptor_memory_m1_arbitrator:the_pb_dma_to_descriptor_memory_m1|                                                                              ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_m1_arbitrator:the_pb_dma_to_descriptor_memory_m1                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|                                                                              ; 127 (108)           ; 0 (0)        ; 0 (0)    ; 97 (86)     ; 33 (19)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 58 (51)                        ; 8 (6)              ; 69 (57)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;          |rdv_fifo_for_sgdma_rx_descriptor_read_to_pb_dma_to_descriptor_memory_s1_module:rdv_fifo_for_sgdma_rx_descriptor_read_to_pb_dma_to_descriptor_memory_s1| ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 1 (1)              ; 7 (7)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|rdv_fifo_for_sgdma_rx_descriptor_read_to_pb_dma_to_descriptor_memory_s1_module:rdv_fifo_for_sgdma_rx_descriptor_read_to_pb_dma_to_descriptor_memory_s1                                                                                                                                                                                                                      ;              ;
;          |rdv_fifo_for_sgdma_tx_descriptor_read_to_pb_dma_to_descriptor_memory_s1_module:rdv_fifo_for_sgdma_tx_descriptor_read_to_pb_dma_to_descriptor_memory_s1| ; 9 (9)               ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 1 (1)              ; 5 (5)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|rdv_fifo_for_sgdma_tx_descriptor_read_to_pb_dma_to_descriptor_memory_s1_module:rdv_fifo_for_sgdma_tx_descriptor_read_to_pb_dma_to_descriptor_memory_s1                                                                                                                                                                                                                      ;              ;
;       |sgdma_rx:the_sgdma_rx|                                                                                                                                     ; 339 (5)             ; 14 (0)       ; 0 (0)    ; 493 (5)     ; 726 (3)                   ; 0 (0)         ; 120               ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 105 (2)                        ; 469 (0)            ; 258 (3)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;          |sgdma_rx_chain:the_sgdma_rx_chain|                                                                                                                      ; 167 (0)             ; 8 (0)        ; 0 (0)    ; 306 (0)     ; 477 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 37 (0)                         ; 330 (0)            ; 147 (0)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;             |control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|                                           ; 83 (83)             ; 0 (0)        ; 0 (0)    ; 103 (103)   ; 155 (155)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 19 (19)                        ; 91 (91)            ; 64 (64)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx                                                                                                                                                                                                                                                                                        ;              ;
;             |descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|                                                     ; 71 (45)             ; 8 (0)        ; 0 (0)    ; 166 (133)   ; 276 (224)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 17 (10)                        ; 214 (189)          ; 62 (35)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx                                                                                                                                                                                                                                                                                                  ;              ;
;                |altshift_taps:desc_assembler_rtl_4|                                                                                                               ; 12 (0)              ; 8 (0)        ; 0 (0)    ; 25 (0)      ; 27 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 11 (0)             ; 16 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4                                                                                                                                                                                                                                                               ;              ;
;                   |shift_taps_djp:auto_generated|                                                                                                                 ; 12 (5)              ; 8 (0)        ; 0 (0)    ; 25 (4)      ; 27 (3)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (1)                          ; 11 (0)             ; 16 (4)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated                                                                                                                                                                                                                                 ;              ;
;                      |altsyncram_2361:altsyncram4|                                                                                                                ; 0 (0)               ; 8 (8)        ; 0 (0)    ; 18 (18)     ; 20 (20)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 9 (9)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4                                                                                                                                                                                                     ;              ;
;                      |cntr_4mf:cntr1|                                                                                                                             ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|cntr_4mf:cntr1                                                                                                                                                                                                                  ;              ;
;                      |cntr_o5h:cntr5|                                                                                                                             ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 2 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|cntr_o5h:cntr5                                                                                                                                                                                                                  ;              ;
;                |descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|              ; 14 (0)              ; 0 (0)        ; 0 (0)    ; 17 (0)      ; 25 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 14 (0)             ; 11 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo                                                                                                                                                              ;              ;
;                   |scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|                                                        ; 14 (0)              ; 0 (0)        ; 0 (0)    ; 17 (0)      ; 25 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 14 (0)             ; 11 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo                                                                       ;              ;
;                      |a_fffifo:subfifo|                                                                                                                           ; 14 (3)              ; 0 (0)        ; 0 (0)    ; 17 (2)      ; 25 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 14 (0)             ; 11 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo                                                      ;              ;
;                         |a_fefifo:fifo_state|                                                                                                                     ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state                                  ;              ;
;                         |lpm_counter:rd_ptr|                                                                                                                      ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                   ;              ;
;                            |cntr_t7f:auto_generated|                                                                                                              ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_t7f:auto_generated           ;              ;
;                         |lpm_ff:last_data_node[0]|                                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (7)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                             ;              ;
;                         |lpm_ff:last_data_node[1]|                                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (7)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                             ;              ;
;                         |lpm_ff:output_buffer|                                                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer                                 ;              ;
;                         |lpm_mux:last_row_data_out_mux|                                                                                                           ; 7 (0)               ; 0 (0)        ; 0 (0)    ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                        ;              ;
;                            |mux_aoc:auto_generated|                                                                                                               ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_aoc:auto_generated ;              ;
;             |descriptor_write_which_resides_within_sgdma_rx:the_descriptor_write_which_resides_within_sgdma_rx|                                                   ; 13 (13)             ; 0 (0)        ; 0 (0)    ; 37 (37)     ; 46 (46)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 25 (25)            ; 21 (21)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_write_which_resides_within_sgdma_rx:the_descriptor_write_which_resides_within_sgdma_rx                                                                                                                                                                                                                                                                                                ;              ;
;          |sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|                                                                                                        ; 11 (0)              ; 6 (0)        ; 0 (0)    ; 23 (0)      ; 22 (0)                    ; 0 (0)         ; 72                ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 8 (0)              ; 14 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;             |scfifo:sgdma_rx_command_fifo_command_fifo|                                                                                                           ; 11 (0)              ; 6 (0)        ; 0 (0)    ; 23 (0)      ; 22 (0)                    ; 0 (0)         ; 72                ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 8 (0)              ; 14 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo                                                                                                                                                                                                                                                                                                                                          ;              ;
;                |scfifo_e731:auto_generated|                                                                                                                       ; 11 (0)              ; 6 (0)        ; 0 (0)    ; 23 (0)      ; 22 (0)                    ; 0 (0)         ; 72                ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 8 (0)              ; 14 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated                                                                                                                                                                                                                                                                                                               ;              ;
;                   |a_dpfifo_ld31:dpfifo|                                                                                                                          ; 11 (9)              ; 6 (0)        ; 0 (0)    ; 23 (8)      ; 22 (6)                    ; 0 (0)         ; 72                ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 8 (0)              ; 14 (6)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo                                                                                                                                                                                                                                                                                          ;              ;
;                      |altsyncram_0rd1:FIFOram|                                                                                                                    ; 0 (0)               ; 6 (6)        ; 0 (0)    ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 72                ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 6 (6)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram                                                                                                                                                                                                                                                                  ;              ;
;                      |cntr_5l7:usedw_counter|                                                                                                                     ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|cntr_5l7:usedw_counter                                                                                                                                                                                                                                                                   ;              ;
;                      |cntr_pkb:wr_ptr|                                                                                                                            ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|cntr_pkb:wr_ptr                                                                                                                                                                                                                                                                          ;              ;
;          |sgdma_rx_command_grabber:the_sgdma_rx_command_grabber|                                                                                                  ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 40 (40)     ; 45 (45)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 41 (41)            ; 4 (4)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|                                                                                              ; 18 (0)              ; 0 (0)        ; 0 (0)    ; 27 (0)      ; 37 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 22 (0)             ; 15 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|                                                                                                 ; 18 (0)              ; 0 (0)        ; 0 (0)    ; 27 (0)      ; 37 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 22 (0)             ; 15 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo                                                                                                                                                                                                                                                                                                                      ;              ;
;                |a_fffifo:subfifo|                                                                                                                                 ; 18 (3)              ; 0 (0)        ; 0 (0)    ; 27 (2)      ; 37 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 22 (0)             ; 15 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo                                                                                                                                                                                                                                                                                                     ;              ;
;                   |a_fefifo:fifo_state|                                                                                                                           ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                                                                                                                                                                                 ;              ;
;                   |lpm_counter:rd_ptr|                                                                                                                            ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                                                                                                                                                                                  ;              ;
;                      |cntr_t7f:auto_generated|                                                                                                                    ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_t7f:auto_generated                                                                                                                                                                                                                                                          ;              ;
;                   |lpm_ff:last_data_node[0]|                                                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 11 (11)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                                                                                                                                                                                            ;              ;
;                   |lpm_ff:last_data_node[1]|                                                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                                                                                                                                                                                            ;              ;
;                   |lpm_ff:output_buffer|                                                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 11 (11)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer                                                                                                                                                                                                                                                                                ;              ;
;                   |lpm_mux:last_row_data_out_mux|                                                                                                                 ; 11 (0)              ; 0 (0)        ; 0 (0)    ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 11 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                                                                                                                                                                                                                                                                       ;              ;
;                      |mux_opc:auto_generated|                                                                                                                     ; 11 (11)             ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 11 (11)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_opc:auto_generated                                                                                                                                                                                                                                                ;              ;
;          |sgdma_rx_m_write:the_sgdma_rx_m_write|                                                                                                                  ; 125 (117)           ; 0 (0)        ; 0 (0)    ; 129 (123)   ; 134 (133)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 57 (50)                        ; 68 (68)            ; 69 (68)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;             |byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx|                                                       ; 8 (0)               ; 0 (0)        ; 0 (0)    ; 8 (0)       ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (0)                          ; 0 (0)              ; 1 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx                                                                                                                                                                                                                                                                                                ;              ;
;                |thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx:the_thirty_two_bit_byteenable_FSM|                                                    ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (7)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx|thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx:the_thirty_two_bit_byteenable_FSM                                                                                                                                                                                                  ;              ;
;          |sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|                                                                                              ; 11 (0)              ; 0 (0)        ; 0 (0)    ; 7 (0)       ; 8 (0)                     ; 0 (0)         ; 48                ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 8 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |scfifo:sgdma_rx_status_token_fifo_status_token_fifo|                                                                                                 ; 11 (0)              ; 0 (0)        ; 0 (0)    ; 7 (0)       ; 8 (0)                     ; 0 (0)         ; 48                ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 8 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo                                                                                                                                                                                                                                                                                                                      ;              ;
;                |scfifo_v531:auto_generated|                                                                                                                       ; 11 (0)              ; 0 (0)        ; 0 (0)    ; 7 (0)       ; 8 (0)                     ; 0 (0)         ; 48                ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 8 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_v531:auto_generated                                                                                                                                                                                                                                                                                           ;              ;
;                   |a_dpfifo_6c31:dpfifo|                                                                                                                          ; 11 (9)              ; 0 (0)        ; 0 (0)    ; 7 (5)       ; 8 (6)                     ; 0 (0)         ; 48                ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 8 (6)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_v531:auto_generated|a_dpfifo_6c31:dpfifo                                                                                                                                                                                                                                                                      ;              ;
;                      |altsyncram_2od1:FIFOram|                                                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 48                ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_v531:auto_generated|a_dpfifo_6c31:dpfifo|altsyncram_2od1:FIFOram                                                                                                                                                                                                                                              ;              ;
;                      |cntr_5l7:usedw_counter|                                                                                                                     ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_v531:auto_generated|a_dpfifo_6c31:dpfifo|cntr_5l7:usedw_counter                                                                                                                                                                                                                                               ;              ;
;                      |cntr_pkb:wr_ptr|                                                                                                                            ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_v531:auto_generated|a_dpfifo_6c31:dpfifo|cntr_pkb:wr_ptr                                                                                                                                                                                                                                                      ;              ;
;       |sgdma_rx_csr_arbitrator:the_sgdma_rx_csr|                                                                                                                  ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 2 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx_csr_arbitrator:the_sgdma_rx_csr                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |sgdma_rx_m_write_arbitrator:the_sgdma_rx_m_write|                                                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx_m_write_arbitrator:the_sgdma_rx_m_write                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |sgdma_tx:the_sgdma_tx|                                                                                                                                     ; 521 (6)             ; 46 (0)       ; 0 (0)    ; 618 (5)     ; 838 (3)                   ; 0 (0)         ; 2424              ; 3    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 211 (3)                        ; 483 (0)            ; 355 (3)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;          |sgdma_tx_chain:the_sgdma_tx_chain|                                                                                                                      ; 188 (0)             ; 36 (0)       ; 0 (0)    ; 314 (0)     ; 495 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 46 (0)                         ; 317 (0)            ; 178 (0)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;             |control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|                                           ; 80 (80)             ; 0 (0)        ; 0 (0)    ; 109 (109)   ; 152 (152)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 19 (19)                        ; 92 (92)            ; 61 (61)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx                                                                                                                                                                                                                                                                                        ;              ;
;             |descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|                                                     ; 95 (45)             ; 36 (0)       ; 0 (0)    ; 184 (104)   ; 297 (168)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 26 (9)                         ; 191 (131)          ; 106 (37)                      ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx                                                                                                                                                                                                                                                                                                  ;              ;
;                |altshift_taps:desc_assembler_rtl_1|                                                                                                               ; 12 (0)              ; 6 (0)        ; 0 (0)    ; 19 (0)      ; 22 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 10 (0)             ; 12 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1                                                                                                                                                                                                                                                               ;              ;
;                   |shift_taps_bjp:auto_generated|                                                                                                                 ; 12 (3)              ; 6 (0)        ; 0 (0)    ; 19 (3)      ; 22 (3)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 10 (1)             ; 12 (3)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated                                                                                                                                                                                                                                 ;              ;
;                      |altsyncram_u561:altsyncram4|                                                                                                                ; 0 (0)               ; 6 (6)        ; 0 (0)    ; 15 (15)     ; 16 (16)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 9 (9)              ; 7 (7)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4                                                                                                                                                                                                     ;              ;
;                      |cntr_3mf:cntr1|                                                                                                                             ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 2 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|cntr_3mf:cntr1                                                                                                                                                                                                                  ;              ;
;                      |cntr_m5h:cntr5|                                                                                                                             ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|cntr_m5h:cntr5                                                                                                                                                                                                                  ;              ;
;                |altshift_taps:desc_assembler_rtl_2|                                                                                                               ; 12 (0)              ; 14 (0)       ; 0 (0)    ; 30 (0)      ; 39 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 17 (0)             ; 22 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2                                                                                                                                                                                                                                                               ;              ;
;                   |shift_taps_okp:auto_generated|                                                                                                                 ; 12 (5)              ; 14 (0)       ; 0 (0)    ; 30 (4)      ; 39 (3)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (1)                          ; 17 (0)             ; 22 (4)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated                                                                                                                                                                                                                                 ;              ;
;                      |altsyncram_s561:altsyncram4|                                                                                                                ; 0 (0)               ; 14 (14)      ; 0 (0)    ; 25 (25)     ; 32 (32)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 17 (17)            ; 15 (15)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4                                                                                                                                                                                                     ;              ;
;                      |cntr_4mf:cntr1|                                                                                                                             ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|cntr_4mf:cntr1                                                                                                                                                                                                                  ;              ;
;                      |cntr_o5h:cntr5|                                                                                                                             ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 2 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|cntr_o5h:cntr5                                                                                                                                                                                                                  ;              ;
;                |altshift_taps:desc_assembler_rtl_3|                                                                                                               ; 12 (0)              ; 16 (0)       ; 0 (0)    ; 30 (0)      ; 43 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 19 (0)             ; 24 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3                                                                                                                                                                                                                                                               ;              ;
;                   |shift_taps_cjp:auto_generated|                                                                                                                 ; 12 (5)              ; 16 (0)       ; 0 (0)    ; 30 (4)      ; 43 (3)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (1)                          ; 19 (0)             ; 24 (4)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated                                                                                                                                                                                                                                 ;              ;
;                      |altsyncram_0661:altsyncram4|                                                                                                                ; 0 (0)               ; 16 (16)      ; 0 (0)    ; 25 (25)     ; 36 (36)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 19 (19)            ; 17 (17)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4                                                                                                                                                                                                     ;              ;
;                      |cntr_4mf:cntr1|                                                                                                                             ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|cntr_4mf:cntr1                                                                                                                                                                                                                  ;              ;
;                      |cntr_o5h:cntr5|                                                                                                                             ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 2 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|cntr_o5h:cntr5                                                                                                                                                                                                                  ;              ;
;                |descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|              ; 14 (0)              ; 0 (0)        ; 0 (0)    ; 21 (0)      ; 25 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 14 (0)             ; 11 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo                                                                                                                                                              ;              ;
;                   |scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|                                                        ; 14 (0)              ; 0 (0)        ; 0 (0)    ; 21 (0)      ; 25 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 14 (0)             ; 11 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo                                                                       ;              ;
;                      |a_fffifo:subfifo|                                                                                                                           ; 14 (3)              ; 0 (0)        ; 0 (0)    ; 21 (2)      ; 25 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 14 (0)             ; 11 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo                                                      ;              ;
;                         |a_fefifo:fifo_state|                                                                                                                     ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state                                  ;              ;
;                         |lpm_counter:rd_ptr|                                                                                                                      ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                   ;              ;
;                            |cntr_t7f:auto_generated|                                                                                                              ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_t7f:auto_generated           ;              ;
;                         |lpm_ff:last_data_node[0]|                                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (7)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                             ;              ;
;                         |lpm_ff:last_data_node[1]|                                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (7)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                             ;              ;
;                         |lpm_ff:output_buffer|                                                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer                                 ;              ;
;                         |lpm_mux:last_row_data_out_mux|                                                                                                           ; 7 (0)               ; 0 (0)        ; 0 (0)    ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                        ;              ;
;                            |mux_aoc:auto_generated|                                                                                                               ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_aoc:auto_generated ;              ;
;             |descriptor_write_which_resides_within_sgdma_tx:the_descriptor_write_which_resides_within_sgdma_tx|                                                   ; 13 (13)             ; 0 (0)        ; 0 (0)    ; 32 (32)     ; 46 (46)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 34 (34)            ; 12 (12)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_write_which_resides_within_sgdma_tx:the_descriptor_write_which_resides_within_sgdma_tx                                                                                                                                                                                                                                                                                                ;              ;
;          |sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|                                                                                                        ; 11 (0)              ; 8 (0)        ; 0 (0)    ; 25 (0)      ; 26 (0)                    ; 0 (0)         ; 72                ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 10 (0)             ; 16 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;             |scfifo:sgdma_tx_command_fifo_command_fifo|                                                                                                           ; 11 (0)              ; 8 (0)        ; 0 (0)    ; 25 (0)      ; 26 (0)                    ; 0 (0)         ; 72                ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 10 (0)             ; 16 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo                                                                                                                                                                                                                                                                                                                                          ;              ;
;                |scfifo_e731:auto_generated|                                                                                                                       ; 11 (0)              ; 8 (0)        ; 0 (0)    ; 25 (0)      ; 26 (0)                    ; 0 (0)         ; 72                ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 10 (0)             ; 16 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated                                                                                                                                                                                                                                                                                                               ;              ;
;                   |a_dpfifo_ld31:dpfifo|                                                                                                                          ; 11 (9)              ; 8 (0)        ; 0 (0)    ; 25 (5)      ; 26 (6)                    ; 0 (0)         ; 72                ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 10 (0)             ; 16 (6)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo                                                                                                                                                                                                                                                                                          ;              ;
;                      |altsyncram_0rd1:FIFOram|                                                                                                                    ; 0 (0)               ; 8 (8)        ; 0 (0)    ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 72                ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 10 (10)            ; 8 (8)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram                                                                                                                                                                                                                                                                  ;              ;
;                      |cntr_5l7:usedw_counter|                                                                                                                     ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|cntr_5l7:usedw_counter                                                                                                                                                                                                                                                                   ;              ;
;                      |cntr_pkb:wr_ptr|                                                                                                                            ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|cntr_pkb:wr_ptr                                                                                                                                                                                                                                                                          ;              ;
;          |sgdma_tx_command_grabber:the_sgdma_tx_command_grabber|                                                                                                  ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 38 (38)     ; 47 (47)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 45 (45)            ; 2 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|                                                                                              ; 18 (0)              ; 0 (0)        ; 0 (0)    ; 22 (0)      ; 37 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 22 (0)             ; 15 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|                                                                                                 ; 18 (0)              ; 0 (0)        ; 0 (0)    ; 22 (0)      ; 37 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 22 (0)             ; 15 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo                                                                                                                                                                                                                                                                                                                      ;              ;
;                |a_fffifo:subfifo|                                                                                                                                 ; 18 (3)              ; 0 (0)        ; 0 (0)    ; 22 (1)      ; 37 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 22 (0)             ; 15 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo                                                                                                                                                                                                                                                                                                     ;              ;
;                   |a_fefifo:fifo_state|                                                                                                                           ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                                                                                                                                                                                 ;              ;
;                   |lpm_counter:rd_ptr|                                                                                                                            ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                                                                                                                                                                                  ;              ;
;                      |cntr_t7f:auto_generated|                                                                                                                    ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_t7f:auto_generated                                                                                                                                                                                                                                                          ;              ;
;                   |lpm_ff:last_data_node[0]|                                                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 11 (11)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                                                                                                                                                                                            ;              ;
;                   |lpm_ff:last_data_node[1]|                                                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                                                                                                                                                                                            ;              ;
;                   |lpm_ff:output_buffer|                                                                                                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 11 (11)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 11 (11)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer                                                                                                                                                                                                                                                                                ;              ;
;                   |lpm_mux:last_row_data_out_mux|                                                                                                                 ; 11 (0)              ; 0 (0)        ; 0 (0)    ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 11 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                                                                                                                                                                                                                                                                       ;              ;
;                      |mux_opc:auto_generated|                                                                                                                     ; 11 (11)             ; 0 (0)        ; 0 (0)    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 11 (11)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_opc:auto_generated                                                                                                                                                                                                                                                ;              ;
;          |sgdma_tx_m_read:the_sgdma_tx_m_read|                                                                                                                    ; 237 (237)           ; 0 (0)        ; 0 (0)    ; 163 (163)   ; 135 (135)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 139 (139)                      ; 39 (39)            ; 98 (98)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|                                                                                                            ; 48 (12)             ; 2 (0)        ; 0 (0)    ; 73 (42)     ; 87 (45)                   ; 0 (0)         ; 2304              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 14 (4)                         ; 50 (35)            ; 37 (10)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|                                                                                   ; 36 (0)              ; 2 (0)        ; 0 (0)    ; 32 (0)      ; 42 (0)                    ; 0 (0)         ; 2304              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (0)                         ; 15 (0)             ; 27 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo                                                                                                                                                                                                                                                                                                                      ;              ;
;                |scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|                                                                                                 ; 36 (0)              ; 2 (0)        ; 0 (0)    ; 32 (0)      ; 42 (0)                    ; 0 (0)         ; 2304              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (0)                         ; 15 (0)             ; 27 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo                                                                                                                                                                                                                                                                     ;              ;
;                   |scfifo_8q31:auto_generated|                                                                                                                    ; 36 (0)              ; 2 (0)        ; 0 (0)    ; 32 (0)      ; 42 (0)                    ; 0 (0)         ; 2304              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (0)                         ; 15 (0)             ; 27 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated                                                                                                                                                                                                                                          ;              ;
;                      |a_dpfifo_f041:dpfifo|                                                                                                                       ; 36 (18)             ; 2 (0)        ; 0 (0)    ; 32 (13)     ; 42 (11)                   ; 0 (0)         ; 2304              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (9)                         ; 15 (2)             ; 27 (9)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo                                                                                                                                                                                                                     ;              ;
;                         |altsyncram_4sd1:FIFOram|                                                                                                                 ; 1 (1)               ; 2 (2)        ; 0 (0)    ; 12 (12)     ; 14 (14)                   ; 0 (0)         ; 2304              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 13 (13)            ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|altsyncram_4sd1:FIFOram                                                                                                                                                                                             ;              ;
;                         |cntr_al7:usedw_counter|                                                                                                                  ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|cntr_al7:usedw_counter                                                                                                                                                                                              ;              ;
;                         |cntr_tkb:rd_ptr_msb|                                                                                                                     ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 5 (5)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|cntr_tkb:rd_ptr_msb                                                                                                                                                                                                 ;              ;
;                         |cntr_ukb:wr_ptr|                                                                                                                         ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|cntr_ukb:wr_ptr                                                                                                                                                                                                     ;              ;
;          |sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|                                                                                              ; 11 (0)              ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 8 (0)                     ; 0 (0)         ; 48                ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 8 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |scfifo:sgdma_tx_status_token_fifo_status_token_fifo|                                                                                                 ; 11 (0)              ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 8 (0)                     ; 0 (0)         ; 48                ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 8 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo                                                                                                                                                                                                                                                                                                                      ;              ;
;                |scfifo_v531:auto_generated|                                                                                                                       ; 11 (0)              ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 8 (0)                     ; 0 (0)         ; 48                ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 8 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_v531:auto_generated                                                                                                                                                                                                                                                                                           ;              ;
;                   |a_dpfifo_6c31:dpfifo|                                                                                                                          ; 11 (9)              ; 0 (0)        ; 0 (0)    ; 10 (8)      ; 8 (6)                     ; 0 (0)         ; 48                ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 8 (6)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_v531:auto_generated|a_dpfifo_6c31:dpfifo                                                                                                                                                                                                                                                                      ;              ;
;                      |altsyncram_2od1:FIFOram|                                                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 48                ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_v531:auto_generated|a_dpfifo_6c31:dpfifo|altsyncram_2od1:FIFOram                                                                                                                                                                                                                                              ;              ;
;                      |cntr_5l7:usedw_counter|                                                                                                                     ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_v531:auto_generated|a_dpfifo_6c31:dpfifo|cntr_5l7:usedw_counter                                                                                                                                                                                                                                               ;              ;
;                      |cntr_pkb:wr_ptr|                                                                                                                            ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_v531:auto_generated|a_dpfifo_6c31:dpfifo|cntr_pkb:wr_ptr                                                                                                                                                                                                                                                      ;              ;
;       |sgdma_tx_csr_arbitrator:the_sgdma_tx_csr|                                                                                                                  ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx_csr_arbitrator:the_sgdma_tx_csr                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                                                    ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;       |tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|                                                                                                    ; 40 (40)             ; 0 (0)        ; 0 (0)    ; 27 (27)     ; 17 (17)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 27 (27)                        ; 3 (3)              ; 14 (14)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;       |timer_1ms:the_timer_1ms|                                                                                                                                   ; 142 (142)           ; 0 (0)        ; 0 (0)    ; 96 (96)     ; 120 (120)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 61 (61)                        ; 39 (39)            ; 81 (81)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|timer_1ms:the_timer_1ms                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |timer_1ms_s1_arbitrator:the_timer_1ms_s1|                                                                                                                  ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|timer_1ms_s1_arbitrator:the_timer_1ms_s1                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |tlb_miss_ram_1k:the_tlb_miss_ram_1k|                                                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192              ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tlb_miss_ram_1k:the_tlb_miss_ram_1k                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |altsyncram:the_altsyncram|                                                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192              ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tlb_miss_ram_1k:the_tlb_miss_ram_1k|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;             |altsyncram_9t52:auto_generated|                                                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192              ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tlb_miss_ram_1k:the_tlb_miss_ram_1k|altsyncram:the_altsyncram|altsyncram_9t52:auto_generated                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |tse_mac:the_tse_mac|                                                                                                                                       ; 3318 (0)            ; 8 (0)        ; 0 (0)    ; 2775 (0)    ; 3715 (0)                  ; 0 (0)         ; 151176            ; 28   ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1198 (0)                       ; 1571 (0)           ; 2145 (0)                      ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|                                                                                                     ; 3318 (1)            ; 8 (0)        ; 0 (0)    ; 2775 (17)   ; 3715 (23)                 ; 0 (0)         ; 151176            ; 28   ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1198 (0)                       ; 1571 (22)          ; 2145 (1)                      ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;             |altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|                                                                                 ; 9 (9)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 14 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (3)              ; 10 (9)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer                                                                                                                                                                                                                                                                                                               ;              ;
;                |altera_std_synchronizer:rx_locked_altera_std_synchronizer|                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|altera_std_synchronizer:rx_locked_altera_std_synchronizer                                                                                                                                                                                                                                                     ;              ;
;             |altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|                                                                                          ; 3304 (4)            ; 8 (0)        ; 0 (0)    ; 2730 (4)    ; 3643 (0)                  ; 0 (0)         ; 151176            ; 28   ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1198 (4)                       ; 1513 (0)           ; 2131 (0)                      ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst                                                                                                                                                                                                                                                                                                                        ;              ;
;                |altera_tse_reset_synchronizer:reset_sync_0|                                                                                                       ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_0                                                                                                                                                                                                                                                                             ;              ;
;                |altera_tse_reset_synchronizer:reset_sync_1|                                                                                                       ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_1                                                                                                                                                                                                                                                                             ;              ;
;                |altera_tse_reset_synchronizer:reset_sync_2|                                                                                                       ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_2                                                                                                                                                                                                                                                                             ;              ;
;                |altera_tse_reset_synchronizer:reset_sync_3|                                                                                                       ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_3                                                                                                                                                                                                                                                                             ;              ;
;                |altera_tse_reset_synchronizer:reset_sync_4|                                                                                                       ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_4                                                                                                                                                                                                                                                                             ;              ;
;                |altera_tse_top_1000_base_x:top_1000_base_x_inst|                                                                                                  ; 917 (10)            ; 0 (0)        ; 0 (0)    ; 758 (10)    ; 966 (10)                  ; 0 (0)         ; 320               ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 325 (0)                        ; 358 (0)            ; 608 (10)                      ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst                                                                                                                                                                                                                                                                        ;              ;
;                   |altera_tse_pcs_control:U_REG|                                                                                                                  ; 141 (0)             ; 0 (0)        ; 0 (0)    ; 160 (0)     ; 203 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 47 (0)                         ; 93 (0)             ; 110 (0)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG                                                                                                                                                                                                                                           ;              ;
;                      |altera_tse_mdio_reg:U_REG|                                                                                                                  ; 107 (107)           ; 0 (0)        ; 0 (0)    ; 106 (106)   ; 137 (137)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 31 (31)                        ; 62 (62)            ; 76 (76)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG                                                                                                                                                                                                                 ;              ;
;                      |altera_tse_pcs_host_control:U_CTRL|                                                                                                         ; 34 (34)             ; 0 (0)        ; 0 (0)    ; 61 (61)     ; 66 (66)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 16 (16)                        ; 31 (31)            ; 35 (35)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL                                                                                                                                                                                                        ;              ;
;                   |altera_tse_reset_synchronizer:reset_sync_0|                                                                                                    ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_reset_synchronizer:reset_sync_0                                                                                                                                                                                                                             ;              ;
;                   |altera_tse_reset_synchronizer:reset_sync_1|                                                                                                    ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_reset_synchronizer:reset_sync_1                                                                                                                                                                                                                             ;              ;
;                   |altera_tse_sgmii_clk_enable:U_RXCLK_ENA|                                                                                                       ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 3 (3)              ; 11 (11)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_sgmii_clk_enable:U_RXCLK_ENA                                                                                                                                                                                                                                ;              ;
;                   |altera_tse_sgmii_clk_enable:U_TXCLK_ENA|                                                                                                       ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 4 (4)              ; 10 (10)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_sgmii_clk_enable:U_TXCLK_ENA                                                                                                                                                                                                                                ;              ;
;                   |altera_tse_top_sgmii:U_SGMII|                                                                                                                  ; 736 (0)             ; 0 (0)        ; 0 (0)    ; 593 (0)     ; 721 (0)                   ; 0 (0)         ; 320               ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 270 (0)                        ; 256 (0)            ; 466 (0)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII                                                                                                                                                                                                                                           ;              ;
;                      |altera_tse_top_pcs:U_PCS|                                                                                                                   ; 579 (0)             ; 0 (0)        ; 0 (0)    ; 437 (0)     ; 471 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 250 (0)                        ; 142 (0)            ; 329 (0)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS                                                                                                                                                                                                                  ;              ;
;                         |altera_tse_top_autoneg:U_AUTONEG|                                                                                                        ; 169 (169)           ; 0 (0)        ; 0 (0)    ; 123 (116)   ; 122 (110)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 60 (60)                        ; 13 (1)             ; 109 (109)                     ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG                                                                                                                                                                                 ;              ;
;                            |altera_std_synchronizer:U_SYNC_1|                                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_1                                                                                                                                                ;              ;
;                            |altera_std_synchronizer:U_SYNC_2|                                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_2                                                                                                                                                ;              ;
;                            |altera_std_synchronizer:U_SYNC_3|                                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_3                                                                                                                                                ;              ;
;                         |altera_tse_top_rx:U_RX|                                                                                                                  ; 283 (1)             ; 0 (0)        ; 0 (0)    ; 201 (11)    ; 210 (21)                  ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 131 (0)                        ; 58 (20)            ; 152 (1)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX                                                                                                                                                                                           ;              ;
;                            |altera_tse_dec10b8b:U_DECOD|                                                                                                          ; 145 (7)             ; 0 (0)        ; 0 (0)    ; 98 (7)      ; 92 (7)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 75 (3)                         ; 22 (2)             ; 70 (4)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD                                                                                                                                                               ;              ;
;                               |altera_tse_align_sync:U_ALIGN|                                                                                                     ; 83 (83)             ; 0 (0)        ; 0 (0)    ; 54 (54)     ; 37 (37)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 62 (62)                        ; 16 (16)            ; 21 (21)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN                                                                                                                                 ;              ;
;                               |altera_tse_dec_func:U_DEC|                                                                                                         ; 55 (55)             ; 0 (0)        ; 0 (0)    ; 38 (38)     ; 48 (48)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (10)                        ; 4 (4)              ; 45 (45)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_dec_func:U_DEC                                                                                                                                     ;              ;
;                            |altera_tse_rx_encapsulation:U_FRM|                                                                                                    ; 105 (105)           ; 0 (0)        ; 0 (0)    ; 78 (78)     ; 79 (79)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 42 (42)                        ; 16 (16)            ; 63 (63)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM                                                                                                                                                         ;              ;
;                            |altera_tse_rx_sync:U_SYNC|                                                                                                            ; 32 (32)             ; 0 (0)        ; 0 (0)    ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 14 (14)                        ; 0 (0)              ; 18 (18)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_sync:U_SYNC                                                                                                                                                                 ;              ;
;                         |altera_tse_top_tx:U_TX|                                                                                                                  ; 127 (20)            ; 0 (0)        ; 0 (0)    ; 121 (13)    ; 139 (20)                  ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 59 (1)                         ; 71 (0)             ; 68 (19)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX                                                                                                                                                                                           ;              ;
;                            |altera_tse_enc8b10b:U_ENCOD|                                                                                                          ; 29 (29)             ; 0 (0)        ; 0 (0)    ; 26 (26)     ; 13 (13)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 18 (18)                        ; 2 (2)              ; 11 (11)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_enc8b10b:U_ENCOD                                                                                                                                                               ;              ;
;                            |altera_tse_tx_encapsulation:U_FRM|                                                                                                    ; 78 (78)             ; 0 (0)        ; 0 (0)    ; 89 (46)     ; 106 (26)                  ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 40 (40)                        ; 69 (0)             ; 38 (38)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM                                                                                                                                                         ;              ;
;                               |altera_std_synchronizer:U_SYNC_1|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer:U_SYNC_1                                                                                                                        ;              ;
;                               |altera_std_synchronizer:U_SYNC_2|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer:U_SYNC_2                                                                                                                        ;              ;
;                               |altera_std_synchronizer:U_SYNC_4|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer:U_SYNC_4                                                                                                                        ;              ;
;                               |altera_std_synchronizer:U_SYNC_5|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer:U_SYNC_5                                                                                                                        ;              ;
;                               |altera_std_synchronizer_bundle:U_SYNC_3|                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 47 (0)      ; 64 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 54 (0)             ; 10 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer_bundle:U_SYNC_3                                                                                                                 ;              ;
;                                  |altera_std_synchronizer:sync[0].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u                                                                               ;              ;
;                                  |altera_std_synchronizer:sync[10].u|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u                                                                              ;              ;
;                                  |altera_std_synchronizer:sync[11].u|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[11].u                                                                              ;              ;
;                                  |altera_std_synchronizer:sync[12].u|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[12].u                                                                              ;              ;
;                                  |altera_std_synchronizer:sync[13].u|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[13].u                                                                              ;              ;
;                                  |altera_std_synchronizer:sync[14].u|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[14].u                                                                              ;              ;
;                                  |altera_std_synchronizer:sync[15].u|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[15].u                                                                              ;              ;
;                                  |altera_std_synchronizer:sync[1].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u                                                                               ;              ;
;                                  |altera_std_synchronizer:sync[2].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u                                                                               ;              ;
;                                  |altera_std_synchronizer:sync[3].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u                                                                               ;              ;
;                                  |altera_std_synchronizer:sync[4].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u                                                                               ;              ;
;                                  |altera_std_synchronizer:sync[5].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u                                                                               ;              ;
;                                  |altera_std_synchronizer:sync[6].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u                                                                               ;              ;
;                                  |altera_std_synchronizer:sync[7].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u                                                                               ;              ;
;                                  |altera_std_synchronizer:sync[8].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u                                                                               ;              ;
;                                  |altera_std_synchronizer:sync[9].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u                                                                               ;              ;
;                      |altera_tse_top_rx_converter:U_RXCV|                                                                                                         ; 76 (12)             ; 0 (0)        ; 0 (0)    ; 76 (11)     ; 104 (11)                  ; 0 (0)         ; 160               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 11 (0)                         ; 40 (0)             ; 65 (12)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV                                                                                                                                                                                                        ;              ;
;                         |altera_std_synchronizer_bundle:U_SYNC_1|                                                                                                 ; 1 (0)               ; 0 (0)        ; 0 (0)    ; 6 (0)       ; 8 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (0)              ; 1 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_std_synchronizer_bundle:U_SYNC_1                                                                                                                                                                ;              ;
;                            |altera_std_synchronizer:sync[0].u|                                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u                                                                                                                              ;              ;
;                            |altera_std_synchronizer:sync[1].u|                                                                                                    ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u                                                                                                                              ;              ;
;                         |altera_tse_a_fifo_24:U_DSW|                                                                                                              ; 31 (16)             ; 0 (0)        ; 0 (0)    ; 28 (13)     ; 46 (22)                   ; 0 (0)         ; 160               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (2)                          ; 20 (8)             ; 26 (14)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW                                                                                                                                                                             ;              ;
;                            |altera_tse_gray_cnt:U_RD|                                                                                                             ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 6 (6)              ; 6 (6)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD                                                                                                                                                    ;              ;
;                            |altera_tse_gray_cnt:U_WRT|                                                                                                            ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 6 (6)              ; 6 (6)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT                                                                                                                                                   ;              ;
;                            |altera_tse_sdpm_altsyncram:U_RAM|                                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 160               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM                                                                                                                                            ;              ;
;                               |altsyncram:altsyncram_component|                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 160               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component                                                                                                            ;              ;
;                                  |altsyncram_qhh1:auto_generated|                                                                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 160               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_qhh1:auto_generated                                                                             ;              ;
;                         |altera_tse_mii_tx_if_pcs:U_RXMII|                                                                                                        ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 12 (12)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 11 (11)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_mii_tx_if_pcs:U_RXMII                                                                                                                                                                       ;              ;
;                         |altera_tse_rx_converter:U_RXC|                                                                                                           ; 20 (20)             ; 0 (0)        ; 0 (0)    ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 10 (10)            ; 14 (14)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_rx_converter:U_RXC                                                                                                                                                                          ;              ;
;                         |altera_tse_rx_fifo_rd:U_FFRD|                                                                                                            ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_rx_fifo_rd:U_FFRD                                                                                                                                                                           ;              ;
;                      |altera_tse_top_tx_converter:U_TXCV|                                                                                                         ; 81 (15)             ; 0 (0)        ; 0 (0)    ; 89 (25)     ; 146 (30)                  ; 0 (0)         ; 160               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (1)                          ; 74 (16)            ; 72 (14)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV                                                                                                                                                                                                        ;              ;
;                         |altera_std_synchronizer:U_SYNC_3|                                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_std_synchronizer:U_SYNC_3                                                                                                                                                                       ;              ;
;                         |altera_tse_a_fifo_24:U_DSW|                                                                                                              ; 30 (16)             ; 0 (0)        ; 0 (0)    ; 28 (13)     ; 46 (22)                   ; 0 (0)         ; 160               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (1)                          ; 18 (8)             ; 28 (15)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW                                                                                                                                                                             ;              ;
;                            |altera_tse_gray_cnt:U_RD|                                                                                                             ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 8 (8)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD                                                                                                                                                    ;              ;
;                            |altera_tse_gray_cnt:U_WRT|                                                                                                            ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 8 (8)       ; 12 (12)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 6 (6)              ; 6 (6)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_WRT                                                                                                                                                   ;              ;
;                            |altera_tse_sdpm_altsyncram:U_RAM|                                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 160               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM                                                                                                                                            ;              ;
;                               |altsyncram:altsyncram_component|                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 160               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component                                                                                                            ;              ;
;                                  |altsyncram_qhh1:auto_generated|                                                                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 160               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_qhh1:auto_generated                                                                             ;              ;
;                         |altera_tse_mii_rx_if_pcs:U_MII_IF|                                                                                                       ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 29 (29)     ; 43 (43)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 29 (29)            ; 14 (14)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_mii_rx_if_pcs:U_MII_IF                                                                                                                                                                      ;              ;
;                         |altera_tse_reset_synchronizer:reset_sync_0|                                                                                              ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_reset_synchronizer:reset_sync_0                                                                                                                                                             ;              ;
;                         |altera_tse_reset_synchronizer:reset_sync_1|                                                                                              ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_reset_synchronizer:reset_sync_1                                                                                                                                                             ;              ;
;                         |altera_tse_tx_converter:U_TXCV|                                                                                                          ; 20 (20)             ; 0 (0)        ; 0 (0)    ; 18 (18)     ; 19 (19)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 5 (5)              ; 14 (14)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_tx_converter:U_TXCV                                                                                                                                                                         ;              ;
;                |altera_tse_top_gen_host:top_gen_host_inst|                                                                                                        ; 2378 (1)            ; 8 (0)        ; 0 (0)    ; 1979 (1)    ; 2667 (0)                  ; 0 (0)         ; 150856            ; 26   ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 869 (1)                        ; 1150 (0)           ; 1518 (0)                      ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst                                                                                                                                                                                                                                                                              ;              ;
;                   |altera_tse_mac_control:U_MAC_CONTROL|                                                                                                          ; 960 (0)             ; 0 (0)        ; 0 (0)    ; 706 (0)     ; 658 (0)                   ; 0 (0)         ; 1536              ; 4    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 518 (0)                        ; 200 (0)            ; 458 (0)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL                                                                                                                                                                                                                                         ;              ;
;                      |altera_tse_host_control:U_CTRL|                                                                                                             ; 28 (28)             ; 0 (0)        ; 0 (0)    ; 29 (25)     ; 29 (21)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 13 (13)                        ; 15 (8)             ; 15 (15)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL                                                                                                                                                                                                          ;              ;
;                         |altera_std_synchronizer:U_SYNC_1|                                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                         ;              ;
;                         |altera_std_synchronizer:U_SYNC_2|                                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                         ;              ;
;                      |altera_tse_register_map:U_REG|                                                                                                              ; 932 (614)           ; 0 (0)        ; 0 (0)    ; 681 (488)   ; 629 (467)                 ; 0 (0)         ; 1536              ; 4    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 505 (307)                      ; 185 (147)          ; 444 (320)                     ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG                                                                                                                                                                                                           ;              ;
;                         |altera_std_synchronizer:U_SYNC_1|                                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                          ;              ;
;                         |altera_std_synchronizer:U_SYNC_3|                                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3                                                                                                                                                                          ;              ;
;                         |altera_std_synchronizer:U_SYNC_4|                                                                                                        ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_4                                                                                                                                                                          ;              ;
;                         |altera_tse_rx_counter_cntl:U_RXCNT|                                                                                                      ; 189 (189)           ; 0 (0)        ; 0 (0)    ; 118 (118)   ; 80 (80)                   ; 0 (0)         ; 1024              ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 133 (133)                      ; 21 (21)            ; 59 (59)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT                                                                                                                                                                        ;              ;
;                            |altera_tse_dpram_16x32:CNT_ARRAY_1|                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1                                                                                                                                     ;              ;
;                               |altsyncram:altsyncram_component|                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component                                                                                                     ;              ;
;                                  |altsyncram_hnn1:auto_generated|                                                                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hnn1:auto_generated                                                                      ;              ;
;                            |altera_tse_dpram_16x32:CNT_ARRAY_2|                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2                                                                                                                                     ;              ;
;                               |altsyncram:altsyncram_component|                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component                                                                                                     ;              ;
;                                  |altsyncram_hnn1:auto_generated|                                                                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_hnn1:auto_generated                                                                      ;              ;
;                         |altera_tse_tx_counter_cntl:U_TXCNT|                                                                                                      ; 129 (129)           ; 0 (0)        ; 0 (0)    ; 76 (76)     ; 70 (70)                   ; 0 (0)         ; 512               ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 65 (65)                        ; 6 (6)              ; 65 (65)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT                                                                                                                                                                        ;              ;
;                            |altera_tse_dpram_8x32:U_ARRAY_1|                                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1                                                                                                                                        ;              ;
;                               |altsyncram:altsyncram_component|                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component                                                                                                        ;              ;
;                                  |altsyncram_hkn1:auto_generated|                                                                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hkn1:auto_generated                                                                         ;              ;
;                            |altera_tse_dpram_8x32:U_ARRAY_2|                                                                                                      ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2                                                                                                                                        ;              ;
;                               |altsyncram:altsyncram_component|                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component                                                                                                        ;              ;
;                                  |altsyncram_hkn1:auto_generated|                                                                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256               ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_hkn1:auto_generated                                                                         ;              ;
;                   |altera_tse_timing_adapter32:U_TIMING_ADAPTER|                                                                                                  ; 18 (1)              ; 0 (0)        ; 0 (0)    ; 17 (0)      ; 9 (0)                     ; 0 (0)         ; 328               ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (0)                          ; 1 (0)              ; 10 (1)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER                                                                                                                                                                                                                                 ;              ;
;                      |altera_tse_timing_adapter_fifo32:timing_adapter_fifo|                                                                                       ; 17 (17)             ; 0 (0)        ; 0 (0)    ; 17 (17)     ; 9 (9)                     ; 0 (0)         ; 328               ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (9)                          ; 1 (1)              ; 9 (9)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo                                                                                                                                                                            ;              ;
;                         |altsyncram:mem_rtl_0|                                                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 328               ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|altsyncram:mem_rtl_0                                                                                                                                                       ;              ;
;                            |altsyncram_aak1:auto_generated|                                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 328               ; 2    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|altsyncram:mem_rtl_0|altsyncram_aak1:auto_generated                                                                                                                        ;              ;
;                   |altera_tse_top_mdio:U_MDIO|                                                                                                                    ; 121 (1)             ; 0 (0)        ; 0 (0)    ; 91 (25)     ; 150 (34)                  ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 17 (0)                         ; 46 (17)            ; 104 (1)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO                                                                                                                                                                                                                                                   ;              ;
;                      |altera_tse_mdio:U_MDIO|                                                                                                                     ; 75 (75)             ; 0 (0)        ; 0 (0)    ; 61 (61)     ; 71 (71)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 12 (12)                        ; 24 (24)            ; 63 (63)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO                                                                                                                                                                                                                            ;              ;
;                      |altera_tse_mdio_clk_gen:U_CLKGEN|                                                                                                           ; 14 (14)             ; 0 (0)        ; 0 (0)    ; 9 (9)       ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 1 (1)              ; 9 (9)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN                                                                                                                                                                                                                  ;              ;
;                      |altera_tse_mdio_cntl:U_CNTL|                                                                                                                ; 31 (31)             ; 0 (0)        ; 0 (0)    ; 20 (20)     ; 35 (35)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 31 (31)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL                                                                                                                                                                                                                       ;              ;
;                   |altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|                                                                                                   ; 1278 (9)            ; 8 (0)        ; 0 (0)    ; 1210 (1)    ; 1850 (0)                  ; 0 (0)         ; 148992            ; 20   ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 324 (2)                        ; 903 (0)            ; 963 (7)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP                                                                                                                                                                                                                                  ;              ;
;                      |altera_std_synchronizer:U_SYNC_1|                                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1                                                                                                                                                                                                 ;              ;
;                      |altera_std_synchronizer:U_SYNC_2|                                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_2                                                                                                                                                                                                 ;              ;
;                      |altera_tse_clk_cntl:U_CLKCT|                                                                                                                ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 7 (7)       ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 4 (4)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT                                                                                                                                                                                                      ;              ;
;                      |altera_tse_gmii_io:U_GMIF|                                                                                                                  ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 19 (19)     ; 20 (20)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 5 (5)              ; 15 (15)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF                                                                                                                                                                                                        ;              ;
;                      |altera_tse_mii_rx_if:U_MRX|                                                                                                                 ; 17 (17)             ; 0 (0)        ; 0 (0)    ; 29 (29)     ; 48 (48)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 31 (31)            ; 17 (17)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX                                                                                                                                                                                                       ;              ;
;                      |altera_tse_mii_tx_if:U_MTX|                                                                                                                 ; 11 (11)             ; 0 (0)        ; 0 (0)    ; 11 (11)     ; 14 (14)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 11 (11)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX                                                                                                                                                                                                       ;              ;
;                      |altera_tse_top_w_fifo:U_MAC|                                                                                                                ; 1227 (0)            ; 8 (0)        ; 0 (0)    ; 1150 (0)    ; 1752 (0)                  ; 0 (0)         ; 148992            ; 20   ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 320 (0)                        ; 852 (0)            ; 916 (0)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC                                                                                                                                                                                                      ;              ;
;                         |altera_tse_magic_detection:U_MAGIC|                                                                                                      ; 56 (56)             ; 0 (0)        ; 0 (0)    ; 48 (45)     ; 39 (35)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 31 (31)                        ; 14 (10)            ; 25 (25)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC                                                                                                                                                                   ;              ;
;                            |altera_std_synchronizer:U_SYNC_1|                                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC|altera_std_synchronizer:U_SYNC_1                                                                                                                                  ;              ;
;                         |altera_tse_rx_min_ff:U_RXFF|                                                                                                             ; 277 (112)           ; 0 (0)        ; 0 (0)    ; 267 (68)    ; 392 (69)                  ; 0 (0)         ; 74240             ; 10   ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 83 (56)                        ; 204 (13)           ; 195 (57)                      ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF                                                                                                                                                                          ;              ;
;                            |altera_std_synchronizer:U_SYNC_1|                                                                                                     ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 2 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_1                                                                                                                                         ;              ;
;                            |altera_tse_a_fifo_34:RX_STATUS|                                                                                                       ; 53 (19)             ; 0 (0)        ; 0 (0)    ; 47 (26)     ; 73 (28)                   ; 0 (0)         ; 2560              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 14 (9)                         ; 34 (18)            ; 39 (10)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS                                                                                                                                           ;              ;
;                               |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2560              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                      ;              ;
;                                  |altsyncram:altsyncram_component|                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2560              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                      ;              ;
;                                     |altsyncram_aqj1:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2560              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_aqj1:auto_generated                                       ;              ;
;                               |altera_tse_bin_cnt:U_RD|                                                                                                           ; 13 (13)             ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 7 (7)              ; 11 (11)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD                                                                                                                   ;              ;
;                               |altera_tse_gray_cnt:U_WRT|                                                                                                         ; 21 (21)             ; 0 (0)        ; 0 (0)    ; 20 (20)     ; 27 (27)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 9 (9)              ; 18 (18)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                                                 ;              ;
;                            |altera_tse_a_fifo_opt_1246:RX_DATA|                                                                                                   ; 111 (59)            ; 0 (0)        ; 0 (0)    ; 150 (41)    ; 246 (48)                  ; 0 (0)         ; 71680             ; 9    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 13 (5)                         ; 155 (6)            ; 98 (54)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA                                                                                                                                       ;              ;
;                               |altera_std_synchronizer_bundle:U_SYNC_1|                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 28 (0)      ; 44 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 42 (0)             ; 2 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1                                                                                               ;              ;
;                                  |altera_std_synchronizer:sync[0].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[10].u|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u                                                            ;              ;
;                                  |altera_std_synchronizer:sync[1].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[2].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[3].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[4].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[5].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[6].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[7].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[8].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[9].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u                                                             ;              ;
;                               |altera_std_synchronizer_bundle:U_SYNC_2|                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 27 (0)      ; 44 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 43 (0)             ; 1 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2                                                                                               ;              ;
;                                  |altera_std_synchronizer:sync[0].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[10].u|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u                                                            ;              ;
;                                  |altera_std_synchronizer:sync[1].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[2].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[3].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[4].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[5].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[6].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[7].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[8].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[9].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u                                                             ;              ;
;                               |altera_std_synchronizer_bundle:U_SYNC_3|                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 31 (0)      ; 44 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 42 (0)             ; 2 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3                                                                                               ;              ;
;                                  |altera_std_synchronizer:sync[0].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[10].u|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u                                                            ;              ;
;                                  |altera_std_synchronizer:sync[1].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[2].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[3].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[4].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[5].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[6].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[7].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[8].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[9].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u                                                             ;              ;
;                               |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 71680             ; 9    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                  ;              ;
;                                  |altsyncram:altsyncram_component|                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 71680             ; 9    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                  ;              ;
;                                     |altsyncram_60k1:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 71680             ; 9    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated                                   ;              ;
;                               |altera_tse_gray_cnt:U_RD|                                                                                                          ; 26 (26)             ; 0 (0)        ; 0 (0)    ; 21 (21)     ; 33 (33)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 11 (11)            ; 22 (22)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD                                                                                                              ;              ;
;                               |altera_tse_gray_cnt:U_WRT|                                                                                                         ; 26 (26)             ; 0 (0)        ; 0 (0)    ; 22 (22)     ; 33 (33)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 11 (11)            ; 22 (22)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT                                                                                                             ;              ;
;                         |altera_tse_top_1geth:U_GETH|                                                                                                             ; 633 (0)             ; 8 (0)        ; 0 (0)    ; 564 (0)     ; 867 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 156 (0)                        ; 386 (0)            ; 485 (0)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH                                                                                                                                                                          ;              ;
;                            |altera_tse_mac_rx:U_RX|                                                                                                               ; 234 (181)           ; 8 (0)        ; 0 (0)    ; 248 (183)   ; 386 (290)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 47 (36)                        ; 191 (148)          ; 195 (145)                     ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX                                                                                                                                                   ;              ;
;                               |altera_std_synchronizer:U_SYNC_11|                                                                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_11                                                                                                                 ;              ;
;                               |altera_std_synchronizer:U_SYNC_2|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_2                                                                                                                  ;              ;
;                               |altera_std_synchronizer:U_SYNC_3|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_3                                                                                                                  ;              ;
;                               |altera_std_synchronizer:U_SYNC_4|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_4                                                                                                                  ;              ;
;                               |altera_std_synchronizer:U_SYNC_6|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_6                                                                                                                  ;              ;
;                               |altera_std_synchronizer:U_SYNC_7|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_7                                                                                                                  ;              ;
;                               |altera_std_synchronizer:U_SYNC_9|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_std_synchronizer:U_SYNC_9                                                                                                                  ;              ;
;                               |altera_tse_altshifttaps:U_SHIFTTAPS|                                                                                               ; 10 (0)              ; 8 (0)        ; 0 (0)    ; 23 (0)      ; 32 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 15 (0)             ; 17 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS                                                                                                               ;              ;
;                                  |altshift_taps:shift_reg_rtl_5|                                                                                                  ; 10 (0)              ; 8 (0)        ; 0 (0)    ; 23 (0)      ; 32 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 15 (0)             ; 17 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5                                                                                 ;              ;
;                                     |shift_taps_s5p:auto_generated|                                                                                               ; 10 (6)              ; 8 (0)        ; 0 (0)    ; 23 (4)      ; 32 (4)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 15 (0)             ; 17 (5)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated                                                   ;              ;
;                                        |altsyncram_eh31:altsyncram4|                                                                                              ; 0 (0)               ; 8 (8)        ; 0 (0)    ; 19 (19)     ; 24 (24)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 15 (15)            ; 9 (9)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4                       ;              ;
;                                        |cntr_pmf:cntr1|                                                                                                           ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 4 (4)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|cntr_pmf:cntr1                                    ;              ;
;                               |altera_tse_crc328checker:U_CRC|                                                                                                    ; 43 (8)              ; 0 (0)        ; 0 (0)    ; 30 (7)      ; 36 (4)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (7)                         ; 2 (2)              ; 34 (2)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC                                                                                                                    ;              ;
;                                  |altera_tse_crc32galois8:U_GALS|                                                                                                 ; 35 (35)             ; 0 (0)        ; 0 (0)    ; 23 (23)     ; 32 (32)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 32 (32)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS                                                                                     ;              ;
;                            |altera_tse_mac_tx:U_TX|                                                                                                               ; 206 (170)           ; 0 (0)        ; 0 (0)    ; 171 (127)   ; 267 (204)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 53 (49)                        ; 114 (85)           ; 153 (121)                     ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX                                                                                                                                                   ;              ;
;                               |altera_std_synchronizer:U_SYNC_1|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_1                                                                                                                  ;              ;
;                               |altera_std_synchronizer:U_SYNC_2|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer:U_SYNC_2                                                                                                                  ;              ;
;                               |altera_std_synchronizer_bundle:U_SYNC_3|                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 12 (0)      ; 20 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 20 (0)             ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3                                                                                                           ;              ;
;                                  |altera_std_synchronizer:sync[0].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u                                                                         ;              ;
;                                  |altera_std_synchronizer:sync[1].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u                                                                         ;              ;
;                                  |altera_std_synchronizer:sync[2].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u                                                                         ;              ;
;                                  |altera_std_synchronizer:sync[3].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u                                                                         ;              ;
;                                  |altera_std_synchronizer:sync[4].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u                                                                         ;              ;
;                               |altera_tse_crc328generator:U_CRC|                                                                                                  ; 36 (0)              ; 0 (0)        ; 0 (0)    ; 33 (0)      ; 35 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 3 (0)              ; 32 (0)                        ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC                                                                                                                  ;              ;
;                                  |altera_tse_crc32ctl8:U_CTL|                                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL                                                                                       ;              ;
;                                  |altera_tse_crc32galois8:U_GALS|                                                                                                 ; 36 (36)             ; 0 (0)        ; 0 (0)    ; 30 (30)     ; 32 (32)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 0 (0)              ; 32 (32)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS                                                                                   ;              ;
;                            |altera_tse_rx_stat_extract:U_RXSTAT|                                                                                                  ; 90 (90)             ; 0 (0)        ; 0 (0)    ; 73 (71)     ; 118 (114)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 13 (13)                        ; 44 (40)            ; 77 (77)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT                                                                                                                                      ;              ;
;                               |altera_std_synchronizer:U_SYNC_1|                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_std_synchronizer:U_SYNC_1                                                                                                     ;              ;
;                            |altera_tse_tx_stat_extract:U_TXSTAT|                                                                                                  ; 103 (103)           ; 0 (0)        ; 0 (0)    ; 78 (78)     ; 96 (96)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 43 (43)                        ; 37 (37)            ; 60 (60)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT                                                                                                                                      ;              ;
;                         |altera_tse_tx_min_ff:U_TXFF|                                                                                                             ; 261 (88)            ; 0 (0)        ; 0 (0)    ; 285 (57)    ; 454 (81)                  ; 0 (0)         ; 74752             ; 10   ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 50 (24)                        ; 248 (17)           ; 211 (64)                      ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF                                                                                                                                                                          ;              ;
;                            |altera_tse_a_fifo_13:TX_STATUS|                                                                                                       ; 53 (19)             ; 0 (0)        ; 0 (0)    ; 51 (15)     ; 83 (11)                   ; 0 (0)         ; 1024              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (4)                         ; 40 (1)             ; 43 (15)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS                                                                                                                                           ;              ;
;                               |altera_std_synchronizer_bundle:U_SYNC_2|                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 19 (0)      ; 27 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 27 (0)             ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2                                                                                                   ;              ;
;                                  |altera_std_synchronizer:sync[0].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u                                                                 ;              ;
;                                  |altera_std_synchronizer:sync[1].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u                                                                 ;              ;
;                                  |altera_std_synchronizer:sync[2].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u                                                                 ;              ;
;                                  |altera_std_synchronizer:sync[3].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u                                                                 ;              ;
;                                  |altera_std_synchronizer:sync[4].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u                                                                 ;              ;
;                                  |altera_std_synchronizer:sync[5].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u                                                                 ;              ;
;                                  |altera_std_synchronizer:sync[6].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u                                                                 ;              ;
;                                  |altera_std_synchronizer:sync[7].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u                                                                 ;              ;
;                                  |altera_std_synchronizer:sync[8].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u                                                                 ;              ;
;                               |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                      ;              ;
;                                  |altsyncram:altsyncram_component|                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                      ;              ;
;                                     |altsyncram_4nj1:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024              ; 1    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4nj1:auto_generated                                       ;              ;
;                               |altera_tse_gray_cnt:U_RD|                                                                                                          ; 13 (13)             ; 0 (0)        ; 0 (0)    ; 14 (14)     ; 18 (18)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 3 (3)              ; 15 (15)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD                                                                                                                  ;              ;
;                               |altera_tse_gray_cnt:U_WRT|                                                                                                         ; 21 (21)             ; 0 (0)        ; 0 (0)    ; 19 (19)     ; 27 (27)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 9 (9)              ; 18 (18)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                                                 ;              ;
;                            |altera_tse_a_fifo_opt_1246:TX_DATA|                                                                                                   ; 120 (68)            ; 0 (0)        ; 0 (0)    ; 177 (41)    ; 290 (48)                  ; 0 (0)         ; 73728             ; 9    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 16 (9)                         ; 191 (8)            ; 104 (59)                      ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA                                                                                                                                       ;              ;
;                               |altera_std_synchronizer_bundle:U_SYNC_1|                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 30 (0)      ; 44 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 41 (0)             ; 3 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1                                                                                               ;              ;
;                                  |altera_std_synchronizer:sync[0].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[10].u|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[10].u                                                            ;              ;
;                                  |altera_std_synchronizer:sync[1].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[2].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[2].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[3].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[3].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[4].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[4].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[5].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[5].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[6].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[6].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[7].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[7].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[8].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[8].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[9].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[9].u                                                             ;              ;
;                               |altera_std_synchronizer_bundle:U_SYNC_2|                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 27 (0)      ; 44 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 41 (0)             ; 3 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2                                                                                               ;              ;
;                                  |altera_std_synchronizer:sync[0].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[0].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[10].u|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[10].u                                                            ;              ;
;                                  |altera_std_synchronizer:sync[1].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[1].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[2].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[2].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[3].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[3].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[4].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[4].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[5].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[5].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[6].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[6].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[7].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[7].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[8].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[8].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[9].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_2|altera_std_synchronizer:sync[9].u                                                             ;              ;
;                               |altera_std_synchronizer_bundle:U_SYNC_3|                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 30 (0)      ; 44 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 41 (0)             ; 3 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3                                                                                               ;              ;
;                                  |altera_std_synchronizer:sync[0].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[0].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[10].u|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[10].u                                                            ;              ;
;                                  |altera_std_synchronizer:sync[1].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[1].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[2].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[2].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[3].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[3].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[4].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[4].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[5].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[5].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[6].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[6].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[7].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[7].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[8].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[8].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[9].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_3|altera_std_synchronizer:sync[9].u                                                             ;              ;
;                               |altera_std_synchronizer_bundle:U_SYNC_4|                                                                                           ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 32 (0)      ; 44 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 38 (0)             ; 6 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4                                                                                               ;              ;
;                                  |altera_std_synchronizer:sync[0].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[0].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[10].u|                                                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 2 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[10].u                                                            ;              ;
;                                  |altera_std_synchronizer:sync[1].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[1].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[2].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[2].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[3].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[3].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[4].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[4].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[5].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[5].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[6].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[6].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[7].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[7].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[8].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[8].u                                                             ;              ;
;                                  |altera_std_synchronizer:sync[9].u|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 3 (3)       ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_std_synchronizer_bundle:U_SYNC_4|altera_std_synchronizer:sync[9].u                                                             ;              ;
;                               |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 73728             ; 9    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                  ;              ;
;                                  |altsyncram:altsyncram_component|                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 73728             ; 9    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                  ;              ;
;                                     |altsyncram_g0k1:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 73728             ; 9    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g0k1:auto_generated                                   ;              ;
;                               |altera_tse_gray_cnt:U_RD|                                                                                                          ; 26 (26)             ; 0 (0)        ; 0 (0)    ; 23 (23)     ; 33 (33)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 11 (11)            ; 22 (22)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD                                                                                                              ;              ;
;                               |altera_tse_gray_cnt:U_WRT|                                                                                                         ; 26 (26)             ; 0 (0)        ; 0 (0)    ; 27 (27)     ; 33 (33)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 11 (11)            ; 23 (23)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT                                                                                                             ;              ;
;             |altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|                                                                                                   ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 14 (0)      ; 21 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 20 (0)             ; 2 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx                                                                                                                                                                                                                                                                                                                                 ;              ;
;                |altlvds_rx:ALTLVDS_RX_component|                                                                                                                  ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 14 (0)      ; 21 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 20 (0)             ; 2 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component                                                                                                                                                                                                                                                                                                 ;              ;
;                   |lvds_rx_03l3:auto_generated|                                                                                                                   ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 14 (14)     ; 21 (21)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 20 (20)            ; 2 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated                                                                                                                                                                                                                                                                     ;              ;
;             |altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 10 (0)             ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx                                                                                                                                                                                                                                                                                                                                 ;              ;
;                |altlvds_tx:altlvds_tx_component|                                                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 10 (0)             ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:altlvds_tx_component                                                                                                                                                                                                                                                                                                 ;              ;
;                   |lvds_tx_8c51:auto_generated|                                                                                                                   ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 10 (10)            ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:altlvds_tx_component|lvds_tx_8c51:auto_generated                                                                                                                                                                                                                                                                     ;              ;
;             |altera_tse_reset_synchronizer:reset_sync_0|                                                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_0                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altera_tse_reset_synchronizer:reset_sync_1|                                                                                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_1                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |tse_mac_control_port_arbitrator:the_tse_mac_control_port|                                                                                                  ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 0 (0)              ; 0 (0)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac_control_port_arbitrator:the_tse_mac_control_port                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |uart:the_uart|                                                                                                                                             ; 142 (0)             ; 0 (0)        ; 0 (0)    ; 90 (0)      ; 128 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 38 (0)                         ; 24 (0)             ; 104 (0)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |uart_regs:the_uart_regs|                                                                                                                                ; 43 (43)             ; 0 (0)        ; 0 (0)    ; 45 (45)     ; 51 (51)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (10)                        ; 24 (24)            ; 35 (35)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_regs:the_uart_regs                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;          |uart_rx:the_uart_rx|                                                                                                                                    ; 57 (57)             ; 0 (0)        ; 0 (0)    ; 46 (45)     ; 44 (42)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 20 (20)                        ; 0 (0)              ; 45 (45)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_rx:the_uart_rx                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;          |uart_tx:the_uart_tx|                                                                                                                                    ; 42 (42)             ; 0 (0)        ; 0 (0)    ; 24 (24)     ; 33 (33)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 0 (0)              ; 34 (34)                       ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_tx:the_uart_tx                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |uart_s1_arbitrator:the_uart_s1|                                                                                                                            ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 0 (0)              ; 1 (1)                         ; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart_s1_arbitrator:the_uart_s1                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;    |global_reset_generator:global_reset_generator_inst|                                                                                                           ; 24 (1)              ; 0 (0)        ; 0 (0)    ; 21 (1)      ; 27 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (1)                          ; 8 (0)              ; 19 (0)                        ; |ghrd_4sgx230|global_reset_generator:global_reset_generator_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |bit_synchronizer:reset_sync_block[0].bit_synchronizer_inst|                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |ghrd_4sgx230|global_reset_generator:global_reset_generator_inst|bit_synchronizer:reset_sync_block[0].bit_synchronizer_inst                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |bit_synchronizer:reset_sync_block[1].bit_synchronizer_inst|                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 1 (1)       ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |ghrd_4sgx230|global_reset_generator:global_reset_generator_inst|bit_synchronizer:reset_sync_block[1].bit_synchronizer_inst                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |falling_edge_detector:reset_sync_block[0].falling_edge_detector_inst|                                                                                      ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |ghrd_4sgx230|global_reset_generator:global_reset_generator_inst|falling_edge_detector:reset_sync_block[0].falling_edge_detector_inst                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |falling_edge_detector:reset_sync_block[1].falling_edge_detector_inst|                                                                                      ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)       ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |ghrd_4sgx230|global_reset_generator:global_reset_generator_inst|falling_edge_detector:reset_sync_block[1].falling_edge_detector_inst                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |reset_counter:reset_counter_inst|                                                                                                                          ; 21 (21)             ; 0 (0)        ; 0 (0)    ; 13 (13)     ; 17 (17)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 0 (0)              ; 17 (17)                       ; |ghrd_4sgx230|global_reset_generator:global_reset_generator_inst|reset_counter:reset_counter_inst                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;    |sld_hub:auto_hub|                                                                                                                                             ; 104 (66)            ; 0 (0)        ; 0 (0)    ; 86 (54)     ; 76 (48)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 85 (54)                        ; 57 (40)            ; 19 (12)                       ; |ghrd_4sgx230|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                                                                   ; 21 (21)             ; 0 (0)        ; 0 (0)    ; 15 (15)     ; 9 (9)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 14 (14)                        ; 1 (1)              ; 9 (9)                         ; |ghrd_4sgx230|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                                                 ; 17 (17)             ; 0 (0)        ; 0 (0)    ; 26 (26)     ; 19 (19)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0                   ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 17 (17)                        ; 16 (16)            ; 3 (3)                         ; |ghrd_4sgx230|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+----------+-------------+---------------------------+---------------+-------------------+------+--------+---------------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------+----------+------------+---------------------+------------+-------------+-------------+---------------+------------+---------------------+------------+-------------+-------------+---------------------+------------+---------------------+------------------------+------------+------------+-----------------+----------------------+
; Name                      ; Pin Type ; D1         ; D1 Fine Delay Chain ; D2         ; D3_0        ; D3_1        ; T4 (DDIO_MUX) ; D4         ; D4 Fine Delay Chain ; T8_0 (DQS) ; T8_1 (NDQS) ; D5          ; D5 Fine Delay Chain ; D6         ; D6 Fine Delay Chain ; D6 OE Fine Delay Chain ; D5 OCT     ; D6 OCT     ; T11 (Postamble) ; T11 Fine Delay Chain ;
+---------------------------+----------+------------+---------------------+------------+-------------+-------------+---------------+------------+---------------------+------------+-------------+-------------+---------------------+------------+---------------------+------------------------+------------+------------+-----------------+----------------------+
; enet_mdc                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; enet_tx_p                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; enet_resetn               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_addr[0]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (15) 904 ps ; (1) 25 ps           ; (6) 442 ps ; (1) 27 ps           ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_addr[1]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (15) 904 ps ; (1) 25 ps           ; (6) 442 ps ; (1) 27 ps           ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_addr[2]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (15) 904 ps ; (1) 25 ps           ; (6) 442 ps ; (1) 27 ps           ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_addr[3]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (15) 904 ps ; (1) 25 ps           ; (6) 442 ps ; (1) 27 ps           ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_addr[4]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (15) 904 ps ; (1) 25 ps           ; (6) 442 ps ; (1) 27 ps           ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_addr[5]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (15) 904 ps ; (1) 25 ps           ; (6) 442 ps ; (1) 27 ps           ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_addr[6]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (15) 904 ps ; (1) 25 ps           ; (6) 442 ps ; (1) 27 ps           ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_addr[7]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (15) 904 ps ; (1) 25 ps           ; (6) 442 ps ; (1) 27 ps           ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_addr[8]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (15) 904 ps ; (1) 25 ps           ; (6) 442 ps ; (1) 27 ps           ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_addr[9]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (15) 904 ps ; (1) 25 ps           ; (6) 442 ps ; (1) 27 ps           ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_addr[10]          ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (15) 904 ps ; (1) 25 ps           ; (6) 442 ps ; (1) 27 ps           ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_addr[11]          ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (15) 904 ps ; (1) 25 ps           ; (6) 442 ps ; (1) 27 ps           ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_addr[12]          ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (15) 904 ps ; (1) 25 ps           ; (6) 442 ps ; (1) 27 ps           ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_ba[0]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (15) 904 ps ; (1) 25 ps           ; (6) 442 ps ; (1) 27 ps           ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_ba[1]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (15) 904 ps ; (1) 25 ps           ; (6) 442 ps ; (1) 27 ps           ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_ba[2]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (15) 904 ps ; (1) 25 ps           ; (6) 442 ps ; (1) 27 ps           ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_cas_n             ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (15) 904 ps ; (1) 25 ps           ; (6) 442 ps ; (1) 27 ps           ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_cke               ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (10) 652 ps ; (0) 0 ps            ; (2) 247 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_cs_n              ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (7) 506 ps  ; (0) 0 ps            ; (6) 442 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_dm[0]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (0) 164 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; --              ; --                   ;
; ddr3top_dm[1]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (0) 164 ps  ; (0) 0 ps            ; (1) 200 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; --              ; --                   ;
; ddr3top_odt               ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (14) 852 ps ; (0) 0 ps            ; (0) 151 ps ; (1) 27 ps           ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_ras_n             ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (15) 904 ps ; (1) 25 ps           ; (6) 442 ps ; (1) 27 ps           ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_reset_n           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (0) 164 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; ddr3top_we_n              ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 350 ps    ; --         ; --                  ; --         ; --          ; (15) 904 ps ; (1) 25 ps           ; (6) 442 ps ; (1) 27 ps           ; --                     ; --         ; --         ; --              ; --                   ;
; led_pio[0]                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; led_pio[1]                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; led_pio[2]                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; led_pio[3]                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; led_pio[4]                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; led_pio[5]                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; led_pio[6]                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; led_pio[7]                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; led_pio[8]                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; led_pio[9]                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; led_pio[10]               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; led_pio[11]               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; led_pio[12]               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; led_pio[13]               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; led_pio[14]               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; led_pio[15]               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; flash_oen                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; flash_cen                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[0]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[1]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[2]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[3]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[4]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[5]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[6]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[7]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[8]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[9]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[10]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[11]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[12]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[13]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[14]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[15]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[16]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[17]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[18]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[19]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[20]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[21]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[22]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[23]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[24]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; fsm_a[25]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; flash_wen                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; txd_from_the_uart         ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; enet_mdio                 ; Bidir    ; --         ; --                  ; (0) 377 ps ; (7) 2828 ps ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; --         ; --         ; --              ; --                   ;
; ddr3top_clk_n             ; Bidir    ; (0) 223 ps ; (0) 0 ps            ; (0) 343 ps ; (0) 135 ps  ; --          ; (2) 232 ps    ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 164 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; --              ; --                   ;
; ddr3top_clk               ; Bidir    ; (0) 223 ps ; (0) 0 ps            ; (0) 343 ps ; (0) 135 ps  ; --          ; (2) 232 ps    ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 164 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; --              ; --                   ;
; ddr3top_dq[0]             ; Bidir    ; (0) 223 ps ; (0) 0 ps            ; (7) 683 ps ; (0) 135 ps  ; --          ; (3) 350 ps    ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 164 ps  ; (0) 0 ps            ; (1) 200 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; --              ; --                   ;
; ddr3top_dq[1]             ; Bidir    ; (0) 223 ps ; (0) 0 ps            ; (7) 683 ps ; (0) 135 ps  ; --          ; (3) 350 ps    ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 164 ps  ; (0) 0 ps            ; (1) 200 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; --              ; --                   ;
; ddr3top_dq[2]             ; Bidir    ; (0) 223 ps ; (0) 0 ps            ; (7) 683 ps ; (0) 135 ps  ; --          ; (3) 350 ps    ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 164 ps  ; (0) 0 ps            ; (1) 200 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; --              ; --                   ;
; ddr3top_dq[3]             ; Bidir    ; (0) 223 ps ; (0) 0 ps            ; (7) 683 ps ; (0) 135 ps  ; --          ; (3) 350 ps    ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 164 ps  ; (0) 0 ps            ; (1) 200 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; --              ; --                   ;
; ddr3top_dq[4]             ; Bidir    ; (0) 223 ps ; (0) 0 ps            ; (7) 683 ps ; (0) 135 ps  ; --          ; (3) 350 ps    ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 164 ps  ; (0) 0 ps            ; (1) 200 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; --              ; --                   ;
; ddr3top_dq[5]             ; Bidir    ; (0) 223 ps ; (0) 0 ps            ; (7) 683 ps ; (0) 135 ps  ; --          ; (3) 350 ps    ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 164 ps  ; (0) 0 ps            ; (1) 200 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; --              ; --                   ;
; ddr3top_dq[6]             ; Bidir    ; (0) 223 ps ; (0) 0 ps            ; (7) 683 ps ; (0) 135 ps  ; --          ; (3) 350 ps    ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 164 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; --              ; --                   ;
; ddr3top_dq[7]             ; Bidir    ; (0) 223 ps ; (0) 0 ps            ; (7) 683 ps ; (0) 135 ps  ; --          ; (3) 350 ps    ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 164 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; --              ; --                   ;
; ddr3top_dq[8]             ; Bidir    ; (0) 223 ps ; (0) 0 ps            ; (7) 683 ps ; (0) 135 ps  ; --          ; (3) 350 ps    ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 164 ps  ; (0) 0 ps            ; (1) 200 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; --              ; --                   ;
; ddr3top_dq[9]             ; Bidir    ; (0) 223 ps ; (0) 0 ps            ; (7) 683 ps ; (0) 135 ps  ; --          ; (3) 350 ps    ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 164 ps  ; (0) 0 ps            ; (1) 200 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; --              ; --                   ;
; ddr3top_dq[10]            ; Bidir    ; (0) 223 ps ; (0) 0 ps            ; (7) 683 ps ; (0) 135 ps  ; --          ; (3) 350 ps    ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 164 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; --              ; --                   ;
; ddr3top_dq[11]            ; Bidir    ; (0) 223 ps ; (0) 0 ps            ; (7) 683 ps ; (0) 135 ps  ; --          ; (3) 350 ps    ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 164 ps  ; (0) 0 ps            ; (1) 200 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; --              ; --                   ;
; ddr3top_dq[12]            ; Bidir    ; (0) 223 ps ; (0) 0 ps            ; (7) 683 ps ; (0) 135 ps  ; --          ; (3) 350 ps    ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 164 ps  ; (0) 0 ps            ; (1) 200 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; --              ; --                   ;
; ddr3top_dq[13]            ; Bidir    ; (0) 223 ps ; (0) 0 ps            ; (7) 683 ps ; (0) 135 ps  ; --          ; (3) 350 ps    ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 164 ps  ; (0) 0 ps            ; (1) 200 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; --              ; --                   ;
; ddr3top_dq[14]            ; Bidir    ; (0) 223 ps ; (0) 0 ps            ; (7) 683 ps ; (0) 135 ps  ; --          ; (3) 350 ps    ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 164 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; --              ; --                   ;
; ddr3top_dq[15]            ; Bidir    ; (0) 223 ps ; (0) 0 ps            ; (7) 683 ps ; (0) 135 ps  ; --          ; (3) 350 ps    ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 164 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; --              ; --                   ;
; ddr3top_dqs[0]            ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; (2) 232 ps    ; (0) 162 ps ; (0) 0 ps            ; --         ; --          ; (0) 164 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; (0) 169 ps      ; (0) 0 ps             ;
; ddr3top_dqs[1]            ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; (2) 232 ps    ; (0) 162 ps ; (0) 0 ps            ; --         ; --          ; (1) 212 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; (0) 169 ps      ; (0) 0 ps             ;
; ddr3top_dqsn[0]           ; Bidir    ; --         ; --                  ; (0) 343 ps ; (0) 135 ps  ; --          ; (2) 232 ps    ; (0) 162 ps ; (0) 0 ps            ; --         ; --          ; (0) 164 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; (0) 169 ps      ; (0) 0 ps             ;
; ddr3top_dqsn[1]           ; Bidir    ; --         ; --                  ; (0) 343 ps ; (0) 135 ps  ; --          ; (2) 232 ps    ; (0) 162 ps ; (0) 0 ps            ; --         ; --          ; (1) 212 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; (0) 164 ps ; (0) 151 ps ; (0) 169 ps      ; (0) 0 ps             ;
; fsm_d[0]                  ; Bidir    ; (0) 222 ps ; (0) 0 ps            ; (0) 377 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; --         ; --         ; --              ; --                   ;
; fsm_d[1]                  ; Bidir    ; (0) 222 ps ; (0) 0 ps            ; (0) 377 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; --         ; --         ; --              ; --                   ;
; fsm_d[2]                  ; Bidir    ; (0) 222 ps ; (0) 0 ps            ; (0) 377 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; --         ; --         ; --              ; --                   ;
; fsm_d[3]                  ; Bidir    ; (0) 222 ps ; (0) 0 ps            ; (0) 377 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; --         ; --         ; --              ; --                   ;
; fsm_d[4]                  ; Bidir    ; (0) 222 ps ; (0) 0 ps            ; (0) 377 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; --         ; --         ; --              ; --                   ;
; fsm_d[5]                  ; Bidir    ; (0) 222 ps ; (0) 0 ps            ; (0) 377 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; --         ; --         ; --              ; --                   ;
; fsm_d[6]                  ; Bidir    ; (0) 222 ps ; (0) 0 ps            ; (0) 377 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; --         ; --         ; --              ; --                   ;
; fsm_d[7]                  ; Bidir    ; (0) 222 ps ; (0) 0 ps            ; (0) 377 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; --         ; --         ; --              ; --                   ;
; fsm_d[8]                  ; Bidir    ; (0) 222 ps ; (0) 0 ps            ; (0) 377 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; --         ; --         ; --              ; --                   ;
; fsm_d[9]                  ; Bidir    ; (0) 222 ps ; (0) 0 ps            ; (0) 377 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; --         ; --         ; --              ; --                   ;
; fsm_d[10]                 ; Bidir    ; (0) 222 ps ; (0) 0 ps            ; (0) 377 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; --         ; --         ; --              ; --                   ;
; fsm_d[11]                 ; Bidir    ; (0) 222 ps ; (0) 0 ps            ; (0) 377 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; --         ; --         ; --              ; --                   ;
; fsm_d[12]                 ; Bidir    ; (0) 222 ps ; (0) 0 ps            ; (0) 377 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; --         ; --         ; --              ; --                   ;
; fsm_d[13]                 ; Bidir    ; (0) 222 ps ; (0) 0 ps            ; (0) 377 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; --         ; --         ; --              ; --                   ;
; fsm_d[14]                 ; Bidir    ; (0) 222 ps ; (0) 0 ps            ; (0) 377 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; --         ; --         ; --              ; --                   ;
; fsm_d[15]                 ; Bidir    ; (0) 222 ps ; (0) 0 ps            ; (0) 377 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; (0) 73 ps  ; (0) 73 ps   ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; (0) 0 ps               ; --         ; --         ; --              ; --                   ;
; clkin_50                  ; Input    ; --         ; --                  ; (0) 377 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; clkin_100                 ; Input    ; --         ; --                  ; (0) 343 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; clkin_125                 ; Input    ; --         ; --                  ; (0) 377 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; reset_n                   ; Input    ; --         ; --                  ; (0) 377 ps ; (7) 2828 ps ; --          ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; button_pio[2]             ; Input    ; --         ; --                  ; (0) 377 ps ; (7) 2828 ps ; --          ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; button_pio[0]             ; Input    ; --         ; --                  ; (0) 377 ps ; (7) 2828 ps ; --          ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; button_pio[1]             ; Input    ; --         ; --                  ; (0) 377 ps ; --          ; (7) 2828 ps ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; dipsw_pio[6]              ; Input    ; --         ; --                  ; (0) 377 ps ; --          ; (7) 2828 ps ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; dipsw_pio[7]              ; Input    ; --         ; --                  ; (0) 377 ps ; --          ; (7) 2828 ps ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; dipsw_pio[2]              ; Input    ; --         ; --                  ; (0) 377 ps ; --          ; (7) 2828 ps ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; dipsw_pio[0]              ; Input    ; --         ; --                  ; (0) 377 ps ; (7) 2828 ps ; --          ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; dipsw_pio[1]              ; Input    ; --         ; --                  ; (0) 377 ps ; --          ; (7) 2828 ps ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; dipsw_pio[5]              ; Input    ; --         ; --                  ; (0) 377 ps ; (7) 2828 ps ; --          ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; dipsw_pio[3]              ; Input    ; --         ; --                  ; (0) 377 ps ; (7) 2828 ps ; --          ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; dipsw_pio[4]              ; Input    ; --         ; --                  ; (0) 377 ps ; --          ; (7) 2828 ps ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; enet_rx_p                 ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; rxd_to_the_uart           ; Input    ; --         ; --                  ; (0) 377 ps ; (7) 2828 ps ; --          ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; enet_tx_p(n)              ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; (0) 165 ps  ; (0) 0 ps            ; (0) 151 ps ; (0) 0 ps            ; --                     ; --         ; --         ; --              ; --                   ;
; clkin_100(n)              ; Input    ; --         ; --                  ; (0) 343 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; clkin_125(n)              ; Input    ; --         ; --                  ; (0) 377 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; enet_rx_p(n)              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; termination_blk0~_rup_pad ; Input    ; --         ; --                  ; (0) 343 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
; termination_blk0~_rdn_pad ; Input    ; --         ; --                  ; (0) 343 ps ; (0) 135 ps  ; --          ; --            ; --         ; --                  ; --         ; --          ; --          ; --                  ; --         ; --                  ; --                     ; --         ; --         ; --              ; --                   ;
+---------------------------+----------+------------+---------------------+------------+-------------+-------------+---------------+------------+---------------------+------------+-------------+-------------+---------------------+------------+---------------------+------------------------+------------+------------+-----------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                 ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; enet_mdio                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[0]~feeder ; 0                 ; 7       ;
; ddr3top_clk_n                                                                                                                                                                                                                                                                                       ;                   ;         ;
; ddr3top_clk                                                                                                                                                                                                                                                                                         ;                   ;         ;
; ddr3top_dq[0]                                                                                                                                                                                                                                                                                       ;                   ;         ;
; ddr3top_dq[1]                                                                                                                                                                                                                                                                                       ;                   ;         ;
; ddr3top_dq[2]                                                                                                                                                                                                                                                                                       ;                   ;         ;
; ddr3top_dq[3]                                                                                                                                                                                                                                                                                       ;                   ;         ;
; ddr3top_dq[4]                                                                                                                                                                                                                                                                                       ;                   ;         ;
; ddr3top_dq[5]                                                                                                                                                                                                                                                                                       ;                   ;         ;
; ddr3top_dq[6]                                                                                                                                                                                                                                                                                       ;                   ;         ;
; ddr3top_dq[7]                                                                                                                                                                                                                                                                                       ;                   ;         ;
; ddr3top_dq[8]                                                                                                                                                                                                                                                                                       ;                   ;         ;
; ddr3top_dq[9]                                                                                                                                                                                                                                                                                       ;                   ;         ;
; ddr3top_dq[10]                                                                                                                                                                                                                                                                                      ;                   ;         ;
; ddr3top_dq[11]                                                                                                                                                                                                                                                                                      ;                   ;         ;
; ddr3top_dq[12]                                                                                                                                                                                                                                                                                      ;                   ;         ;
; ddr3top_dq[13]                                                                                                                                                                                                                                                                                      ;                   ;         ;
; ddr3top_dq[14]                                                                                                                                                                                                                                                                                      ;                   ;         ;
; ddr3top_dq[15]                                                                                                                                                                                                                                                                                      ;                   ;         ;
; ddr3top_dqs[0]                                                                                                                                                                                                                                                                                      ;                   ;         ;
; ddr3top_dqs[1]                                                                                                                                                                                                                                                                                      ;                   ;         ;
; ddr3top_dqsn[0]                                                                                                                                                                                                                                                                                     ;                   ;         ;
; ddr3top_dqsn[1]                                                                                                                                                                                                                                                                                     ;                   ;         ;
; fsm_d[0]                                                                                                                                                                                                                                                                                            ;                   ;         ;
; fsm_d[1]                                                                                                                                                                                                                                                                                            ;                   ;         ;
; fsm_d[2]                                                                                                                                                                                                                                                                                            ;                   ;         ;
; fsm_d[3]                                                                                                                                                                                                                                                                                            ;                   ;         ;
; fsm_d[4]                                                                                                                                                                                                                                                                                            ;                   ;         ;
; fsm_d[5]                                                                                                                                                                                                                                                                                            ;                   ;         ;
; fsm_d[6]                                                                                                                                                                                                                                                                                            ;                   ;         ;
; fsm_d[7]                                                                                                                                                                                                                                                                                            ;                   ;         ;
; fsm_d[8]                                                                                                                                                                                                                                                                                            ;                   ;         ;
; fsm_d[9]                                                                                                                                                                                                                                                                                            ;                   ;         ;
; fsm_d[10]                                                                                                                                                                                                                                                                                           ;                   ;         ;
; fsm_d[11]                                                                                                                                                                                                                                                                                           ;                   ;         ;
; fsm_d[12]                                                                                                                                                                                                                                                                                           ;                   ;         ;
; fsm_d[13]                                                                                                                                                                                                                                                                                           ;                   ;         ;
; fsm_d[14]                                                                                                                                                                                                                                                                                           ;                   ;         ;
; fsm_d[15]                                                                                                                                                                                                                                                                                           ;                   ;         ;
; clkin_50                                                                                                                                                                                                                                                                                            ;                   ;         ;
; clkin_100                                                                                                                                                                                                                                                                                           ;                   ;         ;
; clkin_125                                                                                                                                                                                                                                                                                           ;                   ;         ;
; reset_n                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - global_reset_generator:global_reset_generator_inst|bit_synchronizer:reset_sync_block[1].bit_synchronizer_inst|p1~feeder                                                                                                                                                                      ; 0                 ; 7       ;
; button_pio[2]                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|button_pio:the_button_pio|d1_data_in[2]                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|button_pio:the_button_pio|read_mux_out[2]~1                                                                                                                                                                                                         ; 0                 ; 7       ;
; button_pio[0]                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|button_pio:the_button_pio|d1_data_in[0]                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|button_pio:the_button_pio|read_mux_out[0]~0                                                                                                                                                                                                         ; 0                 ; 7       ;
; button_pio[1]                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|button_pio:the_button_pio|d1_data_in[1]                                                                                                                                                                                                             ; 1                 ; 7       ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|button_pio:the_button_pio|read_mux_out[1]~2                                                                                                                                                                                                         ; 1                 ; 7       ;
; dipsw_pio[6]                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|dipsw_pio:the_dipsw_pio|d1_data_in[6]                                                                                                                                                                                                               ; 1                 ; 7       ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|dipsw_pio:the_dipsw_pio|read_mux_out[6]~2                                                                                                                                                                                                           ; 1                 ; 7       ;
; dipsw_pio[7]                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|dipsw_pio:the_dipsw_pio|d1_data_in[7]                                                                                                                                                                                                               ; 1                 ; 7       ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|dipsw_pio:the_dipsw_pio|read_mux_out[7]~1                                                                                                                                                                                                           ; 1                 ; 7       ;
; dipsw_pio[2]                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|dipsw_pio:the_dipsw_pio|d1_data_in[2]                                                                                                                                                                                                               ; 1                 ; 7       ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|dipsw_pio:the_dipsw_pio|read_mux_out[2]~6                                                                                                                                                                                                           ; 1                 ; 7       ;
; dipsw_pio[0]                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|dipsw_pio:the_dipsw_pio|d1_data_in[0]                                                                                                                                                                                                               ; 0                 ; 7       ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|dipsw_pio:the_dipsw_pio|read_mux_out[0]~0                                                                                                                                                                                                           ; 0                 ; 7       ;
; dipsw_pio[1]                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|dipsw_pio:the_dipsw_pio|d1_data_in[1]                                                                                                                                                                                                               ; 1                 ; 7       ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|dipsw_pio:the_dipsw_pio|read_mux_out[1]~7                                                                                                                                                                                                           ; 1                 ; 7       ;
; dipsw_pio[5]                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|dipsw_pio:the_dipsw_pio|d1_data_in[5]                                                                                                                                                                                                               ; 0                 ; 7       ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|dipsw_pio:the_dipsw_pio|read_mux_out[5]~3                                                                                                                                                                                                           ; 0                 ; 7       ;
; dipsw_pio[3]                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|dipsw_pio:the_dipsw_pio|d1_data_in[3]                                                                                                                                                                                                               ; 0                 ; 7       ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|dipsw_pio:the_dipsw_pio|read_mux_out[3]~5                                                                                                                                                                                                           ; 0                 ; 7       ;
; dipsw_pio[4]                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|dipsw_pio:the_dipsw_pio|d1_data_in[4]                                                                                                                                                                                                               ; 1                 ; 7       ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|dipsw_pio:the_dipsw_pio|read_mux_out[4]~4                                                                                                                                                                                                           ; 1                 ; 7       ;
; enet_rx_p                                                                                                                                                                                                                                                                                           ;                   ;         ;
; rxd_to_the_uart                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                        ; 0                 ; 7       ;
; clkin_100(n)                                                                                                                                                                                                                                                                                        ;                   ;         ;
; clkin_125(n)                                                                                                                                                                                                                                                                                        ;                   ;         ;
; enet_rx_p(n)                                                                                                                                                                                                                                                                                        ;                   ;         ;
; termination_blk0~_rup_pad                                                                                                                                                                                                                                                                           ;                   ;         ;
; termination_blk0~_rdn_pad                                                                                                                                                                                                                                                                           ;                   ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Location                    ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                         ; JTAG_X0_Y95_N125            ; 159     ; Clock                                              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                         ; JTAG_X0_Y95_N125            ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; clkin_100                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_A21                     ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; clkin_100                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_A21                     ; 2       ; Clock                                              ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; clkin_125                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_AF34                    ; 3       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; clkin_125                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PIN_AF34                    ; 1062    ; Clock                                              ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; clkin_50                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; PIN_AC34                    ; 27      ; Clock                                              ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|button_pio:the_button_pio|always1~1                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y51_N38         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_ctrl_div                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X59_Y54_N31              ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_rd_addr_cnt_nxt[2]~2                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X58_Y56_N0         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_rd_data_cnt_nxt[2]~3                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X63_Y53_N20        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_rd_data_cnt_nxt[3]~2                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X63_Y53_N24        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_wb_en                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X53_Y54_N4          ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_wr_data_cnt_nxt[2]~2                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X53_Y54_N6          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X60_Y54_N27              ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X61_Y54_N23              ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_div_den_en                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X50_Y50_N38        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_div_quot_en                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X48_Y50_N10         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_div_rem_en                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X50_Y50_N26        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_exc_active_no_break_no_crst                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X67_Y50_N16         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_exc_record_baddr~0                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X67_Y50_N6          ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_exc_super_data_addr_pri10                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X69_Y51_N35              ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_pipe_flush                                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X67_Y47_N27              ; 52      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X52_Y52_N28        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_stall                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X59_Y54_N30         ; 1121    ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X63_Y47_N6         ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X60_Y46_N24        ; 30      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_ic_fill_starting~0                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X59_Y55_N22         ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_iw[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X63_Y48_N7               ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_iw[4]                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X59_Y48_N19              ; 47      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|F_stall                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y47_N10         ; 209     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X66_Y47_N36        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X66_Y47_N38        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_ctrl_br                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X66_Y50_N39              ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_bstatus_reg_pie_nxt~0                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y50_N20         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_ienable_reg_irq1_nxt~1                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X71_Y50_N22         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_pteaddr_reg_vpn_wr_en~0                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X71_Y50_N18         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_pteaddr_reg_vpn_wr_en~1                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X73_Y50_N22        ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_tlb_rd_operation                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X67_Y54_N37              ; 54      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_tlbacc_reg_pfn_wr_en~0                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X71_Y50_N12         ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_tlbmisc_reg_pid_wr_en~0                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X71_Y51_N18         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jxuir                                                                                                                                                                                                                                             ; FF_X41_Y60_N35              ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_break_a~0                                                                                                                                                                                                                             ; MLABCELL_X47_Y58_N22        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_a                                                                                                                                                                                                                              ; MLABCELL_X47_Y59_N34        ; 14      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0                                                                                                                                                                                                                            ; MLABCELL_X47_Y58_N4         ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|update_jdo_strobe                                                                                                                                                                                                                                 ; FF_X41_Y60_N37              ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr~22                                                                                                                                                                                                                                                   ; MLABCELL_X43_Y58_N4         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|virtual_state_uir                                                                                                                                                                                                                                              ; LABCELL_X41_Y60_N8          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                                                                                                                                                                   ; MLABCELL_X55_Y58_N32        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[31]~1                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X47_Y58_N34        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                                                                                                                                                                                                                                                     ; FF_X47_Y58_N25              ; 3       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|comb~1                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X55_Y58_N10        ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[10]~FITTER_CREATED_COMB_LOGIC                                                                                                                                                                                                                                                                                               ; LABCELL_X71_Y58_N10         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[10]~FITTER_CREATED_COMB_LOGIC_1                                                                                                                                                                                                                                                                                             ; LABCELL_X71_Y57_N16         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[10]~FITTER_CREATED_COMB_LOGIC_2                                                                                                                                                                                                                                                                                             ; LABCELL_X71_Y57_N12         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[10]~FITTER_CREATED_COMB_LOGIC_3                                                                                                                                                                                                                                                                                             ; LABCELL_X71_Y58_N20         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|dc_data_wr_port_en                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X66_Y53_N24        ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|dc_tag_wr_port_en                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X63_Y54_N8         ; 3       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|dcm0_write                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X64_Y53_N16         ; 19      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X56_Y55_N19              ; 5       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|ic_fill_ap_cnt_nxt[3]~1                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X59_Y58_N36         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X59_Y55_N6          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X58_Y55_N10        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X59_Y55_N18         ; 3       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|tlb_wr_en~0                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X71_Y50_N26         ; 19      ; Clock enable, Sync. load, Write enable             ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb0_wr_en                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X68_Y55_N22        ; 45      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb1_wr_en                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X70_Y54_N26        ; 45      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb2_wr_en                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X70_Y54_N12        ; 45      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb3_wr_en                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X69_Y56_N22         ; 45      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb4_wr_en                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y56_N14         ; 45      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb5_wr_en                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y56_N12         ; 45      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb_lru_fifo0_wr_en                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X64_Y48_N26         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb_lru_fifo1_wr_en~1                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y52_N12         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb_lru_fifo2_wr_en~1                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y52_N36         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb_lru_fifo3_wr_en~1                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X73_Y52_N8         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb_lru_fifo4_wr_en~1                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X73_Y52_N18        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb_lru_fifo5_wr_en                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X71_Y53_N14         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|uitlb0_wr_en                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y58_N14         ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|uitlb1_wr_en                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y58_N0          ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|uitlb2_wr_en                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y58_N24         ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|uitlb3_wr_en                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y58_N38         ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|uitlb_lru_fifo0_wr_en                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X67_Y46_N8          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|uitlb_lru_fifo1_wr_en~0                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X73_Y58_N12        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|uitlb_lru_fifo2_wr_en~1                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X73_Y58_N36        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|uitlb_lru_fifo3_wr_en~0                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X73_Y58_N6         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_starting~1                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X71_Y50_N38         ; 50      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_flush_possible                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X71_Y50_N0          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|ecc_wdata_fifo_read                                                                                                                                                                ; FF_X52_Y77_N17              ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[0].bank_timer_info_inst|doing_auto_precharge~0 ; MLABCELL_X50_Y73_N36        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[1].bank_timer_info_inst|doing_auto_precharge~0 ; LABCELL_X56_Y70_N34         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[2].bank_timer_info_inst|doing_auto_precharge~0 ; LABCELL_X51_Y71_N14         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[3].bank_timer_info_inst|doing_auto_precharge~0 ; MLABCELL_X50_Y72_N36        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[4].bank_timer_info_inst|doing_auto_precharge~0 ; LABCELL_X56_Y73_N34         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[5].bank_timer_info_inst|doing_auto_precharge~0 ; LABCELL_X48_Y70_N30         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[6].bank_timer_info_inst|doing_auto_precharge~0 ; MLABCELL_X55_Y71_N12        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|always1~0              ; LABCELL_X51_Y74_N16         ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|doing_auto_precharge~0 ; LABCELL_X53_Y72_N28         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|always73~0                                                                                                                   ; MLABCELL_X52_Y71_N26        ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|open[0][0]                                                                                                                   ; MLABCELL_X50_Y73_N22        ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|open[0][1]                                                                                                                   ; LABCELL_X51_Y70_N4          ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|open[0][2]                                                                                                                   ; LABCELL_X51_Y71_N34         ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|open[0][3]                                                                                                                   ; MLABCELL_X50_Y72_N30        ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|open[0][4]                                                                                                                   ; LABCELL_X56_Y73_N16         ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|open[0][5]                                                                                                                   ; LABCELL_X48_Y70_N26         ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|open[0][6]                                                                                                                   ; MLABCELL_X55_Y71_N32        ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|open[0][7]                                                                                                                   ; LABCELL_X53_Y72_N34         ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|always39~0                                                                                                                           ; MLABCELL_X52_Y71_N30        ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|always85~0                                                                                                                           ; MLABCELL_X52_Y74_N14        ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|Selector1~0                                                                                                              ; LABCELL_X51_Y74_N22         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|Selector20~0                                                                                                             ; MLABCELL_X47_Y73_N34        ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|int_enter_power_saving_ready~0                                                                                           ; MLABCELL_X47_Y73_N36        ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[10]                                                                                                                      ; FF_X55_Y69_N9               ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[11]                                                                                                                      ; FF_X52_Y70_N35              ; 34      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[12]                                                                                                                      ; FF_X50_Y72_N17              ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[14]                                                                                                                      ; FF_X52_Y68_N37              ; 88      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[15]                                                                                                                      ; FF_X50_Y75_N1               ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[16]                                                                                                                      ; FF_X50_Y75_N13              ; 76      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[3]                                                                                                                       ; FF_X50_Y72_N13              ; 55      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[4]                                                                                                                       ; FF_X52_Y68_N19              ; 8       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[5]                                                                                                                       ; FF_X52_Y68_N11              ; 224     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[7]                                                                                                                       ; FF_X50_Y73_N31              ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[8]                                                                                                                       ; FF_X50_Y72_N5               ; 168     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[9]                                                                                                                       ; FF_X50_Y73_N5               ; 56      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_avalon_if:avalon_if_inst|avalon_write_req~0                                                                                                                                 ; MLABCELL_X50_Y61_N8         ; 46      ; Clock enable, Sync. load, Write enable             ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|copy                                                                                                                                                   ; MLABCELL_X50_Y61_N12        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull~1                                                                                                                                         ; LABCELL_X51_Y61_N0          ; 163     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe~2                                                                                                                                             ; LABCELL_X51_Y61_N10         ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|_~0                                                                         ; LABCELL_X48_Y72_N38         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC                    ; LABCELL_X46_Y66_N0          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_1                  ; LABCELL_X46_Y66_N4          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_2                  ; LABCELL_X46_Y66_N16         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_3                  ; LABCELL_X46_Y66_N18         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_1961:auto_generated|a_dpfifo_vv21:dpfifo|_~0                                                                            ; LABCELL_X46_Y72_N20         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_write_r                                                                                                                                                                 ; FF_X50_Y69_N17              ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|fetch                                                                                                                                                                      ; FF_X50_Y69_N29              ; 277     ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|proper_beats_in_fifo~0                                                                                                                                                     ; MLABCELL_X50_Y67_N38        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|state.READWRITE                                                                                                                                                            ; FF_X51_Y69_N3               ; 35      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ac_clk_1x                                                                                                                                                                                                           ; PLL_T1                      ; 17      ; Clock                                              ; yes    ; Regional Clock       ; RCLK59           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ac_clk_1x                                                                                                                                                                                                           ; PLL_T1                      ; 10      ; Clock                                              ; yes    ; Regional Clock       ; RCLK45           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|always3~0                                                                                                                                                                                                           ; LABCELL_X56_Y79_N34         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|clk_div_reset_ams_n_r                                                                                                                                                                                               ; FF_X55_Y95_N33              ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_f5v3:auto_generated|locked                                                                                                                ; LABCELL_X46_Y69_N34         ; 1       ; Async. load                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_f5v3:auto_generated|pll1~LOCKED                                                                                                           ; PLL_T1                      ; 4       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:RESET_RDP_BUS[0].reset_rdp_phy_clk_pipe|ams_pipe[2]                                                                                                                             ; FF_X56_Y82_N29              ; 35      ; Async. clear, Clock enable                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_1x|ams_pipe[3]                                                                                                                                                    ; FF_X58_Y92_N25              ; 23      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]                                                                                                                                                    ; FF_X58_Y94_N27              ; 24      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:reset_resync_clk_pipe[0].resync_clk_pipe_1x|ams_pipe[1]                                                                                                                         ; FF_X102_Y94_N33             ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[0].slave_resync_clk_pipe_1x|ams_pipe[1]                                                                                                             ; FF_X102_Y94_N17             ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[1].slave_resync_clk_pipe_1x|ams_pipe[1]                                                                                                             ; FF_X38_Y94_N9               ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|global_pre_clear                                                                                                                                                                                                    ; FF_X56_Y82_N17              ; 8       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|measure_clk_1x                                                                                                                                                                                                      ; PLL_T1                      ; 27      ; Clock                                              ; yes    ; Regional Clock       ; RCLK62           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x                                                                                                                                                                                                          ; PLL_T1                      ; 3       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x                                                                                                                                                                                                          ; PLL_T1                      ; 4       ; Clock                                              ; yes    ; Regional Clock       ; RCLK63           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x                                                                                                                                                                                                          ; PLL_T1                      ; 3       ; Clock                                              ; yes    ; Regional Clock       ; RCLK53           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|phy_clk_1x                                                                                                                                                                                                          ; PLL_T1                      ; 8744    ; Clock                                              ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n                                                                                                                                                                                                ; LABCELL_X56_Y69_N18         ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0                                                                                                                                                                                              ; MLABCELL_X47_Y69_N4         ; 5       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|pll_phase_auto_calibrate_pulse                                                                                                                                                                                      ; LABCELL_X56_Y95_N6          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                                                                                                                                          ; FF_X55_Y95_N25              ; 14      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|rdp_reset_req_n[0]                                                                                                                                                                                                  ; LABCELL_X56_Y82_N20         ; 5       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                                                                                                                                                  ; FF_X58_Y92_N21              ; 832     ; Async. clear, Clock enable                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|resync_clk_2x                                                                                                                                                                                                       ; PLL_T1                      ; 22      ; Clock                                              ; yes    ; Regional Clock       ; RCLK61           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|resync_clk_2x                                                                                                                                                                                                       ; PLL_T1                      ; 28      ; Clock                                              ; yes    ; Regional Clock       ; RCLK51           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|scan_clk                                                                                                                                                                                                            ; FF_X56_Y95_N31              ; 18      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|write_clk_2x                                                                                                                                                                                                        ; PLL_T1                      ; 17      ; Clock                                              ; yes    ; Regional Clock       ; RCLK60           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|write_clk_2x                                                                                                                                                                                                        ; PLL_T1                      ; 17      ; Clock                                              ; yes    ; Regional Clock       ; RCLK50           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                     ; DDIOOECELL_X103_Y96_N44     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                     ; DDIOOECELL_X102_Y96_N44     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                     ; DDIOOECELL_X102_Y96_N75     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                     ; DDIOOECELL_X100_Y96_N44     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                     ; DDIOOECELL_X103_Y96_N75     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                     ; DDIOOECELL_X100_Y96_N75     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                     ; DDIOOECELL_X103_Y96_N106    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                     ; DDIOOECELL_X100_Y96_N13     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                     ; DDIOOECELL_X41_Y96_N75      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                     ; DDIOOECELL_X39_Y96_N75      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                     ; DDIOOECELL_X41_Y96_N13      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                     ; DDIOOECELL_X39_Y96_N44      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                     ; DDIOOECELL_X41_Y96_N44      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                     ; DDIOOECELL_X38_Y96_N75      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                     ; DDIOOECELL_X41_Y96_N106     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                     ; DDIOOECELL_X38_Y96_N106     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip|dqs_enable_op                                                                                                                                                      ; DQSENABLE_X102_Y96_N27      ; 8       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dqs_ip:dqs_group[1].dqs_ip|dqs_enable_op                                                                                                                                                      ; DQSENABLE_X39_Y96_N27       ; 8       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|dqs_oe_aligned_reg                                                                                                                                      ; DDIOOECELL_X102_Y96_N13     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oe_aligned_reg                                                                                                                         ; DDIOOECELL_X102_Y96_N106    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|dqs_oe_aligned_reg                                                                                                                                      ; DDIOOECELL_X39_Y96_N13      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oe_aligned_reg                                                                                                                         ; DDIOOECELL_X39_Y96_N106     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[0][0]                                                                                                                                                                                                 ; IOCLOCKDIVIDER_X102_Y96_N29 ; 94      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[0][1]                                                                                                                                                                                                 ; IOCLOCKDIVIDER_X39_Y96_N29  ; 93      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[1][0]                                                                                                                                                                                                 ; IOCLOCKDIVIDER_X103_Y96_N29 ; 5       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[1][1]                                                                                                                                                                                                 ; IOCLOCKDIVIDER_X38_Y96_N29  ; 4       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_mimic:mmc|Selector0~1                                                                                                                                                                                                             ; LABCELL_X59_Y94_N28         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out~1                                                                                                                                                                                                    ; MLABCELL_X58_Y94_N32        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|next_wr_addr[5]~0                                                                                                                                                                           ; MLABCELL_X60_Y95_N38        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_rdata_valid:rdv_pipe|next_wr_addr[7]~0                                                                                                                                                                                            ; MLABCELL_X52_Y80_N36        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command_req                                                                                                                                ; FF_X55_Y81_N31              ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|\ac_mux:mem_clk_disable[0]                                                                                                                                          ; FF_X55_Y82_N3               ; 36      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|finished_state                                                                                                                 ; FF_X51_Y85_N17              ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|process_12~0                                                                                                                   ; LABCELL_X51_Y85_N38         ; 60      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|seq_ac_sel                                                                                                                     ; FF_X50_Y82_N3               ; 44      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|Equal0~1                                                                                                                         ; MLABCELL_X58_Y82_N20        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a0[0]~0                                                                                                       ; MLABCELL_X55_Y80_N36        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a1[0]~0                                                                                                       ; MLABCELL_X55_Y80_N38        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|state~29                                                                                                                         ; MLABCELL_X55_Y81_N18        ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|timeout_counter_enable~0                                                                                                         ; MLABCELL_X55_Y81_N32        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_poa_mtp                                                                              ; FF_X51_Y83_N13              ; 6       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp                                                                                   ; FF_X50_Y83_N23              ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_setup[4]~0                                                                                                         ; LABCELL_X48_Y82_N34         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_wd_lat[4]~0                                                                                                 ; LABCELL_X53_Y75_N26         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_test_dq                                                                                      ; FF_X58_Y74_N15              ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_test_dq                                                                                           ; FF_X58_Y74_N23              ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv[5]~0                                                                                                    ; MLABCELL_X60_Y75_N34        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_drift                                                                                        ; FF_X60_Y75_N19              ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_wait                                                                                         ; FF_X60_Y75_N21              ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_mimic_sample                                                                                      ; FF_X60_Y75_N29              ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|cdvw_proc~1                                                                                                                      ; LABCELL_X56_Y78_N6          ; 77      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|cdvw_proc~2                                                                                                                      ; MLABCELL_X60_Y77_N22        ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_addr_cmd_state~3                                                                                                             ; LABCELL_X51_Y83_N22         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.calculating                                                                                                ; FF_X59_Y78_N17              ; 110     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.valid_result                                                                                               ; FF_X59_Y78_N25              ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_poa_cal                                                                                                         ; FF_X55_Y75_N35              ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_rdata_valid_align                                                                                               ; FF_X53_Y75_N31              ; 4       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_track                                                                                                           ; FF_X55_Y75_N23              ; 111     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_dimm_driving_dq                                                                                                              ; FF_X48_Y82_N29              ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_result[0]~0                                                                                                              ; LABCELL_X56_Y74_N28         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state~118                                                                                                                 ; LABCELL_X59_Y77_N14         ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state~17                                                                                                                  ; LABCELL_X59_Y79_N38         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state~44                                                                                                                  ; MLABCELL_X60_Y77_N34        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state~5                                                                                                                   ; MLABCELL_X60_Y77_N28        ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state~60                                                                                                                  ; LABCELL_X59_Y77_N16         ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|ddr3_top_s1_arb_counter_enable~0                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X52_Y61_N36        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|ddr3_top_s1_arb_winner~0                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X52_Y61_N32        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|ddr3_top_s1_begins_xfer~0                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y61_N12         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|pb_cpu_to_ddr3_top_m1_read_data_valid_ddr3_top_s1                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X55_Y64_N32        ; 98      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|pb_dma_to_ddr3_top_m1_read_data_valid_ddr3_top_s1                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X55_Y64_N10        ; 98      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always0~0                                                                                                                                                                                                                                                                 ; LABCELL_X51_Y63_N34         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always10~0                                                                                                                                                                                                                                                                ; LABCELL_X51_Y63_N10         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always12~0                                                                                                                                                                                                                                                                ; LABCELL_X51_Y63_N28         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always14~0                                                                                                                                                                                                                                                                ; LABCELL_X51_Y63_N12         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always16~0                                                                                                                                                                                                                                                                ; MLABCELL_X47_Y64_N30        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always18~0                                                                                                                                                                                                                                                                ; MLABCELL_X47_Y64_N24        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always1~0                                                                                                                                                                                                                                                                 ; LABCELL_X48_Y62_N32         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always20~0                                                                                                                                                                                                                                                                ; MLABCELL_X47_Y64_N14        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always22~0                                                                                                                                                                                                                                                                ; LABCELL_X46_Y64_N26         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always24~0                                                                                                                                                                                                                                                                ; LABCELL_X46_Y64_N6          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always26~0                                                                                                                                                                                                                                                                ; MLABCELL_X47_Y64_N4         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always28~0                                                                                                                                                                                                                                                                ; MLABCELL_X47_Y64_N36        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always2~0                                                                                                                                                                                                                                                                 ; LABCELL_X51_Y63_N4          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always30~0                                                                                                                                                                                                                                                                ; LABCELL_X46_Y62_N14         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always32~0                                                                                                                                                                                                                                                                ; LABCELL_X46_Y62_N10         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always34~0                                                                                                                                                                                                                                                                ; LABCELL_X46_Y62_N36         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always36~0                                                                                                                                                                                                                                                                ; LABCELL_X46_Y62_N26         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always38~0                                                                                                                                                                                                                                                                ; LABCELL_X46_Y62_N4          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always40~0                                                                                                                                                                                                                                                                ; LABCELL_X46_Y62_N30         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always42~0                                                                                                                                                                                                                                                                ; LABCELL_X46_Y62_N22         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always44~0                                                                                                                                                                                                                                                                ; LABCELL_X46_Y62_N2          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always46~0                                                                                                                                                                                                                                                                ; LABCELL_X48_Y62_N22         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always48~0                                                                                                                                                                                                                                                                ; LABCELL_X48_Y62_N30         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always4~0                                                                                                                                                                                                                                                                 ; LABCELL_X51_Y63_N38         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always50~0                                                                                                                                                                                                                                                                ; LABCELL_X48_Y62_N26         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always52~0                                                                                                                                                                                                                                                                ; LABCELL_X48_Y62_N10         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always54~0                                                                                                                                                                                                                                                                ; LABCELL_X48_Y62_N36         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always56~0                                                                                                                                                                                                                                                                ; LABCELL_X48_Y62_N14         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always58~0                                                                                                                                                                                                                                                                ; MLABCELL_X52_Y62_N22        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always60~0                                                                                                                                                                                                                                                                ; MLABCELL_X52_Y62_N0         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always62~0                                                                                                                                                                                                                                                                ; MLABCELL_X55_Y64_N4         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always65~0                                                                                                                                                                                                                                                                ; MLABCELL_X55_Y64_N26        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always6~0                                                                                                                                                                                                                                                                 ; LABCELL_X51_Y63_N30         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always8~0                                                                                                                                                                                                                                                                 ; LABCELL_X51_Y63_N26         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|descriptor_memory:the_descriptor_memory|wren~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X48_Y52_N10         ; 8       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_counter_enable                                                                                                                                                                                                                                                                                                                            ; LABCELL_X48_Y52_N20         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_winner~0                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y52_N10        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|dipsw_pio:the_dipsw_pio|always1~1                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X46_Y52_N28         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ghrd_4sgx230_sopc_reset_ddr3_top_phy_clk_out_domain_synch_module:ghrd_4sgx230_sopc_reset_ddr3_top_phy_clk_out_domain_synch|data_out                                                                                                                                                                                                                                                                                         ; FF_X55_Y9_N35               ; 3847    ; Async. clear, Async. load                          ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X31_Y52_N14         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write~1                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y58_N2          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]~1                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y58_N30         ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y58_N36         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|fifo_rd~0                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X35_Y51_N14        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X35_Y51_N31              ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X35_Y51_N2         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                                                                                                                  ; MLABCELL_X30_Y51_N36        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                                                                  ; LABCELL_X31_Y52_N28         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y52_N4          ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X30_Y51_N8         ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|led_pio:the_led_pio|always0~1                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X34_Y50_N20         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_m1_arbitrator:the_pb_cpu_to_ddr3_top_m1|r_0~0                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y61_N36         ; 145     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_m1_arbitrator:the_pb_cpu_to_ddr3_top_m1|selecto_nrdv_pb_cpu_to_ddr3_top_m1_1_ddr3_top_s1_fifo_module:selecto_nrdv_pb_cpu_to_ddr3_top_m1_1_ddr3_top_s1_fifo|always1~0                                                                                                                                                                                                                                     ; MLABCELL_X55_Y61_N30        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|pb_cpu_to_ddr3_top_s1_arb_counter_enable~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X59_Y57_N4          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|pb_cpu_to_ddr3_top_s1_arb_winner~1                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X58_Y57_N14        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always0~0                                                                                                                                                                                                                                     ; LABCELL_X59_Y58_N20         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always10~0                                                                                                                                                                                                                                    ; MLABCELL_X58_Y62_N30        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always12~0                                                                                                                                                                                                                                    ; MLABCELL_X58_Y62_N20        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always14~0                                                                                                                                                                                                                                    ; LABCELL_X59_Y62_N20         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always16~0                                                                                                                                                                                                                                    ; MLABCELL_X58_Y61_N26        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always18~0                                                                                                                                                                                                                                    ; MLABCELL_X58_Y61_N32        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always1~0                                                                                                                                                                                                                                     ; LABCELL_X59_Y60_N30         ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always20~0                                                                                                                                                                                                                                    ; MLABCELL_X58_Y61_N16        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always22~0                                                                                                                                                                                                                                    ; LABCELL_X59_Y61_N12         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always24~0                                                                                                                                                                                                                                    ; LABCELL_X59_Y61_N18         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always26~0                                                                                                                                                                                                                                    ; LABCELL_X56_Y61_N6          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always28~0                                                                                                                                                                                                                                    ; LABCELL_X56_Y61_N38         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always2~0                                                                                                                                                                                                                                     ; LABCELL_X59_Y58_N2          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always30~0                                                                                                                                                                                                                                    ; LABCELL_X59_Y61_N6          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always32~0                                                                                                                                                                                                                                    ; MLABCELL_X60_Y61_N18        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always34~0                                                                                                                                                                                                                                    ; MLABCELL_X60_Y61_N34        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always36~0                                                                                                                                                                                                                                    ; MLABCELL_X60_Y61_N8         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always38~0                                                                                                                                                                                                                                    ; LABCELL_X61_Y61_N34         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always40~0                                                                                                                                                                                                                                    ; LABCELL_X61_Y61_N20         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always42~0                                                                                                                                                                                                                                    ; LABCELL_X61_Y60_N38         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always44~0                                                                                                                                                                                                                                    ; LABCELL_X61_Y60_N24         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always46~0                                                                                                                                                                                                                                    ; LABCELL_X61_Y60_N34         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always48~0                                                                                                                                                                                                                                    ; MLABCELL_X58_Y60_N22        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always4~0                                                                                                                                                                                                                                     ; LABCELL_X59_Y58_N0          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always50~0                                                                                                                                                                                                                                    ; MLABCELL_X58_Y60_N30        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always52~0                                                                                                                                                                                                                                    ; LABCELL_X59_Y60_N20         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always54~0                                                                                                                                                                                                                                    ; LABCELL_X59_Y60_N18         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always56~0                                                                                                                                                                                                                                    ; LABCELL_X59_Y60_N24         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always58~0                                                                                                                                                                                                                                    ; LABCELL_X59_Y60_N8          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always60~0                                                                                                                                                                                                                                    ; MLABCELL_X60_Y60_N24        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always62~0                                                                                                                                                                                                                                    ; MLABCELL_X60_Y60_N26        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always64~0                                                                                                                                                                                                                                    ; LABCELL_X56_Y60_N28         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always66~0                                                                                                                                                                                                                                    ; LABCELL_X59_Y60_N32         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always69~0                                                                                                                                                                                                                                    ; LABCELL_X59_Y59_N12         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always6~0                                                                                                                                                                                                                                     ; LABCELL_X59_Y62_N8          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always8~0                                                                                                                                                                                                                                     ; LABCELL_X59_Y62_N28         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_m1_arbitrator:the_pb_cpu_to_fsm_m1|always1~0                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X55_Y55_N12        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_m1_arbitrator:the_pb_cpu_to_fsm_m1|pb_cpu_to_fsm_m1_readdatavalid                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X55_Y55_N28        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_m1_arbitrator:the_pb_cpu_to_fsm_m1|r_1~2                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X52_Y54_N36        ; 81      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_s1_arbitrator:the_pb_cpu_to_fsm_s1|pb_cpu_to_fsm_s1_arb_counter_enable~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X60_Y58_N38        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_s1_arbitrator:the_pb_cpu_to_fsm_s1|pb_cpu_to_fsm_s1_arb_winner~1                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X59_Y58_N34         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_s1_arbitrator:the_pb_cpu_to_fsm_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_fsm_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_fsm_s1|always0~0                                                                                                                                                                                                                                                         ; LABCELL_X56_Y58_N22         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_s1_arbitrator:the_pb_cpu_to_fsm_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_fsm_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_fsm_s1|always1~0                                                                                                                                                                                                                                                         ; MLABCELL_X58_Y58_N30        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_s1_arbitrator:the_pb_cpu_to_fsm_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_fsm_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_fsm_s1|always2~0                                                                                                                                                                                                                                                         ; LABCELL_X56_Y58_N38         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_s1_arbitrator:the_pb_cpu_to_fsm_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_fsm_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_fsm_s1|always4~0                                                                                                                                                                                                                                                         ; MLABCELL_X58_Y58_N0         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_s1_arbitrator:the_pb_cpu_to_fsm_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_fsm_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_fsm_s1|always6~0                                                                                                                                                                                                                                                         ; MLABCELL_X58_Y58_N6         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_s1_arbitrator:the_pb_cpu_to_fsm_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_fsm_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_fsm_s1|always9~0                                                                                                                                                                                                                                                         ; LABCELL_X56_Y58_N30         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io_m1_arbitrator:the_pb_cpu_to_io_m1|pb_cpu_to_io_m1_readdatavalid~6                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X45_Y50_N28        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io_m1_arbitrator:the_pb_cpu_to_io_m1|pb_cpu_to_io_m1_run~6                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X46_Y51_N12         ; 79      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io_s1_arbitrator:the_pb_cpu_to_io_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_io_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_io_s1|always1~0                                                                                                                                                                                                                                                             ; MLABCELL_X55_Y57_N0         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io_s1_arbitrator:the_pb_cpu_to_io_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_io_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_io_s1|always7~0                                                                                                                                                                                                                                                             ; MLABCELL_X55_Y57_N30        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_m1_arbitrator:the_pb_dma_to_ddr3_top_m1|r_0~0                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y61_N22         ; 82      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_m1_arbitrator:the_pb_dma_to_ddr3_top_m1|selecto_nrdv_pb_dma_to_ddr3_top_m1_1_ddr3_top_s1_fifo_module:selecto_nrdv_pb_dma_to_ddr3_top_m1_1_ddr3_top_s1_fifo|always1~0                                                                                                                                                                                                                                     ; LABCELL_X44_Y63_N16         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_s1_arbitrator:the_pb_dma_to_ddr3_top_s1|pb_dma_to_ddr3_top_s1_arb_counter_enable~0                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X50_Y55_N4         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_s1_arbitrator:the_pb_dma_to_ddr3_top_s1|pb_dma_to_ddr3_top_s1_arb_winner~0                                                                                                                                                                                                                                                                                                                               ; LABCELL_X51_Y55_N36         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_s1_arbitrator:the_pb_dma_to_ddr3_top_s1|rdv_fifo_for_sgdma_tx_m_read_to_pb_dma_to_ddr3_top_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_pb_dma_to_ddr3_top_s1|always1~0                                                                                                                                                                                                                                     ; MLABCELL_X50_Y47_N30        ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_s1_arbitrator:the_pb_dma_to_ddr3_top_s1|rdv_fifo_for_sgdma_tx_m_read_to_pb_dma_to_ddr3_top_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_pb_dma_to_ddr3_top_s1|always69~0                                                                                                                                                                                                                                    ; LABCELL_X53_Y47_N34         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_m1_arbitrator:the_pb_dma_to_descriptor_memory_m1|r_0~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y52_N36         ; 67      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|pb_dma_to_descriptor_memory_s1_arb_counter_enable~0                                                                                                                                                                                                                                                                                            ; LABCELL_X38_Y54_N18         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|pb_dma_to_descriptor_memory_s1_arb_winner~2                                                                                                                                                                                                                                                                                                    ; MLABCELL_X40_Y54_N26        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|pb_dma_to_descriptor_memory_s1_end_xfer~0                                                                                                                                                                                                                                                                                                      ; LABCELL_X38_Y54_N8          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|rdv_fifo_for_sgdma_rx_descriptor_read_to_pb_dma_to_descriptor_memory_s1_module:rdv_fifo_for_sgdma_rx_descriptor_read_to_pb_dma_to_descriptor_memory_s1|always1~0                                                                                                                                                                               ; MLABCELL_X37_Y54_N20        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|rdv_fifo_for_sgdma_tx_descriptor_read_to_pb_dma_to_descriptor_memory_s1_module:rdv_fifo_for_sgdma_tx_descriptor_read_to_pb_dma_to_descriptor_memory_s1|always0~0                                                                                                                                                                               ; MLABCELL_X37_Y54_N30        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|rdv_fifo_for_sgdma_tx_descriptor_read_to_pb_dma_to_descriptor_memory_s1_module:rdv_fifo_for_sgdma_tx_descriptor_read_to_pb_dma_to_descriptor_memory_s1|always2~0                                                                                                                                                                               ; MLABCELL_X37_Y54_N34        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|rdv_fifo_for_sgdma_tx_descriptor_read_to_pb_dma_to_descriptor_memory_s1_module:rdv_fifo_for_sgdma_tx_descriptor_read_to_pb_dma_to_descriptor_memory_s1|always5~0                                                                                                                                                                               ; MLABCELL_X37_Y54_N6         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|sgdma_rx_descriptor_read_read_data_valid_pb_dma_to_descriptor_memory_s1                                                                                                                                                                                                                                                                        ; MLABCELL_X37_Y54_N2         ; 162     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|sgdma_tx_descriptor_read_read_data_valid_pb_dma_to_descriptor_memory_s1                                                                                                                                                                                                                                                                        ; MLABCELL_X37_Y54_N0         ; 210     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|reset_n_sources~0                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X47_Y69_N24        ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|comb~0                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X41_Y54_N38         ; 46      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|comb~1                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X37_Y54_N38        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|reset_n                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X55_Y25_N3               ; 685     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|control_reg_en~1                                                                                                                                                                                                                                          ; MLABCELL_X37_Y52_N24        ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|descriptor_pointer_lower_reg_en~0                                                                                                                                                                                                                         ; LABCELL_X44_Y52_N18         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|descriptor_pointer_upper_reg_en~0                                                                                                                                                                                                                         ; LABCELL_X44_Y52_N12         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|Equal1~1                                                                                                                                                                                                                                                            ; MLABCELL_X33_Y54_N38        ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|cntr_o5h:cntr5|counter_reg_bit0~0                                                                                                                                                                  ; MLABCELL_X35_Y58_N18        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|dffe6                                                                                                                                                                                              ; FF_X35_Y58_N21              ; 8       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|always10~0                                                                                                                                                                                                                                                          ; MLABCELL_X37_Y55_N38        ; 60      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg_en                                                                                                                                                                                                                                                         ; MLABCELL_X37_Y55_N14        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_read                                                                                                                                                                                                                                                ; FF_X33_Y54_N15              ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|_~0                     ; LABCELL_X34_Y57_N0          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|valid_rreq              ; LABCELL_X34_Y57_N2          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|valid_wreq              ; MLABCELL_X33_Y57_N10        ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|run_rising_edge_in                                                                                                                                                                                                                                                  ; MLABCELL_X37_Y55_N12        ; 48      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_write_which_resides_within_sgdma_rx:the_descriptor_write_which_resides_within_sgdma_rx|controlbitsfifo_rdreq                                                                                                                                                                                                                                             ; FF_X36_Y54_N11              ; 23      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|_~2                                                                                                                                                                                                                                                         ; LABCELL_X34_Y57_N12         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|valid_rreq                                                                                                                                                                                                                                                  ; LABCELL_X34_Y57_N26         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|valid_wreq                                                                                                                                                                                                                                                  ; LABCELL_X34_Y56_N32         ; 11      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber|command_valid                                                                                                                                                                                                                                                                                                                                   ; FF_X34_Y57_N21              ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|_~0                                                                                                                                                                                                                                                                    ; MLABCELL_X30_Y55_N18        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_rreq                                                                                                                                                                                                                                                             ; MLABCELL_X30_Y55_N32        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_wreq                                                                                                                                                                                                                                                             ; MLABCELL_X30_Y55_N26        ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx|thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx:the_thirty_two_bit_byteenable_FSM|waitrequest_out~1                                                                                                                                                   ; MLABCELL_X47_Y55_N12        ; 70      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|counter[15]~1                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X46_Y55_N20         ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|counter[15]~2                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X46_Y55_N14         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|delayed_write_command_valid                                                                                                                                                                                                                                                                                                                                     ; FF_X46_Y55_N9               ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_v531:auto_generated|a_dpfifo_6c31:dpfifo|_~3                                                                                                                                                                                                                                     ; LABCELL_X41_Y55_N32         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_v531:auto_generated|a_dpfifo_6c31:dpfifo|valid_rreq                                                                                                                                                                                                                              ; LABCELL_X41_Y55_N20         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_v531:auto_generated|a_dpfifo_6c31:dpfifo|valid_wreq                                                                                                                                                                                                                              ; LABCELL_X41_Y55_N8          ; 5       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx_csr_arbitrator:the_sgdma_rx_csr|sgdma_rx_csr_read~1                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X45_Y50_N8         ; 64      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|comb~0                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X38_Y56_N24         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|comb~1                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X41_Y54_N16         ; 46      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|reset_n                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X115_Y48_N9              ; 707     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|control_reg_en~1                                                                                                                                                                                                                                          ; MLABCELL_X37_Y51_N2         ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|descriptor_pointer_lower_reg_en~1                                                                                                                                                                                                                         ; LABCELL_X44_Y52_N14         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|descriptor_pointer_upper_reg_en~0                                                                                                                                                                                                                         ; LABCELL_X44_Y52_N32         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|Equal1~1                                                                                                                                                                                                                                                            ; MLABCELL_X35_Y54_N30        ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|cntr_m5h:cntr5|counter_reg_bit0~0                                                                                                                                                                  ; LABCELL_X44_Y56_N34         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|dffe6                                                                                                                                                                                              ; FF_X44_Y56_N29              ; 6       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|cntr_o5h:cntr5|counter_reg_bit0~0                                                                                                                                                                  ; MLABCELL_X40_Y57_N6         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|dffe6                                                                                                                                                                                              ; FF_X40_Y57_N5               ; 14      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|cntr_o5h:cntr5|counter_reg_bit0~0                                                                                                                                                                  ; LABCELL_X34_Y56_N38         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|dffe6                                                                                                                                                                                              ; FF_X34_Y56_N37              ; 16      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|always10~0                                                                                                                                                                                                                                                          ; MLABCELL_X40_Y56_N24        ; 60      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg_en                                                                                                                                                                                                                                                         ; MLABCELL_X40_Y56_N14        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_read                                                                                                                                                                                                                                                ; FF_X35_Y54_N23              ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|_~0                     ; MLABCELL_X43_Y54_N36        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|valid_rreq              ; MLABCELL_X43_Y54_N18        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|valid_wreq              ; MLABCELL_X43_Y54_N16        ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|run_rising_edge_in                                                                                                                                                                                                                                                  ; LABCELL_X36_Y53_N26         ; 60      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_write_which_resides_within_sgdma_tx:the_descriptor_write_which_resides_within_sgdma_tx|controlbitsfifo_rdreq                                                                                                                                                                                                                                             ; FF_X37_Y51_N17              ; 22      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|_~2                                                                                                                                                                                                                                                         ; MLABCELL_X43_Y54_N6         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|valid_rreq                                                                                                                                                                                                                                                  ; MLABCELL_X43_Y54_N26        ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|valid_wreq                                                                                                                                                                                                                                                  ; MLABCELL_X43_Y54_N22        ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber|command_valid                                                                                                                                                                                                                                                                                                                                   ; FF_X43_Y54_N11              ; 47      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|_~0                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y56_N8          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_rreq                                                                                                                                                                                                                                                             ; LABCELL_X36_Y56_N6          ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_wreq                                                                                                                                                                                                                                                             ; LABCELL_X36_Y56_N16         ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|Equal1~0                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X63_Y45_N12        ; 36      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address~0                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X50_Y54_N26        ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address~1                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X51_Y45_N34         ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|received_data_counter~1                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X69_Y45_N36         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|received_data_counter~11                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X66_Y45_N34        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|remaining_transactions~0                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X60_Y45_N20        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|transactions_in_queue~2                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X53_Y47_N24         ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|transactions_left_to_post~3                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X56_Y45_N2          ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|_~3                                                                                                                                                                                    ; MLABCELL_X63_Y44_N10        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|_~7                                                                                                                                                                                    ; LABCELL_X59_Y44_N22         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|altsyncram_4sd1:FIFOram|q_b[34]~FITTER_CREATED_COMB_LOGIC                                                                                                                              ; LABCELL_X61_Y44_N0          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|valid_rreq                                                                                                                                                                             ; LABCELL_X59_Y44_N30         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|valid_wreq                                                                                                                                                                             ; MLABCELL_X63_Y44_N14        ; 18      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|source_stream_endofpacket_hold~1                                                                                                                                                                                                                                                                                                                          ; LABCELL_X56_Y42_N36         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_v531:auto_generated|a_dpfifo_6c31:dpfifo|_~3                                                                                                                                                                                                                                     ; MLABCELL_X60_Y43_N8         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_v531:auto_generated|a_dpfifo_6c31:dpfifo|valid_rreq                                                                                                                                                                                                                              ; MLABCELL_X55_Y47_N28        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_v531:auto_generated|a_dpfifo_6c31:dpfifo|valid_wreq                                                                                                                                                                                                                              ; MLABCELL_X60_Y43_N36        ; 6       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx_csr_arbitrator:the_sgdma_tx_csr|sgdma_tx_csr_read~1                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X43_Y50_N24        ; 64      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle                                                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X0_Y87_N101      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y87_N8        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X0_Y82_N75       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X0_Y82_N44       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X0_Y82_N106      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X0_Y82_N13       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X0_Y81_N75       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X0_Y81_N44       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y85_N75       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y85_N44       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y85_N106      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y85_N13       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y84_N75       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y84_N44       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y84_N106      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                                                                                                                                                                                                                                                                     ; DDIOOECELL_X0_Y84_N13       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|timer_1ms:the_timer_1ms|always0~0                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X37_Y48_N16        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|timer_1ms:the_timer_1ms|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X37_Y48_N26        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|timer_1ms:the_timer_1ms|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X34_Y50_N6          ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|timer_1ms:the_timer_1ms|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X34_Y50_N4          ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|timer_1ms:the_timer_1ms|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X34_Y50_N24         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|pll_areset                                                                                                                                                                                                                                                                       ; FF_X1_Y45_N29               ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_reset_synchronizer_chain[0]                                                                                                                                                                                                             ; FF_X38_Y40_N23              ; 1187    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_reset_synchronizer_chain[0]                                                                                                                                                                                                             ; FF_X48_Y69_N27              ; 787     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_2|altera_reset_synchronizer_chain[0]                                                                                                                                                                                                             ; FF_X44_Y48_N9               ; 174     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_3|altera_reset_synchronizer_chain[0]                                                                                                                                                                                                             ; FF_X59_Y88_N25              ; 217     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_4|altera_reset_synchronizer_chain[0]                                                                                                                                                                                                             ; FF_X118_Y48_N27             ; 597     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|always21~2                                                                                                                                                                         ; LABCELL_X29_Y48_N22         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|always27~1                                                                                                                                                                         ; LABCELL_X31_Y49_N18         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|always30~0                                                                                                                                                                         ; LABCELL_X29_Y47_N34         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|always30~1                                                                                                                                                                         ; MLABCELL_X30_Y50_N22        ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|always31~0                                                                                                                                                                         ; LABCELL_X29_Y48_N28         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|always7~1                                                                                                                                                                          ; MLABCELL_X30_Y50_N20        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|sw_reset                                                                                                                                                                           ; FF_X30_Y50_N29              ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|always6~0                                                                                                                                                                 ; LABCELL_X31_Y47_N0          ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|reg_rd                                                                                                                                                                    ; FF_X31_Y47_N17              ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|reg_rd_rx                                                                                                                                                                 ; FF_X28_Y45_N31              ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_reset_synchronizer_chain[0]                                                                                                                                                             ; FF_X59_Y48_N7               ; 394     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_reset_synchronizer_chain[0]                                                                                                                                                             ; FF_X118_Y48_N19             ; 158     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_sgmii_clk_enable:U_RXCLK_ENA|clk_ena_i                                                                                                                                                                                         ; FF_X25_Y45_N3               ; 84      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_sgmii_clk_enable:U_TXCLK_ENA|clk_ena_i                                                                                                                                                                                         ; FF_X41_Y40_N33              ; 74      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_3|dreg[2]                                                                                                           ; FF_X24_Y44_N11              ; 66      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_ability_out~1                                                                                                                                   ; MLABCELL_X25_Y44_N36        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_sync_cnt~0                                                                                                                                      ; MLABCELL_X28_Y47_N24        ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|link_timer[20]~1                                                                                                                                   ; LABCELL_X24_Y44_N34         ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|link_timer~0                                                                                                                                       ; LABCELL_X24_Y44_N4          ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ability_reg~1                                                                                                                                   ; LABCELL_X24_Y46_N12         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ability_reg~17                                                                                                                                  ; MLABCELL_X23_Y44_N6         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_match_reg~1                                                                                                                                     ; LABCELL_X26_Y44_N30         ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|state.STM_TYP_AUTONEG_ENA                                                                                                                          ; FF_X24_Y44_N15              ; 48      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|dout_int~6                                                                                         ; MLABCELL_X11_Y38_N4         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|sw_reset_reg2                                                                                                                    ; FF_X24_Y43_N9               ; 83      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|lp_ability_ena                                                                                                             ; FF_X26_Y42_N13              ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|lp_ability~1                                                                                                               ; MLABCELL_X25_Y42_N16        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|lp_ability~3                                                                                                               ; LABCELL_X26_Y42_N30         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_sync:U_SYNC|sync_acqurd                                                                                                                        ; FF_X18_Y42_N3               ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_enc8b10b:U_ENCOD|sw_reset_reg2                                                                                                                    ; FF_X35_Y64_N13              ; 30      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer:U_SYNC_4|dreg[2]                                                                                   ; FF_X35_Y64_N33              ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|always1~0                                                                                                             ; LABCELL_X26_Y43_N34         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_rx_converter:U_RXC|ff_wren                                                                                                                                     ; FF_X24_Y43_N17              ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_rx_converter:U_RXC|wren_cnt~3                                                                                                                                  ; MLABCELL_X25_Y45_N34        ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_tx_converter:U_TXCV|ff_rden                                                                                                                                    ; FF_X44_Y64_N39              ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_tx_converter:U_TXCV|rden_cnt~2                                                                                                                                 ; MLABCELL_X43_Y60_N6         ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|clk_ena                                                                                                                                                                   ; FF_X45_Y38_N9               ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|ff_wren                                                                                                                                                                   ; MLABCELL_X45_Y64_N14        ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_rd                                                                                                                                                               ; FF_X43_Y40_N25              ; 41      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                               ; FF_X45_Y40_N25              ; 25      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|Selector6~1                                                                                                                                                                 ; LABCELL_X46_Y48_N38         ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3|dreg[2]                                                                                                                                     ; FF_X43_Y39_N11              ; 197     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|cnt_wren                                                                                                                                  ; FF_X41_Y37_N9               ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|reg_cnt~0                                                                                                                                 ; LABCELL_X41_Y37_N14         ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|reg_cnt~1                                                                                                                                 ; LABCELL_X38_Y37_N2          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state.STM_TYPE_RST_CNT                                                                                                                    ; FF_X41_Y37_N17              ; 35      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|cnt_rdaddr~2                                                                                                                              ; MLABCELL_X50_Y41_N16        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|cnt_wren                                                                                                                                  ; FF_X50_Y41_N25              ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|stat_cnt~1                                                                                                                                ; MLABCELL_X47_Y41_N36        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state.STM_TYPE_RST_CNT                                                                                                                    ; FF_X50_Y41_N11              ; 37      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always0~1                                                                                                                                                                    ; MLABCELL_X45_Y48_N26        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always10~0                                                                                                                                                                   ; MLABCELL_X45_Y47_N6         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always12~0                                                                                                                                                                   ; LABCELL_X44_Y48_N2          ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always14~0                                                                                                                                                                   ; LABCELL_X44_Y46_N20         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always16~0                                                                                                                                                                   ; LABCELL_X41_Y46_N2          ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always18~0                                                                                                                                                                   ; LABCELL_X44_Y46_N22         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always20~1                                                                                                                                                                   ; LABCELL_X46_Y47_N20         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always22~1                                                                                                                                                                   ; MLABCELL_X45_Y48_N34        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always24~0                                                                                                                                                                   ; LABCELL_X41_Y46_N0          ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always26~0                                                                                                                                                                   ; LABCELL_X46_Y46_N30         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always28~0                                                                                                                                                                   ; MLABCELL_X45_Y48_N4         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always2~1                                                                                                                                                                    ; MLABCELL_X45_Y47_N34        ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always30~0                                                                                                                                                                   ; LABCELL_X46_Y46_N10         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always32~0                                                                                                                                                                   ; MLABCELL_X43_Y47_N0         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always33~0                                                                                                                                                                   ; MLABCELL_X43_Y47_N2         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always46~0                                                                                                                                                                   ; MLABCELL_X43_Y45_N20        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always8~0                                                                                                                                                                    ; MLABCELL_X45_Y48_N24        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config~3                                                                                                                                                             ; LABCELL_X46_Y47_N18         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherstatsoctets_reg~0                                                                                                                                                       ; MLABCELL_X37_Y43_N34        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|always1~0                                                                                                                                     ; LABCELL_X46_Y54_N18         ; 6       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[15]~1                                                                                                                                                                                ; MLABCELL_X25_Y49_N36        ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[7]~0                                                                                                                                                                              ; MLABCELL_X40_Y49_N24        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[9]~1                                                                                                                                                                          ; LABCELL_X29_Y49_N38         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|run_cnt_32~0                                                                                                                                                                                  ; LABCELL_X24_Y49_N38         ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|clk_ena                                                                                                                                                                             ; FF_X24_Y48_N3               ; 80      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state.STM_TYP_HOST_RD_WR_ADDR                                                                                                                                                            ; FF_X28_Y49_N13              ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|mdio_oen                                                                                                                                                                                                             ; FF_X23_Y49_N35              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena                                                                                                                                                               ; FF_X29_Y43_N1               ; 411     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena                                                                                                                                                               ; FF_X50_Y38_N7               ; 267     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|always8~0                                                                                                                                                                ; MLABCELL_X28_Y41_N34        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|tx_clkena_reg                                                                                                                                                            ; FF_X50_Y38_N17              ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|Selector4~0                                                                                                                                 ; MLABCELL_X40_Y48_N14        ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD|LessThan0~1                                                                          ; MLABCELL_X33_Y43_N38        ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT|LessThan0~1                                                                        ; LABCELL_X31_Y41_N8          ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|LessThan0~2                                                                     ; MLABCELL_X30_Y45_N34        ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|LessThan0~2                                                                    ; LABCELL_X34_Y47_N28         ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|always9~0                                                                                                                                   ; MLABCELL_X40_Y48_N20        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|data_rdreq                                                                                                                                  ; LABCELL_X38_Y48_N18         ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|ff_rx_data_reg~1                                                                                                                            ; LABCELL_X41_Y48_N0          ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[15]~2                                                                                                                             ; LABCELL_X34_Y44_N24         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[23]~11                                                                                                                            ; LABCELL_X34_Y44_N30         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[24]~0                                                                                                                             ; MLABCELL_X33_Y44_N18        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_wren32                                                                                                                                   ; FF_X33_Y44_N1               ; 42      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_END_FRM                                                                                                                     ; FF_X40_Y48_N13              ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|always11~4                                                                                                           ; MLABCELL_X37_Y39_N26        ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end[3]~0                                                                                                         ; LABCELL_X38_Y40_N24         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[9]                                                                                                       ; FF_X33_Y42_N31              ; 25      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_to_write                                                                                                         ; FF_X34_Y42_N19              ; 36      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren                                                                                                         ; FF_X38_Y39_N11              ; 28      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_wren_int                                                                                                          ; FF_X34_Y43_N9               ; 15      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[15]~1                                                                                                    ; LABCELL_X36_Y41_N34         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|always11~13                                                                                                          ; LABCELL_X53_Y42_N6          ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_rd[0]                                                                                                            ; FF_X53_Y42_N11              ; 27      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|sop[4]                                                                                                               ; FF_X46_Y39_N7               ; 40      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden_int~0                                                                                                        ; LABCELL_X53_Y42_N0          ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_stat_rden                                                                                                         ; FF_X55_Y41_N3               ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|LessThan0~3                                                                                             ; LABCELL_X36_Y38_N32         ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|Selector1~0                                                                                             ; LABCELL_X29_Y42_N8          ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|always3~0                                                                                               ; MLABCELL_X35_Y41_N4         ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|dest_addr[15]~4                                                                                         ; LABCELL_X34_Y41_N6          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|dest_addr[23]~5                                                                                         ; MLABCELL_X35_Y41_N34        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|dest_addr[31]~6                                                                                         ; MLABCELL_X35_Y41_N32        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|dest_addr[39]~7                                                                                         ; MLABCELL_X35_Y41_N24        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|dest_addr[47]~8                                                                                         ; MLABCELL_X35_Y41_N28        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|dest_addr[6]~2                                                                                          ; MLABCELL_X35_Y41_N18        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[15]~0                                                                                        ; MLABCELL_X35_Y38_N34        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stat_val~0                                                                                          ; LABCELL_X41_Y37_N38         ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[15]~0                                                                                     ; LABCELL_X29_Y42_N10         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[0]~1                                                                                          ; MLABCELL_X52_Y39_N30        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[15]~2                                                                                         ; LABCELL_X53_Y39_N36         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[23]~3                                                                                         ; LABCELL_X53_Y39_N38         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[31]~4                                                                                         ; MLABCELL_X52_Y39_N0         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[39]~5                                                                                         ; MLABCELL_X52_Y39_N14        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[47]~6                                                                                         ; MLABCELL_X52_Y39_N6         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_stat_val                                                                                            ; FF_X53_Y41_N15              ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|sop_reg[3]                                                                                              ; FF_X53_Y41_N5               ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD|LessThan0~1                                                                         ; MLABCELL_X55_Y41_N8         ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|LessThan0~1                                                                        ; MLABCELL_X60_Y41_N28        ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|LessThan0~2                                                                     ; MLABCELL_X58_Y43_N22        ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|LessThan0~2                                                                    ; LABCELL_X51_Y44_N34         ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|full_flag                                                                                                ; FF_X52_Y43_N27              ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|always3~1                                                                                                                                   ; LABCELL_X53_Y42_N8          ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|comb~0                                                                                                                                      ; MLABCELL_X55_Y42_N6         ; 43      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|comb~1                                                                                                                                      ; MLABCELL_X55_Y42_N30        ; 28      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|data_tmp[31]~0                                                                                                                              ; LABCELL_X56_Y42_N14         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_tmp~1                                                                                                                                   ; MLABCELL_X55_Y42_N36        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_shift16_reg2                                                                                                                             ; FF_X55_Y42_N23              ; 45      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|resetn_ff_rx_clk~0                                                                                                                                                                                                                              ; LABCELL_X44_Y48_N28         ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated|pll                                                                                                                                                                                                                                    ; PLL_L3                      ; 1       ; Clock                                              ; yes    ; DIFFIOCLK            ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated|pll~LOCKED                                                                                                                                                                                                                             ; PLL_L3                      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated|rx[0]~DIVFWDCLK                                                                                                                                                                                                                        ; SERDESRX_X0_Y41_N125        ; 1676    ; Clock                                              ; yes    ; Periphery Clock      ; PCLK23           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:altlvds_tx_component|lvds_tx_8c51:auto_generated|pll                                                                                                                                                                                                                                    ; PLL_L2                      ; 1       ; Clock                                              ; yes    ; DIFFIOCLK            ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_reset_synchronizer_chain[0]                                                                                                                                                                                                                                                                        ; FF_X31_Y63_N35              ; 24      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_reset_synchronizer_chain[0]                                                                                                                                                                                                                                                                        ; FF_X2_Y41_N21               ; 10      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|pma_digital_rst2                                                                                                                                                                                                                                                                                                                                     ; FF_X48_Y69_N9               ; 10      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_regs:the_uart_regs|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X34_Y50_N36         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_regs:the_uart_regs|divisor_wr_strobe                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X34_Y50_N12         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_regs:the_uart_regs|tx_wr_strobe                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X34_Y50_N14         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_rx:the_uart_rx|always2~0                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X37_Y49_N34        ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_rx:the_uart_rx|got_new_char                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X37_Y50_N12        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_rx:the_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~2                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X37_Y50_N32        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_tx:the_uart_tx|always4~0                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X34_Y49_N36         ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_tx:the_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1                                                                                                                                                                                                                                                                                                                           ; LABCELL_X34_Y49_N16         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; global_reset_generator:global_reset_generator_inst|WideOr0                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X47_Y69_N28        ; 19      ; Async. clear, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; global_reset_generator:global_reset_generator_inst|reset_counter:reset_counter_inst|resetn_out                                                                                                                                                                                                                                                                                                                                                                       ; FF_X47_Y69_N9               ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X31_Y60_N21              ; 68      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X34_Y59_N36         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[2][4]~11                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X34_Y59_N34         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irsr_reg[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X33_Y59_N30        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|node_ena~2                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X34_Y60_N26         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[1][4]~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X34_Y59_N0          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[2][4]~7                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X34_Y59_N32         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~1                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X34_Y60_N6          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter~2                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X35_Y60_N2         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X33_Y60_N3               ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X36_Y60_N25              ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X34_Y60_N25              ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X34_Y59_N3               ; 37      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X34_Y59_N35              ; 7       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y60_N30         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X36_Y60_N29              ; 25      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                     ; Location             ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                             ; JTAG_X0_Y95_N125     ; 159     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; clkin_100                                                                                                                                                                                                                                                                                                ; PIN_A21              ; 2       ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; clkin_125                                                                                                                                                                                                                                                                                                ; PIN_AF34             ; 1062    ; 179                                  ; Global Clock         ; GCLK0            ; --                        ;
; clkin_50                                                                                                                                                                                                                                                                                                 ; PIN_AC34             ; 27      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ac_clk_1x                                               ; PLL_T1               ; 10      ; 0                                    ; Regional Clock       ; RCLK45           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ac_clk_1x                                               ; PLL_T1               ; 17      ; 0                                    ; Regional Clock       ; RCLK59           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|measure_clk_1x                                          ; PLL_T1               ; 27      ; 0                                    ; Regional Clock       ; RCLK62           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x                                              ; PLL_T1               ; 4       ; 0                                    ; Regional Clock       ; RCLK63           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x                                              ; PLL_T1               ; 3       ; 0                                    ; Regional Clock       ; RCLK53           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|phy_clk_1x                                              ; PLL_T1               ; 8744    ; 22                                   ; Global Clock         ; GCLK15           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|resync_clk_2x                                           ; PLL_T1               ; 22      ; 0                                    ; Regional Clock       ; RCLK61           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|resync_clk_2x                                           ; PLL_T1               ; 28      ; 0                                    ; Regional Clock       ; RCLK51           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|write_clk_2x                                            ; PLL_T1               ; 17      ; 0                                    ; Regional Clock       ; RCLK60           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|write_clk_2x                                            ; PLL_T1               ; 17      ; 0                                    ; Regional Clock       ; RCLK50           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ghrd_4sgx230_sopc_reset_ddr3_top_phy_clk_out_domain_synch_module:ghrd_4sgx230_sopc_reset_ddr3_top_phy_clk_out_domain_synch|data_out                                                                                                                             ; FF_X55_Y9_N35        ; 3847    ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|reset_n                                                                                                                                                                                                                                   ; FF_X55_Y25_N3        ; 685     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|reset_n                                                                                                                                                                                                                                   ; FF_X115_Y48_N9       ; 707     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_reset_synchronizer_chain[0]                                                 ; FF_X38_Y40_N23       ; 1187    ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_reset_synchronizer_chain[0]                                                 ; FF_X48_Y69_N27       ; 787     ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_2|altera_reset_synchronizer_chain[0]                                                 ; FF_X44_Y48_N9        ; 174     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_3|altera_reset_synchronizer_chain[0]                                                 ; FF_X59_Y88_N25       ; 217     ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_4|altera_reset_synchronizer_chain[0]                                                 ; FF_X118_Y48_N27      ; 597     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_reset_synchronizer_chain[0] ; FF_X59_Y48_N7        ; 394     ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_reset_synchronizer_chain[0] ; FF_X118_Y48_N19      ; 158     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated|pll                                                                        ; PLL_L3               ; 1       ; 0                                    ; DIFFIOCLK            ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated|pll~CLK1                                                                   ; PLL_L3               ; 1       ; 0                                    ; DIFFIOCLK            ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated|rx[0]~DIVFWDCLK                                                            ; SERDESRX_X0_Y41_N125 ; 1676    ; 0                                    ; Periphery Clock      ; PCLK23           ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:altlvds_tx_component|lvds_tx_8c51:auto_generated|pll                                                                        ; PLL_L2               ; 1       ; 0                                    ; DIFFIOCLK            ; --               ; --                        ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:altlvds_tx_component|lvds_tx_8c51:auto_generated|pll~CLK1                                                                   ; PLL_L2               ; 1       ; 0                                    ; DIFFIOCLK            ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_stall                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 1122    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                                                                                                                                                                                        ; 832     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena                                                                                                                                                                                                     ; 411     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|fetch                                                                                                                                                                                                            ; 277     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_address[2]                                                                                                                                                                                                                                                                                                                                                   ; 271     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena                                                                                                                                                                                                     ; 267     ;
; ~QUARTUS_CREATED_GND~I                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 262     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_address[4]                                                                                                                                                                                                                                                                                                                                                   ; 255     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_address[5]                                                                                                                                                                                                                                                                                                                                                   ; 238     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[5]                                                                                                                                                             ; 224     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_address[3]                                                                                                                                                                                                                                                                                                                                                   ; 214     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|sgdma_tx_descriptor_read_read_data_valid_pb_dma_to_descriptor_memory_s1                                                                                                                                                                                                                                                                                                              ; 210     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|F_stall                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 210     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_3|dreg[2]                                                                                                                                                                           ; 197     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[8]                                                                                                                                                             ; 168     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull~1                                                                                                                                                                               ; 163     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|sgdma_rx_descriptor_read_read_data_valid_pb_dma_to_descriptor_memory_s1                                                                                                                                                                                                                                                                                                              ; 162     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_m1_arbitrator:the_pb_cpu_to_ddr3_top_m1|r_0~0                                                                                                                                                                                                                                                                                                                                                                                                  ; 145     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_address[6]                                                                                                                                                                                                                                                                                                                                                   ; 128     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_track                                                                                                                                                 ; 111     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|pb_cpu_to_ddr3_top_m1_granted_ddr3_top_s1~0                                                                                                                                                                                                                                                                                                                                                                                ; 111     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.calculating                                                                                                                                      ; 110     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|Equal10~0                                                                                                                                                                       ; 103     ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|pb_dma_to_ddr3_top_m1_read_data_valid_ddr3_top_s1                                                                                                                                                                                                                                                                                                                                                                          ; 98      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|pb_cpu_to_ddr3_top_m1_read_data_valid_ddr3_top_s1                                                                                                                                                                                                                                                                                                                                                                          ; 98      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|cal_complete                                                                                                                                                         ; 96      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[0][0]                                                                                                                                                                                                                                       ; 96      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[0][1]                                                                                                                                                                                                                                       ; 95      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[14]                                                                                                                                                            ; 88      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_sgmii_clk_enable:U_RXCLK_ENA|clk_ena_i                                                                                                                                                                                                                               ; 84      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|sw_reset_reg2                                                                                                                                                          ; 83      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_m1_arbitrator:the_pb_dma_to_ddr3_top_m1|r_0~0                                                                                                                                                                                                                                                                                                                                                                                                  ; 82      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_m1_arbitrator:the_pb_cpu_to_fsm_m1|r_1~2                                                                                                                                                                                                                                                                                                                                                                                                            ; 81      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|clk_ena                                                                                                                                                                                                                   ; 80      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_avalon_if:avalon_if_inst|avalon_read_req                                                                                                                                                                          ; 79      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdp_ovride                                                                                                                                                        ; 79      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io_m1_arbitrator:the_pb_cpu_to_io_m1|pb_cpu_to_io_m1_run~6                                                                                                                                                                                                                                                                                                                                                                                              ; 79      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|cdvw_proc~1                                                                                                                                                            ; 77      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_chip_r[0]                                                                                                                                                                                                     ; 77      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_s1_arbitrator:the_pb_dma_to_ddr3_top_s1|rdv_fifo_for_sgdma_tx_m_read_to_pb_dma_to_ddr3_top_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_pb_dma_to_ddr3_top_s1|always66~0                                                                                                                                                                                                                                                                          ; 76      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[16]                                                                                                                                                            ; 76      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_precharge_all_r                                                                                                                                                                                               ; 76      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_sgmii_clk_enable:U_TXCLK_ENA|clk_ena_i                                                                                                                                                                                                                               ; 74      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_exc_any                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 74      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top:the_pb_cpu_to_ddr3_top|pb_cpu_to_ddr3_top_upstream_adapter:the_pb_cpu_to_ddr3_top_upstream_adapter|s1_readdatavalid                                                                                                                                                                                                                                                                                                                            ; 74      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top:the_pb_dma_to_ddr3_top|pb_dma_to_ddr3_top_upstream_adapter:the_pb_dma_to_ddr3_top_upstream_adapter|s1_readdatavalid                                                                                                                                                                                                                                                                                                                            ; 72      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|comb~0                                                                                                                                                                                                                                                                                                                                                                                                 ; 72      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|byteenable_gen_which_resides_within_sgdma_rx:the_byteenable_gen_which_resides_within_sgdma_rx|thirty_two_bit_byteenable_FSM_which_resides_within_sgdma_rx:the_thirty_two_bit_byteenable_FSM|waitrequest_out~1                                                                                                                                                                                         ; 70      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_rdata_valid:rdv_pipe|ctl_rdata_valid[0]                                                                                                                                                                                                                                 ; 70      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|cpu_data_master_granted_pb_cpu_to_ddr3_top_s1~0                                                                                                                                                                                                                                                                                                                                                        ; 69      ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 68      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_m1_arbitrator:the_pb_dma_to_descriptor_memory_m1|r_0~0                                                                                                                                                                                                                                                                                                                                                                                ; 67      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_std_synchronizer:U_SYNC_3|dreg[2]                                                                                                                                                 ; 66      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|F_pc[29]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 66      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_ctrl_div_signed                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 65      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx_csr_arbitrator:the_sgdma_rx_csr|sgdma_rx_csr_read~1                                                                                                                                                                                                                                                                                                                                                                                                      ; 64      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx_csr_arbitrator:the_sgdma_tx_csr|sgdma_tx_csr_read~1                                                                                                                                                                                                                                                                                                                                                                                                      ; 64      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state~1                                                                                                                                                         ; 63      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_fill_active                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 63      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_m1_arbitrator:the_pb_dma_to_ddr3_top_m1|write_selecto_nrdv_pb_dma_to_ddr3_top_m1_1_ddr3_top_s1_fifo                                                                                                                                                                                                                                                                                                                                            ; 62      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_m1_arbitrator:the_pb_cpu_to_ddr3_top_m1|write_selecto_nrdv_pb_cpu_to_ddr3_top_m1_1_ddr3_top_s1_fifo                                                                                                                                                                                                                                                                                                                                            ; 62      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[8]~5                                                                                                                                                                                                                                                                                                                                                                     ; 62      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|state.s_reset                                                                                                                                                        ; 61      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|always10~0                                                                                                                                                                                                                                                                                                ; 60      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|always10~0                                                                                                                                                                                                                                                                                                ; 60      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|run_rising_edge_in                                                                                                                                                                                                                                                                                        ; 60      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|process_12~0                                                                                                                                                         ; 60      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_iw[12]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 60      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|concat~9                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 59      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal1~0                                                                                                                                                                                                                                                                                                                                                                ; 56      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Selector33~0                                                                                                                                                           ; 56      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[9]                                                                                                                                                             ; 56      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer:U_SYNC_1|dreg[2]                                                                                                                                          ; 55      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\cdvw_block:sig_cdvw_calc_1t                                                                                                                                           ; 55      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_iw[11]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 55      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[3]                                                                                                                                                             ; 55      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_tlb_rd_operation                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 54      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|state.s_run_init_seq                                                                                                                                                 ; 54      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_iw[14]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 54      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_iw[13]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 54      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_DATA                                                                                                                                                              ; 53      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_src1_hazard_A                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 53      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_iw[16]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 53      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|comb~0                                                                                                                                                                            ; 52      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_iw[15]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 52      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_avalon_if:avalon_if_inst|avalon_write_req~0                                                                                                                                                                       ; 52      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_pipe_flush                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 52      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_instruction_master_qualified_request_cpu_jtag_debug_module~1                                                                                                                                                                                                                                                                                                                                       ; 52      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_src2_hazard_A                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 51      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_wren32                                                                                                                                                                         ; 51      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_valid_st_bypass_hit_wr_en                                                                                                                                                                                                                                                                                                                                                                                                                        ; 50      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_starting~1                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 50      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|pb_dma_to_ddr3_top_m1_granted_ddr3_top_s1~0                                                                                                                                                                                                                                                                                                                                                                                ; 50      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                                                                                                                                                                                                                                                         ; 49      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|pcs_en                                                                                                                                                                                                                                                                                                                          ; 49      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_address[7]                                                                                                                                                                                                                                                                                                                                                   ; 49      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_read                                                                                                                                                                                                                                                                                                                                                         ; 49      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|state.STM_TYP_AUTONEG_ENA                                                                                                                                                                ; 48      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|run_rising_edge_in                                                                                                                                                                                                                                                                                        ; 48      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|general_counter~0                                            ; 48      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_iw[0]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 48      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_grabber:the_sgdma_tx_command_grabber|command_valid                                                                                                                                                                                                                                                                                                                                                                         ; 47      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 47      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_iw[3]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 47      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_iw[4]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 47      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_address[9]                                                                                                                                                                                                                                                                                                                                                   ; 47      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_iw[5]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 46      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 46      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_iw[1]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 46      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|comb~1                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 46      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 46      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac_control_port_arbitrator:the_tse_mac_control_port|pb_cpu_to_io_m1_qualified_request_tse_mac_control_port~0                                                                                                                                                                                                                                                                                                                                                 ; 46      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|sop_reg[1]                                                                                                                                    ; 45      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_shift16_reg2                                                                                                                                                                   ; 45      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_SHIFT                                                                                                                                                             ; 45      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 45      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb4_wr_en                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 45      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb3_wr_en                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 45      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb5_wr_en                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 45      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb1_wr_en                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 45      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb0_wr_en                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 45      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb2_wr_en                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 45      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_grant_vector[1]~1                                                                                                                                                                                                                                                                                                                                                                   ; 45      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_pipe_flush                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 45      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|always3~1                                                                                                                                                                         ; 44      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|sop_reg[2]                                                                                                                                    ; 44      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_grabber:the_sgdma_rx_command_grabber|command_valid                                                                                                                                                                                                                                                                                                                                                                         ; 44      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_src1_hazard_M                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 44      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_src2_hazard_E                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 44      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|seq_ac_sel                                                                                                                                                           ; 44      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|uitlb3_wr_en                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 43      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|uitlb2_wr_en                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 43      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|uitlb1_wr_en                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 43      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|uitlb0_wr_en                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 43      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|act_to_act[3]                                                                                                                                                  ; 43      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_valid_jmp_indirect                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 43      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_src2_hazard_M                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 43      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_exc_any                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 43      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_ic_fill_starting~0                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 43      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|seq_ac_add_1t_ac_lat_internal                                                                                                                                                                             ; 43      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_upstream_adapter:the_pb_cpu_to_io_upstream_adapter|s1_readdatavalid                                                                                                                                                                                                                                                                                                                                                    ; 42      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_refetch                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 42      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run                                                                                                                                                                                                                                                                                                                                                                                                ; 42      ;
; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 41      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|align_det[3]                                                                                                                             ; 41      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_rd                                                                                                                                                                                                     ; 41      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_src1_hazard_W                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 41      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~portb_address_reg5FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                     ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~portb_address_reg4FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                     ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~portb_address_reg3FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                     ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~portb_address_reg2FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                     ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                     ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                     ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~porta_address_reg5FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                     ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~porta_address_reg4FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                     ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~porta_address_reg3FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                     ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~porta_address_reg2FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                     ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~porta_address_reg1FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                     ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~porta_address_reg0FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                     ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state~118                                                                                                                                                       ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|sop[4]                                                                                                                                                     ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state~60                                                                                                                                                        ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_src2_hazard_W                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_s1_arbitrator:the_pb_dma_to_ddr3_top_s1|sgdma_tx_m_read_granted_pb_dma_to_ddr3_top_s1~0                                                                                                                                                                                                                                                                                                                                                        ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top:the_pb_dma_to_ddr3_top|pb_dma_to_ddr3_top_downstream_adapter:the_pb_dma_to_ddr3_top_downstream_adapter|m1_address[2]                                                                                                                                                                                                                                                                                                                           ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top:the_pb_cpu_to_ddr3_top|pb_cpu_to_ddr3_top_downstream_adapter:the_pb_cpu_to_ddr3_top_downstream_adapter|m1_address[2]                                                                                                                                                                                                                                                                                                                           ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_src1[31]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_mem_bypass_pending                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_wb_wr_starting                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|ac_state.s_0                                                                                                                                                         ; 40      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|crc_fwd                                                                                                                                                    ; 39      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|update_jdo_strobe                                                                                                                                                                                                                                                                       ; 39      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                                                                                                                                                                                                                                                     ; 39      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_exc_super_data_addr_pri10                                                                                                                                                                                                                                                                                                                                                                                                                           ; 38      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|comb~1                                                                                                                                                                                                                                                                                                                                                                                                 ; 38      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_sel_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 38      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 38      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|alt_ddrx_bank_timer_info:bank_timer_info_per_chip[0].bank_timer_info_per_bank[7].bank_timer_info_inst|always1~0                                                    ; 38      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[2]                                                                                                                                                                                                                                                                                                                                                 ; 38      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 37      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state.STM_TYPE_RST_CNT                                                                                                                                                          ; 37      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_exc_misaligned_target_pc_pri10                                                                                                                                                                                                                                                                                                                                                                                                                      ; 37      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_exc_misaligned_data_addr_pri10                                                                                                                                                                                                                                                                                                                                                                                                                      ; 37      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|Equal13~0                                                                                                                                                                       ; 37      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_iw[21]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 37      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|pb_dma_to_descriptor_memory_s1_grant_vector[2]~0                                                                                                                                                                                                                                                                                                                                     ; 37      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|virtual_state_sdr~0                                                                                                                                                                                                                                                                                  ; 37      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[3]                                                                                                                                                                                                                                                                                                                                                 ; 37      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[1]                                                                                                                                                                                                                                                                                                                                                 ; 37      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[0]                                                                                                                                                                                                                                                                                                                                                 ; 37      ;
; ~QUARTUS_CREATED_GND~I_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 36      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_to_write                                                                                                                                               ; 36      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|Equal1~0                                                                                                                                                                                                                                                                                                                                                                                                ; 36      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_src2[31]                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|\ac_mux:mem_clk_disable[0]                                                                                                                                                                                ; 36      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_ctrl_div                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 36      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|dqs_delay_ctrl[5]                                                                                                                                                                                                                                         ; 36      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|dqs_delay_ctrl[4]                                                                                                                                                                                                                                         ; 36      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|dqs_delay_ctrl[3]                                                                                                                                                                                                                                         ; 36      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|dqs_delay_ctrl[2]                                                                                                                                                                                                                                         ; 36      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|dqs_delay_ctrl[1]                                                                                                                                                                                                                                         ; 36      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|dqs_delay_ctrl[0]                                                                                                                                                                                                                                         ; 36      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_div_do_sub                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 36      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state.STM_TYPE_RST_CNT                                                                                                                                                          ; 35      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|reg_sel[0]                                                                                                                                                                                                      ; 35      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|reg_sel[1]                                                                                                                                                                                                      ; 35      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|timer_1ms:the_timer_1ms|Equal0~7                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 35      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:RESET_RDP_BUS[0].reset_rdp_phy_clk_pipe|ams_pipe[2]                                                                                                                                                                   ; 35      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|pb_cpu_to_fsm_m1_read_data_valid_ext_flash_s1_shift_register[1]                                                                                                                                                                                                                                                                                                                                            ; 35      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|pb_cpu_to_fsm_m1_read_data_valid_ext_flash_1_s1_shift_register[1]                                                                                                                                                                                                                                                                                                                                          ; 35      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|always34~1                                                                                                                                                                                                       ; 35      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|state.READWRITE                                                                                                                                                                                                  ; 35      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|Add2~25                                                                                                                                                                                                                                                                                                                                                                              ; 35      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|Add2~9                                                                                                                                                                                                                                                                                                                                                                               ; 35      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|align_det[1]                                                                                                                             ; 34      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|align_det[0]                                                                                                                             ; 34      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_s1_arbitrator:the_pb_dma_to_ddr3_top_s1|rdv_fifo_for_sgdma_tx_m_read_to_pb_dma_to_ddr3_top_s1_module:rdv_fifo_for_sgdma_tx_m_read_to_pb_dma_to_ddr3_top_s1|always1~0                                                                                                                                                                                                                                                                           ; 34      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]                                                                                                                                                                     ; 34      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|timer_1ms:the_timer_1ms|force_reload                                                                                                                                                                                                                                                                                                                                                                                                                              ; 34      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgwb:dgwb|Selector74~0                                                                                                                                                           ; 34      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always1~0                                                                                                                                                                                                                                                                           ; 34      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_ctrl_mem                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 34      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 34      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|ac_state.s_1                                                                                                                                                         ; 34      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|always85~0                                                                                                                                                                 ; 34      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[11]                                                                                                                                                            ; 34      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_ctrl_cmp                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 34      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_ctrl_alu_subtract                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 34      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_write                                                                                                                                                                                                                                                                                                                                                        ; 34      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_m1_arbitrator:the_pb_dma_to_ddr3_top_m1|selecto_nrdv_pb_dma_to_ddr3_top_m1_1_ddr3_top_s1_fifo_module:selecto_nrdv_pb_dma_to_ddr3_top_m1_1_ddr3_top_s1_fifo|stage_0                                                                                                                                                                                                                                                                             ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL|eof_dly[5]                                                                                     ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden_int~0                                                                                                                                              ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always34~0                                                                                                                                                                                                         ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|data_rdreq                                                                                                                                                                        ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|rd_ram_wr_addr[3]~1                                                                                                                                                                                                           ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_m1_arbitrator:the_pb_cpu_to_ddr3_top_m1|selecto_nrdv_pb_cpu_to_ddr3_top_m1_1_ddr3_top_s1_fifo_module:selecto_nrdv_pb_cpu_to_ddr3_top_m1_1_ddr3_top_s1_fifo|stage_0                                                                                                                                                                                                                                                                             ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[1]                                                                                                                                                                     ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_div_rem_en                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_div_negate_result                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|rd_ram_wr_addr[3]~1                                                                                                                                                                                                           ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|cpu_instruction_master_read_data_valid_pb_cpu_to_ddr3_top_s1                                                                                                                                                                                                                                                                                                                                           ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_s1_arbitrator:the_pb_cpu_to_fsm_s1|cpu_instruction_master_read_data_valid_pb_cpu_to_fsm_s1                                                                                                                                                                                                                                                                                                                                                          ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|cpu_data_master_read_data_valid_pb_cpu_to_ddr3_top_s1                                                                                                                                                                                                                                                                                                                                                  ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_s1_arbitrator:the_pb_cpu_to_fsm_s1|cpu_data_master_read_data_valid_pb_cpu_to_fsm_s1                                                                                                                                                                                                                                                                                                                                                                 ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                                                                                                                                                           ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_ctrl_mul_shift_rot                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_ctrl_logic~0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io_m1_arbitrator:the_pb_cpu_to_io_m1|pb_cpu_to_io_m1_readdatavalid~6                                                                                                                                                                                                                                                                                                                                                                                    ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|pb_cpu_to_io_m1_read_data_valid_descriptor_memory_s1_shift_register                                                                                                                                                                                                                                                                                                                                      ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|F_pc_bypass_tlb~0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_m1_arbitrator:the_pb_cpu_to_fsm_m1|pb_cpu_to_fsm_m1_readdatavalid                                                                                                                                                                                                                                                                                                                                                                                   ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_wb_update_av_writedata~0                                                                                                                                                                                                                                                                                                                                                                                                                         ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_s1_arbitrator:the_pb_cpu_to_fsm_s1|cpu_data_master_granted_pb_cpu_to_fsm_s1~0                                                                                                                                                                                                                                                                                                                                                                       ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[4]                                                                                                                                                                                                                                                                                                                                                 ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_slow_inst_sel                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 33      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~portb_address_reg5FITTER_CREATED_FF                                          ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~portb_address_reg4FITTER_CREATED_FF                                          ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~portb_address_reg3FITTER_CREATED_FF                                          ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~portb_address_reg2FITTER_CREATED_FF                                          ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~portb_address_reg1FITTER_CREATED_FF                                          ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~portb_address_reg0FITTER_CREATED_FF                                          ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~porta_address_reg5FITTER_CREATED_FF                                          ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~porta_address_reg4FITTER_CREATED_FF                                          ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~porta_address_reg3FITTER_CREATED_FF                                          ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~porta_address_reg2FITTER_CREATED_FF                                          ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~porta_address_reg1FITTER_CREATED_FF                                          ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ram_block1a0~porta_address_reg0FITTER_CREATED_FF                                          ; 32      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_m1_arbitrator:the_pb_dma_to_ddr3_top_m1|selecto_nrdv_pb_dma_to_ddr3_top_m1_1_ddr3_top_s1_fifo_module:selecto_nrdv_pb_dma_to_ddr3_top_m1_1_ddr3_top_s1_fifo|always1~0                                                                                                                                                                                                                                                                           ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|data_tmp[31]~0                                                                                                                                                                    ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|stat_cnt~1                                                                                                                                                                      ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|Equal2~0                                                                                                                                                                        ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt_add_len                                                                                                                                                                ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherstatsoctets_reg~0                                                                                                                                                                                             ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always8~0                                                                                                                                                                                                          ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always0~1                                                                                                                                                                                                          ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|descriptor_pointer_lower_reg_en~0                                                                                                                                                                                                                                                               ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|descriptor_pointer_upper_reg_en~0                                                                                                                                                                                                                                                               ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|descriptor_pointer_lower_reg_en~1                                                                                                                                                                                                                                                               ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|descriptor_pointer_upper_reg_en~0                                                                                                                                                                                                                                                               ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|timer_1ms:the_timer_1ms|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_m1_arbitrator:the_pb_cpu_to_ddr3_top_m1|selecto_nrdv_pb_cpu_to_ddr3_top_m1_1_ddr3_top_s1_fifo_module:selecto_nrdv_pb_cpu_to_ddr3_top_m1_1_ddr3_top_s1_fifo|always1~0                                                                                                                                                                                                                                                                           ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|rdaddr_reg[3]                                                                                                                                                                   ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|rdaddr_reg[2]                                                                                                                                                                   ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|rdaddr_reg[1]                                                                                                                                                                   ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|rdaddr_reg[0]                                                                                                                                                                   ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|wraddr_reg[2]                                                                                                                                                                   ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|wraddr_reg[1]                                                                                                                                                                   ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|wraddr_reg[0]                                                                                                                                                                   ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_ctrl_br                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_exc_record_baddr~0                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|timer_1ms:the_timer_1ms|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|reg_sel[2]                                                                                                                                                                                                      ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_div_den_en                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_div_quot_en                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~0                                                                                                                                                                                                                                                                                                                                                                                         ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always1~0                                                                                                                                                                                                                                                                                                       ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                                                                                                                                                               ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|rdaddr_reg[3]                                                                                                                                                                   ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|rdaddr_reg[2]                                                                                                                                                                   ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|rdaddr_reg[1]                                                                                                                                                                   ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|rdaddr_reg[0]                                                                                                                                                                   ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|wraddr_reg[2]                                                                                                                                                                   ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|wraddr_reg[1]                                                                                                                                                                   ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|wraddr_reg[0]                                                                                                                                                                   ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_ld_align_sh16                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_ctrl_src2_choose_imm~3                                                                                                                                                                                                                                                                                                                                                                                                                              ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_ctrl_src2_choose_imm~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_xfer_rd_data_offset_match                                                                                                                                                                                                                                                                                                                                                                                                                        ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_s1_arbitrator:the_pb_dma_to_ddr3_top_s1|pb_dma_to_ddr3_top_s1_grant_vector[1]~0                                                                                                                                                                                                                                                                                                                                                                ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_iw[3]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_ctrl_logic                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_ctrl_retaddr                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[6]                                                                                                                                                                              ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[31]~1                                                                                                                                                                                                                                                                                                                                                                   ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_break_a~0                                                                                                                                                                                                                                                                   ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jdo[37]                                                                                                                                                                                                                                                                                 ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jdo[36]                                                                                                                                                                                                                                                                                 ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_refetch                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[7]                                                                                                                                                                              ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[5]                                                                                                                                                                                                                                                                                                                                                 ; 32      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|control_reg_en~1                                                                                                                                                                                                                                                                                ; 31      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|control_reg_en~1                                                                                                                                                                                                                                                                                ; 31      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|F_pc_nxt~2                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 31      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|F_pc_nxt~1                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 31      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_ctrl_hi_imm16~0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 31      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                                                                                                                                                                                                                                                                    ; 31      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|state.s_operational                                                                                                                                                    ; 31      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr~7                                                                                                                                                                                                                                                                                          ; 31      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_ctrl_jmp_indirect                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 30      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 30      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_fill_starting_d1                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 30      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|ecc_wdata_fifo_read                                                                                                                                                                                                      ; 30      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_enc8b10b:U_ENCOD|sw_reset_reg2                                                                                                                                                          ; 30      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|d_read                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 30      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[7]                                                                                                                                                                                                                                                                                                                                                 ; 30      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[6]                                                                                                                                                                                                                                                                                                                                                 ; 30      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|comb~1                                                                                                                                                                            ; 29      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren                                                                                                                                               ; 29      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|state.s_prog_user_mrs                                                                                                                                                ; 29      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|delayed_write_command_valid                                                                                                                                                                                                                                                                                                                                                                           ; 28      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|afi_wlat_r[1]                                                                                                                                                                                                            ; 28      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|state~29                                                                                                                                                               ; 28      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_rd[0]                                                                                                                                                  ; 27      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe~125                                                                                                                                                                                 ; 27      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe~97                                                                                                                                                                                  ; 27      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_pipe_flush_waddr_nxt[26]~1                                                                                                                                                                                                                                                                                                                                                                                                                          ; 27      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe~69                                                                                                                                                                                  ; 27      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|state.s_program_cal_mrs                                                                                                                                              ; 27      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe~7                                                                                                                                                                                   ; 27      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe~5                                                                                                                                                                                   ; 27      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe~3                                                                                                                                                                                   ; 27      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe~2                                                                                                                                                                                   ; 27      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|always3~0                                                                                                                                                                         ; 26      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[0]                                                                                                                                       ; 26      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|reg_sel[3]                                                                                                                                                                                                      ; 26      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_ones                                                                                                                                            ; 26      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe~0                                                                                                                                                                                   ; 26      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|always61~0                                                                                                                                                         ; 26      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|always34~2                                                                                                                                                                                                       ; 26      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|Equal57~0                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 26      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[9]                                                                                                                                                                                                                                                                                                                                                 ; 26      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[8]                                                                                                                                                                                                                                                                                                                                                 ; 26      ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 25      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[9]                                                                                                                                             ; 25      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr                                                                                                                                                                                                     ; 25      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|Equal10~1                                                                                                                                                                       ; 25      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|reg_sel[4]                                                                                                                                                                                                      ; 25      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address~1                                                                                                                                                                                                                                                                                                                                                                                        ; 25      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_address~0                                                                                                                                                                                                                                                                                                                                                                                        ; 25      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|write_command_data_reg[56]                                                                                                                                                                                                                                                                                                                                                                            ; 25      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_burst_count[0]                                                                                                                                           ; 25      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                                                                                                                                                            ; 25      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                                                                                                                                                                                               ; 25      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_udtlb2_match                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 25      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_udtlb4_match                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 25      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|pb_dma_to_descriptor_memory_s1_grant_vector[2]~1                                                                                                                                                                                                                                                                                                                                     ; 25      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[10]                                                                                                                                                                                                                                                                                                                                                ; 25      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]                                                                                                                                                                                          ; 24      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb_want_fill_qualified                                                                                                                                                                                                                                                                                                                                                                                                                             ; 24      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|Add0~0                                                                                                                                                                                                                   ; 24      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|tlb_wr_en~0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 24      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_dimm_driving_dq                                                                                                                                                    ; 24      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|dgrb_ac_access_req                                                                                                                                                     ; 24      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgwb:dgwb|dgwb_ac_access_req                                                                                                                                                     ; 24      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|ac_access_gnt                                                                                                                                                        ; 24      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|d_address_tag_field_nxt~0                                                                                                                                                                                                                                                                                                                                                                                                                             ; 24      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_udtlb0_match                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 24      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_reset_synchronizer_chain[0]                                                                                                                                                                                                                                                                                                              ; 24      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|always3~0                                                                                                                                     ; 23      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|lp_ability_ena                                                                                                                                                   ; 23      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|cdvw_proc~2                                                                                                                                                            ; 23      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[7]                                                                                                                                        ; 23      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer:U_SYNC_4|dreg[2]                                                                                                                         ; 23      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_enc8b10b:U_ENCOD|rd_in                                                                                                                                                                  ; 23      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_iw[8]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 23      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_udtlb3_match                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 23      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_udtlb5_match                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 23      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|jtag_uart_avalon_jtag_slave_in_a_read_cycle~0                                                                                                                                                                                                                                                                                                                                              ; 23      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io_s1_arbitrator:the_pb_cpu_to_io_s1|cpu_data_master_granted_pb_cpu_to_io_s1~0                                                                                                                                                                                                                                                                                                                                                                          ; 23      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_address[10]                                                                                                                                                                                                                                                                                                                                                  ; 23      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_1x|ams_pipe[3]                                                                                                                                                                                          ; 23      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|idle_ena                                                                                                                                                         ; 23      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_write_which_resides_within_sgdma_rx:the_descriptor_write_which_resides_within_sgdma_rx|controlbitsfifo_rdreq                                                                                                                                                                                                                                                                                   ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 22      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|link_timer~0                                                                                                                                                                             ; 22      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_wreq                                                                                                                                                                                                                                                                                                   ; 22      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_wreq                                                                                                                                                                                                                                                                                                   ; 22      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stat_val~0                                                                                                                                ; 22      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_stat_val                                                                                                                                  ; 22      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.last_bit_value                                                                                                                                          ; 22      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_tlbacc_reg_pfn_wr_en~0                                                                                                                                                                                                                                                                                                                                                                                                                              ; 22      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|source_stream_valid_reg                                                                                                                                                                                                                                                                                                                                                                         ; 22      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top_s1_arbitrator:the_pb_dma_to_ddr3_top_s1|sgdma_tx_m_read_read_data_valid_pb_dma_to_ddr3_top_s1                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_pteaddr_reg_vpn_nxt~0                                                                                                                                                                                                                                                                                                                                                                                                                               ; 22      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|Equal298~8                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 22      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|Equal297~8                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 22      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|reg_rd                                                                                                                                                                                                          ; 22      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|state.DO2                                                                                                                                                                                                        ; 22      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_udtlb1_match                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|Equal392~0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 22      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_read                                                                                                                                                                                                                                                                                      ; 22      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|d_write                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 22      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_write_which_resides_within_sgdma_tx:the_descriptor_write_which_resides_within_sgdma_tx|controlbitsfifo_rdreq                                                                                                                                                                                                                                                                                   ; 22      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_sync_cnt~0                                                                                                                                                                            ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|link_timer[20]~1                                                                                                                                                                         ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_rx:the_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                                                                                                     ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|Equal3~3                                                                                                                                                                                                                                                                                                                                                                                                ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|Selector4~0                                                                                                                                                                       ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_exc_tlb_x_perm_pri6                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_exc_tlb_inst_miss_pri5                                                                                                                                                                                                                                                                                                                                                                                                                              ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always2~1                                                                                                                                                                                                          ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|uitlb3_flush~4                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|uitlb2_flush~4                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|uitlb1_flush~4                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|uitlb0_flush~4                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Equal19~0                                                                                                                                                              ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|Equal296~8                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|Equal295~8                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb4_flush~4                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb3_flush~4                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb5_flush~4                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb1_flush~4                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb0_flush~4                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|udtlb2_flush~4                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state.STM_TYP_HOST_WR_WR_DATA                                                                                                                                                                                                  ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|last_state.s_operational                                                                                                                                               ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|state.s_init_dram                                                                                                                                                      ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|process_10~0                                                                                                                                                           ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_read                                                                                                                                                                                                                                                                                      ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|i_read                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]~1                                                                                                                                                                                                                                                                                                                                                                              ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|virtual_state_cdr~0                                                                                                                                                                                                                                                                                  ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_auto_precharge_r                                                                                                                                                                                              ; 21      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|Equal9~2                                                                                                                                                                        ; 20      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io_m1_arbitrator:the_pb_cpu_to_io_m1|pb_cpu_to_io_m1_readdata~15                                                                                                                                                                                                                                                                                                                                                                                        ; 20      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|valid_wreq                                                                                                                                                                                                                   ; 20      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_test_dq                                                                                                                                 ; 20      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_pteaddr_reg_vpn_wr_en~1                                                                                                                                                                                                                                                                                                                                                                                                                             ; 20      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|Equal4~3                                                                                                                                                               ; 20      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_iw[0]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 20      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|m_write_write                                                                                                                                                                                                                                                                                                                                                                                         ; 20      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sysid_control_slave_arbitrator:the_sysid_control_slave|pb_cpu_to_io_m1_granted_sysid_control_slave                                                                                                                                                                                                                                                                                                                                                                ; 20      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac_control_port_arbitrator:the_tse_mac_control_port|tse_mac_control_port_read~0                                                                                                                                                                                                                                                                                                                                                                              ; 20      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_read_r                                                                                                                                                                                                        ; 20      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_activate_r                                                                                                                                                                                                    ; 20      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_m1_arbitrator:the_pb_cpu_to_fsm_m1|pb_cpu_to_fsm_m1_dbs_address[1]                                                                                                                                                                                                                                                                                                                                                                                  ; 20      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_stat_rden                                                                                                                                               ; 19      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|dout_int[4]                                                                                                                              ; 19      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|dout_int[2]                                                                                                                              ; 19      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|sop_reg[3]                                                                                                                                    ; 19      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[14]                                                                                                                                                ; 19      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_rx:the_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                                                                                                                                                                                                          ; 19      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|jtag_uart_avalon_jtag_slave_in_a_read_cycle~1                                                                                                                                                                                                                                                                                                                                              ; 19      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bypass:bypass_inst|always39~0                                                                                                                                                                 ; 19      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_ctrl_ld_signed                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 19      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|finish_wr[0]                                                                                                                                                   ; 19      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|dcm0_write                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 19      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_qualified_request_cpu_jtag_debug_module                                                                                                                                                                                                                                                                                                                                                ; 19      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_write_r                                                                                                                                                                                                       ; 19      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_address[11]                                                                                                                                                                                                                                                                                                                                                  ; 19      ;
; global_reset_generator:global_reset_generator_inst|WideOr0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 19      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|dout_int[5]                                                                                                                              ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|Selector1~0                                                                                                                                   ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_END_FRM                                                                                                                                                           ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|empty_flag                                                                                                                                         ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_req_rsc_shift~1                                                                                                                                                    ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|run~0                                                                                                                                                                                                                                                                                           ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|always0~1                                                                                                                                                                                                                           ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_sel[1]                                                                                                                                                                                                                    ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_rdv                                                                                                                             ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[3]                                                                                                                                           ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|dgb_ac_access_gnt_r                                                                                                                                                                                       ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_relax                                                                                                                                ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_gen:cmd_gen_inst|int_col_and_bank_width[0]                                                                                                                                                                    ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_iw[21]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                                                                                                                                                                                                                                                                                                                                    ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[1]                                                                                                                                                                                                                                                                                                                                                                    ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|scan_clk                                                                                                                                                                                                                                                  ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_address[8]                                                                                                                                                                                                                                                                                                                                                   ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_sel[0]                                                                                                                                                                                                                    ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_data_tcm_store_caused_stale_load_data                                                                                                                                                                                                                                                                                                                                                                                                               ; 18      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|din_reg2[9]                                                                                                                              ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|dout_int[8]                                                                                                                              ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|dout_int[9]                                                                                                                              ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|dout_int[6]                                                                                                                              ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|dout_int[7]                                                                                                                              ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|dout_int[3]                                                                                                                              ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|state~28                                                                                                                                                         ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|tx_ethernet_mode_reg2                                                                                                                                                                                         ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_iw[21]                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|Equal343~0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.valid_result                                                                                                                                     ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_seek_cdvw                                                                                                                               ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr~15                                                                                                                                                                                                                                                                                         ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_1100_step                                                                                                                                       ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|Equal1~3                                                                                                                                                               ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_flush_all~0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_pteaddr_reg_vpn[3]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_pteaddr_reg_vpn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|comb~1                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|pb_dma_to_descriptor_memory_s1_in_a_read_cycle~3                                                                                                                                                                                                                                                                                                                                     ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|always35~4                                                                                                                                                                                                       ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|always35~3                                                                                                                                                                                                       ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|always35~2                                                                                                                                                                                                       ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|always35~1                                                                                                                                                                                                       ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|always35~0                                                                                                                                                                                                       ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|pb_dma_to_descriptor_memory_s1_in_a_read_cycle~1                                                                                                                                                                                                                                                                                                                                     ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[15]                                                                                                                                                                                                                                                                                                                                                ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[14]                                                                                                                                                                                                                                                                                                                                                ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[13]                                                                                                                                                                                                                                                                                                                                                ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_slow_ld_data_sign_bit~0                                                                                                                                                                                                                                                                                                                                                                                                                             ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_tlbmisc_reg_way[0]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 17      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                             ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                             ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a0~porta_address_reg1FITTER_CREATED_FF                                                                                                                                                             ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a0~porta_address_reg0FITTER_CREATED_FF                                                                                                                                                             ; 16      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|din_reg[0]                                                                                                                               ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|dout_int[0]                                                                                                                              ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|dout_int[1]                                                                                                                              ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|state.STM_TYP_FRM                                                                                                                                                ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|always3~1                                                                                                                                                        ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_length[15]~0                                                                                                                              ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|LessThan0~3                                                                                                                                   ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[15]~1                                                                                                                                          ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|always11~4                                                                                                                                                 ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_ability_reg~1                                                                                                                                                                         ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[7]~0                                                                                                                                                                                                                    ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|dffe6                                                                                                                                                                                                                                    ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[15]~0                                                                                                                           ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|reg_rd_rx                                                                                                                                                                                                       ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|Equal10~0                                                                                                                                                                                                                ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|always27~1                                                                                                                                                                                                               ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|ff_rx_data_reg~1                                                                                                                                                                  ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_rx:the_uart_rx|always2~0                                                                                                                                                                                                                                                                                                                                                                                                                       ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always12~0                                                                                                                                                                                                         ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always10~0                                                                                                                                                                                                         ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_m1_arbitrator:the_pb_cpu_to_fsm_m1|always1~0                                                                                                                                                                                                                                                                                                                                                                                                        ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|timer_1ms:the_timer_1ms|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                        ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|timer_1ms:the_timer_1ms|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                        ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io_m1_arbitrator:the_pb_cpu_to_io_m1|pb_cpu_to_io_m1_readdata[16]~14                                                                                                                                                                                                                                                                                                                                                                                    ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io_m1_arbitrator:the_pb_cpu_to_io_m1|pb_cpu_to_io_m1_readdata~4                                                                                                                                                                                                                                                                                                                                                                                         ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io_m1_arbitrator:the_pb_cpu_to_io_m1|pb_cpu_to_io_m1_readdata~3                                                                                                                                                                                                                                                                                                                                                                                         ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io_m1_arbitrator:the_pb_cpu_to_io_m1|pb_cpu_to_io_m1_readdata~2                                                                                                                                                                                                                                                                                                                                                                                         ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|remaining_transactions~0                                                                                                                                                                                                                                                                                                                                                                                ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|single_transfer                                                                                                                                                                                                                                                                                                                                                                                         ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_phs_shft_end                                                                                                                                                       ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_regs:the_uart_regs|divisor_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                           ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|Equal342~0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|Equal346~0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|Equal345~0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|Equal344~0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|delayed_run                                                                                                                                                                                                                                                                                               ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                                                                                                                                                                              ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|transactions_left_to_post~3                                                                                                                                                                                                                                                                                                                                                                             ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|transactions_left_to_post~1                                                                                                                                                                                                                                                                                                                                                                             ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|counter[15]~2                                                                                                                                                                                                                                                                                                                                                                                         ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_m_write:the_sgdma_rx_m_write|counter[15]~1                                                                                                                                                                                                                                                                                                                                                                                         ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Equal12~1                                                                                                                                                              ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|state.STM_TYP_CF_C2B                                                                                                                                             ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|state.STM_TYP_CF_C1C                                                                                                                                             ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_tx:the_uart_tx|always4~0                                                                                                                                                                                                                                                                                                                                                                                                                       ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top_s1_arbitrator:the_ddr3_top_s1|rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1_module:rdv_fifo_for_pb_cpu_to_ddr3_top_m1_to_ddr3_top_s1|always65~0                                                                                                                                                                                                                                                                                                      ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_data_ram_ld_byte2_data[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                         ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_wr_data_unfiltered[9]~0                                                                                                                                                                                                                                                                                                                                                                                                                             ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_src2[31]~0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|Selector20~0                                                                                                                                                   ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp                                                                                                                         ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_0011_step                                                                                                                                       ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[2]                                                                                                                                           ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|timeout_counter_clear                                                                                                                                                  ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|Selector468~2                                                                                                                                                        ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_iw[6]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state.STM_TYP_HOST_RD_WR_ADDR                                                                                                                                                                                                  ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_iw[1]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_iw[2]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_read                                                                                                                                                                                                                                                                                                                                                                                             ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][12]                                                                                                                                                                              ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|tracking_update_due                                                                                                                                                    ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|time_to_write~0                                                                                                                                                                                                                                                                                                                                                                                            ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1_module:rdv_fifo_for_cpu_data_master_to_pb_cpu_to_ddr3_top_s1|always69~0                                                                                                                                                                                                                                                                          ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|comb~0                                                                                                                                                                                                                                                                                                                                                                               ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_valid                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ctl_init_success                                                                                                                                                                                          ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_s1_arbitrator:the_pb_cpu_to_fsm_s1|cpu_instruction_master_qualified_request_pb_cpu_to_fsm_s1~0                                                                                                                                                                                                                                                                                                                                                      ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[12]                                                                                                                                                                                                                                                                                                                                                ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[11]                                                                                                                                                                                                                                                                                                                                                ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|led_pio:the_led_pio|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart_s1_arbitrator:the_uart_s1|pb_cpu_to_io_m1_requests_uart_s1~1                                                                                                                                                                                                                                                                                                                                                                                                 ; 16      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_tlbmisc_reg_way[1]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 16      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|din_reg2[8]                                                                                                                              ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|din_reg2[7]                                                                                                                              ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|rx_match_reg~1                                                                                                                                                                           ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|kchar_int                                                                                                                                                        ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|always30~1                                                                                                                                                                                                               ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_wren_int                                                                                                                                                ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|clk_ena                                                                                                                                                                                                         ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[0]                                                                                                                                                      ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|Equal1~0                                                                                                                                                                                                                                                                                        ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|timer_1ms:the_timer_1ms|Equal6~2                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always0~0                                                                                                                                                                                                          ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_seek_cdvw                                                                                                                          ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|timeout_counter_enable                                                                                                                                                 ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[15]~1                                                                                                                                                                                                                      ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_t7f:auto_generated|counter_reg_bit[0]                                                                                                                                                                                                                                                ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_t7f:auto_generated|counter_reg_bit[0]                                                                                                                                                                                                                                                ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|state.s_zq_cal_short                                                                                                                                                 ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|state.s_access_precharge                                                                                                                                             ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_exc_allowed                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state.STM_TYP_HOST_WR_WR_ADDR                                                                                                                                                                                                  ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_bank[2]                                                                                                                                                                                                  ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0                                                                                                                                                                                                                                                                  ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|sgdma_tx_descriptor_write_granted_pb_dma_to_descriptor_memory_s1~0                                                                                                                                                                                                                                                                                                                   ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_bank_addr_r[2]                                                                                                                                                                                                ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_bank_addr_r[1]                                                                                                                                                                                                ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_bank_addr_r[0]                                                                                                                                                                                                ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_s1_arbitrator:the_pb_cpu_to_fsm_s1|pb_cpu_to_fsm_s1_arb_addend[0]                                                                                                                                                                                                                                                                                                                                                                                   ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_s1_arbitrator:the_pb_cpu_to_fsm_s1|pb_cpu_to_fsm_s1_arb_addend[1]                                                                                                                                                                                                                                                                                                                                                                                   ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_s1_arbitrator:the_pb_cpu_to_fsm_s1|cpu_data_master_qualified_request_pb_cpu_to_fsm_s1                                                                                                                                                                                                                                                                                                                                                               ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|Selector4~2                                                                                                                                                      ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[5]                                                                                 ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[7]                                                                                   ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[5]                                                                                   ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[4]                                                                                   ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|ac_state.s_2                                                                                                                                                         ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_tlbmisc_reg_way[2]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                                                                                                                                                                                                                                      ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                                                                                                                                                                                                                                      ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|Add2~21                                                                                                                                                                                                                                                                                                                                                                              ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|Add2~5                                                                                                                                                                                                                                                                                                                                                                               ; 15      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a0~portb_address_reg1FITTER_CREATED_FF                                                                                                                                                             ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a0~portb_address_reg0FITTER_CREATED_FF                                                                                                                                                             ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a0~porta_address_reg1FITTER_CREATED_FF                                                                                                                                                             ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a0~porta_address_reg0FITTER_CREATED_FF                                                                                                                                                             ; 14      ;
; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 14      ;
; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 14      ;
; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|din_reg[1]                                                                                                                               ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|din_reg2[6]                                                                                                                              ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|valid_wreq                                                    ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|valid_wreq                                                    ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|dffe6                                                                                                                                                                                                                                    ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|timer_1ms:the_timer_1ms|Equal6~3                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|Equal1~1                                                                                                                                                                                                                                                                                        ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[1]                                                                                                                                                      ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state~5                                                                                                                                                         ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|control_status_slave_which_resides_within_sgdma_rx:the_control_status_slave_which_resides_within_sgdma_rx|Equal0~0                                                                                                                                                                                                                                                                                        ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|received_data_counter~1                                                                                                                                                                                                                                                                                                                                                                                 ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|always73~0                                                                                                                                                         ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|WideOr34~0                                                                                                                                                           ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|state.STM_TYP_CF_C1B                                                                                                                                             ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|_~0                                                                                                               ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|controlbitsfifo_wrreq                                                                                                                                                                                                                                                                                     ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|controlbitsfifo_wrreq                                                                                                                                                                                                                                                                                     ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|valid_rreq                                                                                                                                                                                                                                                                                        ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_iw[9]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_state[3]                                                                                                                                                                                                                                                                                                                                                                                         ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_wd_lat                                                                                                                          ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_seek_cdvw                                                                                                                                             ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_pteaddr_reg_vpn[0]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_pteaddr_reg_vpn[1]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|WideOr0~0                                                                                                                                                              ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm:the_pb_cpu_to_fsm|pb_cpu_to_fsm_upstream_adapter:the_pb_cpu_to_fsm_upstream_adapter|s1_readdatavalid                                                                                                                                                                                                                                                                                                                                                ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_status_reg_u                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_a                                                                                                                                                                                                                                                                    ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_write_which_resides_within_sgdma_tx:the_descriptor_write_which_resides_within_sgdma_tx|descriptor_write_write                                                                                                                                                                                                                                                                                  ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|cpu_instruction_master_qualified_request_pb_cpu_to_ddr3_top_s1~0                                                                                                                                                                                                                                                                                                                                       ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|cpu_data_master_qualified_request_pb_cpu_to_ddr3_top_s1                                                                                                                                                                                                                                                                                                                                                ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr3_top_phy_alt_mem_phy_ac:ddr.addr[0].addr_struct|ac_l~1                                                                                                                                                                               ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                                                                                                                                                                                ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart_s1_arbitrator:the_uart_s1|pb_cpu_to_io_m1_requests_uart_s1~0                                                                                                                                                                                                                                                                                                                                                                                                 ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[4]                                                                                 ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[3]                                                                                 ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[2]                                                                                 ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[6]                                                                                 ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[7]                                                                                 ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[6]                                                                                   ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[3]                                                                                   ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[1]                                                                                   ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[2]                                                                                   ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.found_a_good_edge                                                                                                                                       ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|ac_state.s_12                                                                                                                                                        ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_tlbmisc_reg_way[3]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 14      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                                                                                                                                                                                                                                                      ; 14      ;
; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[1]                                                                                                                                                 ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|align_det[2]                                                                                                                             ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_rx_converter:U_RXC|ff_wren                                                                                                                                                                           ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_wait                                                                                                                                                ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|tx_clkena_reg                                                                                                                                                                                                  ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|eth_speed_reg2[0]                                                                                                                                                                                               ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|eth_speed_reg2[1]                                                                                                                                                                                               ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|ff_wren                                                                                                                                                                                                         ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv[5]~0                                                                                                                                          ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[2]                                                                                                                                                      ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_delta[6]                                                                                                                                          ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always20~0                                                                                                                                                                                                         ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|always9~0                                                                                                                                                                         ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                        ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|Equal11~1                                                                                                                                                              ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_dcache_management_wr_en~0                                                                                                                                                                                                                                                                                                                                                                                                                        ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_iw[6]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_state[4]                                                                                                                                                                                                                                                                                                                                                                                         ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|afi_wlat_r[0]                                                                                                                                                                                                            ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_mtp                                                                                                                             ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_wait_admin                                                                                                                                            ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|dgrb_state_proc~0                                                                                                                                                      ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|addr_cmd~1                                                                                                                                                           ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|clr_break_line                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|ic_tag_clr_valid_bits_nxt~0                                                                                                                                                                                                                                                                                                                                                                                                                           ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][12]                                                                                                                                                                              ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][12]                                                                                                                                                                              ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][11]                                                                                                                                                                              ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|process_4~1                                                                                                                                                                                               ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|WideOr1~0                                                                                                                                                              ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_timing_param:timing_param_inst|add_lat_on                                                                                                                                                     ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_tx:the_uart_tx|do_load_shifter                                                                                                                                                                                                                                                                                                                                                                                                                 ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_valid_from_E                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory_s1_arbitrator:the_pb_dma_to_descriptor_memory_s1|pb_dma_to_descriptor_memory_s1_slavearbiterlockenable                                                                                                                                                                                                                                                                                                                                ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_write_which_resides_within_sgdma_rx:the_descriptor_write_which_resides_within_sgdma_rx|descriptor_write_write                                                                                                                                                                                                                                                                                  ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~2                                                                                                                                                                                                                                                                                                                                                                                              ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_arb_addend[1]                                                                                                                                                                                                                                                                                                                                                                       ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|pb_cpu_to_io_m1_requests_descriptor_memory_s1~0                                                                                                                                                                                                                                                                                                                                                          ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_descriptor_memory:the_pb_dma_to_descriptor_memory|pb_dma_to_descriptor_memory_downstream_adapter:the_pb_dma_to_descriptor_memory_downstream_adapter|m1_chipselect                                                                                                                                                                                                                                                                                       ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[1]                                                                                 ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[0]                                                                                 ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[0]                                                                                   ; 13      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|finished_state                                                                                                                                                       ; 13      ;
; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 12      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|din_reg[2]                                                                                                                               ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|din_reg2[5]                                                                                                                              ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_gray_cnt:U_RD|always1~0                                                                                                                                                   ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|sync                                                                                                                                     ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[1].u|dreg[2]                                                                                                                               ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u|dreg[2]                                                                                                                               ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_std_synchronizer:U_SYNC_1|dreg[2]                                                                                                                                                                                                  ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_en_s[1]                                                                                                                                                 ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_tx_converter:U_TXCV|ff_rden                                                                                                                                                                          ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|an_enable                                                                                                                                                                                                                ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|control_status_slave_which_resides_within_sgdma_tx:the_control_status_slave_which_resides_within_sgdma_tx|Equal2~0                                                                                                                                                                                                                                                                                        ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[3]                                                                                                                                                      ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv_found                                                                                                                                         ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_rx:the_uart_rx|got_new_char                                                                                                                                                                                                                                                                                                                                                                                                                    ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|always21~0                                                                                                                                                                                                               ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|m_readfifo_rdreq                                                                                                                                                                                                                                                                                                                                                                                ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|empty_dff                                                                                                                                                                                                                    ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_rsc_drift[7]                                                                                                                                            ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|Selector437~0                                                                                                                                                        ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_rewind_phase                                                                                                                            ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|Equal4~7                                                                                                                                                           ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|Equal4~6                                                                                                                                                           ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|Equal4~5                                                                                                                                                           ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|Equal4~4                                                                                                                                                           ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|Equal4~3                                                                                                                                                           ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|Equal4~2                                                                                                                                                           ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|Equal4~1                                                                                                                                                           ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_bank_timer:bank_timer_inst|Equal4~0                                                                                                                                                           ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|Selector2~0                                                                                                                                                      ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|state.STM_TYP_CF_C2C                                                                                                                                             ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|tx_even_int                                                                                                                                                      ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|always0~0                                                                                                                                                                                                                           ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|valid_rreq                                                                                                                                                                                                                                                                                        ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_iw[7]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_read:the_sgdma_tx_m_read|m_read_state[2]                                                                                                                                                                                                                                                                                                                                                                                         ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgwb:dgwb|Equal1~0                                                                                                                                                               ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_idle                                                                                                                                 ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|Selector529~0                                                                                                                                                        ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[2]                                                                                                                                                             ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[1]                                                                                                                                                                              ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|always1~0                                                                                                                                                                                                                           ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_exc_break                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|D_ic_fill_starting_d1                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_iw[5]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_src2[0]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_src2[1]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_src2[2]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][12]                                                                                                                                                                              ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][11]                                                                                                                                                                              ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][11]                                                                                                                                                                              ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][11]                                                                                                                                                                              ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_bank[1]                                                                                                                                                                                                  ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_idle                                                                                                                                                      ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_alu_result[6]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_alu_result[7]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_alu_result[8]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_alu_result[9]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_alu_result[5]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_fill_starting~0                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_norm_intr_req                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_hbreak_req                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_dma_to_ddr3_top:the_pb_dma_to_ddr3_top|pb_dma_to_ddr3_top_downstream_adapter:the_pb_dma_to_ddr3_top_downstream_adapter|m1_chipselect                                                                                                                                                                                                                                                                                                                           ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top:the_pb_cpu_to_ddr3_top|pb_cpu_to_ddr3_top_downstream_adapter:the_pb_cpu_to_ddr3_top_downstream_adapter|m1_chipselect                                                                                                                                                                                                                                                                                                                           ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always22~0                                                                                                                                                                                                         ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm_s1_arbitrator:the_pb_cpu_to_fsm_s1|pb_cpu_to_fsm_s1_read                                                                                                                                                                                                                                                                                                                                                                                            ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|descriptor_memory_s1_arbitrator:the_descriptor_memory_s1|descriptor_memory_s1_slavearbiterlockenable                                                                                                                                                                                                                                                                                                                                                              ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|d1_reasons_to_wait                                                                                                                                                                                                                                                                                                                                                                                         ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|ac_state.s_4                                                                                                                                                         ; 12      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|ac_state.s_11                                                                                                                                                        ; 12      ;
; sld_hub:auto_hub|Equal9~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 11      ;
; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[0]                                                                                                                                                 ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[2]                                                                                                                                                 ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|LessThan0~2                                                                                                           ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|state.STM_TYP_NEG                                                                                                                                                                                              ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|state.STM_TYP_POS                                                                                                                                                                                              ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_sync:U_SYNC|always2~3                                                                                                                                                                ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|desc_reg_en                                                                                                                                                                                                                                                                                               ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|desc_reg_en                                                                                                                                                                                                                                                                                               ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_autoneg:U_AUTONEG|an_done                                                                                                                                                                                  ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|frame_int[0]                                                                                                                                                     ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|char_err_int                                                                                                                                                     ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_tx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_t7f:auto_generated|counter_reg_bit[0] ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo|scfifo:descriptor_read_which_resides_within_sgdma_rx_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_t7f:auto_generated|counter_reg_bit[0] ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_mii_rx_if_pcs:U_MII_IF|state.STM_TYP_NEG                                                                                                                                                             ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_mii_rx_if_pcs:U_MII_IF|state.STM_TYP_POS                                                                                                                                                             ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_mimic:mmc|mimic_state.000                                                                                                                                                                                                                                               ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[7]                                                                                                                                             ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[6]                                                                                                                                             ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[5]                                                                                                                                             ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[4]                                                                                                                                             ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[3]                                                                                                                                             ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[2]                                                                                                                                             ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[1]                                                                                                                                             ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_data_int[0]                                                                                                                                             ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_desc_address_fifo:the_sgdma_tx_desc_address_fifo|scfifo:sgdma_tx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_rreq                                                                                                                                                                                                                                                                                                   ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_desc_address_fifo:the_sgdma_rx_desc_address_fifo|scfifo:sgdma_rx_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_rreq                                                                                                                                                                                                                                                                                                   ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[7]                                                                                                                                                               ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|data_din[35]~0                                                                                                                                                                    ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|LessThan0~2                                                                                                          ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always22~1                                                                                                                                                                                                         ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always26~0                                                                                                                                                                                                         ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always18~0                                                                                                                                                                                                         ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always14~0                                                                                                                                                                                                         ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always28~0                                                                                                                                                                                                         ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always20~1                                                                                                                                                                                                         ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always24~0                                                                                                                                                                                                         ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|if_mode[0]                                                                                                                                                                                                               ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|LessThan0~2                                                                                                           ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|LessThan0~2                                                                                                          ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always16~0                                                                                                                                                                                                         ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[17]                                                                                                                                                                                                                                                                                                                                                ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[18]                                                                                                                                                                                                                                                                                                                                                ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[25]                                                                                                                                                                                                                                                                                                                                                ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|uart:the_uart|uart_rx:the_uart_rx|do_start_rx                                                                                                                                                                                                                                                                                                                                                                                                                     ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|shift_in_mmc_seq_value~0                                                                                                                                               ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|full_flag                                                                                                                                      ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_reset_cdvw                                                                                                                              ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_test_dq                                                                                                                            ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|Selector438~0                                                                                                                                                        ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|always2~0                                                                                                                                                                                                                      ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                        ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|admin_req_extended                                                                                                                                                   ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_timer_wrapper:bank_timer_wrapper_inst|alt_ddrx_rank_monitor:rank_monitor_inst|int_enter_power_saving_ready~0                                                                                                                                 ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|state.STM_TYP_CF_C2A                                                                                                                                             ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|Selector4~0                                                                                                                                                      ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|altera_std_synchronizer:U_SYNC_1|dreg[2]                                                                                                                         ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|W_pteaddr_reg_vpn_wr_en~0                                                                                                                                                                                                                                                                                                                                                                                                                             ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_vpn_persistent[10]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_vpn_persistent[9]                                                                                                                                                                                                                                                                                                                                                                                                                           ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_vpn_persistent[13]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_vpn_persistent[1]                                                                                                                                                                                                                                                                                                                                                                                                                           ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_vpn_persistent[0]                                                                                                                                                                                                                                                                                                                                                                                                                           ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_vpn_persistent[2]                                                                                                                                                                                                                                                                                                                                                                                                                           ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_vpn_persistent[11]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_vpn_persistent[12]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_vpn_persistent[4]                                                                                                                                                                                                                                                                                                                                                                                                                           ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_vpn_persistent[3]                                                                                                                                                                                                                                                                                                                                                                                                                           ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_vpn_persistent[5]                                                                                                                                                                                                                                                                                                                                                                                                                           ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_vpn_persistent[14]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_vpn_persistent[15]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_vpn_persistent[17]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_vpn_persistent[16]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_vpn_persistent[7]                                                                                                                                                                                                                                                                                                                                                                                                                           ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_vpn_persistent[6]                                                                                                                                                                                                                                                                                                                                                                                                                           ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_vpn_persistent[8]                                                                                                                                                                                                                                                                                                                                                                                                                           ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_vpn_persistent[18]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|utlb_fill_vpn_persistent[19]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_inst_result[2]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_inst_result[8]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_inst_result[9]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_inst_result[10]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|Selector469~1                                                                                                                                                        ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[3]                                                                                                                                                                              ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[2]                                                                                                                                                                              ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[0]                                                                                                                                                                              ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_tx:U_TX|altera_tse_tx_encapsulation:U_FRM|kchar                                                                                                                                                            ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[0]~0                                                                                                                                                                                                                                                                                                                                                                     ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|E_iw[7]                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_alu_result[12]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_alu_result[13]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_alu_result[14]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|process_4~2                                                                                                                                                                                               ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|state.s_read_mtp                                                                                                                                                       ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|last_state.s_read_mtp                                                                                                                                                  ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|Equal0~1                                                                                                                                                               ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_alu_result[10]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_alu_result[11]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|timer_1ms:the_timer_1ms|period_l_wr_strobe~0                                                                                                                                                                                                                                                                                                                                                                                                                      ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|pb_cpu_to_ddr3_top_s1_arb_addend[0]                                                                                                                                                                                                                                                                                                                                                                    ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_ddr3_top_s1_arbitrator:the_pb_cpu_to_ddr3_top_s1|pb_cpu_to_ddr3_top_s1_arb_addend[1]                                                                                                                                                                                                                                                                                                                                                                    ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_ctrl:ctrl|state.s_reset                                                                                                                                                          ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|ic_fill_tag[16]                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                                                                                    ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tb_fsm_avalon_slave_arbitrator:the_tb_fsm_avalon_slave|tb_fsm_avalon_slave_end_xfer~0                                                                                                                                                                                                                                                                                                                                                                             ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_fsm:the_pb_cpu_to_fsm|pb_cpu_to_fsm_downstream_adapter:the_pb_cpu_to_fsm_downstream_adapter|m1_address[25]                                                                                                                                                                                                                                                                                                                                              ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_sync:U_SYNC|rx_even_int                                                                                                                                                              ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|ac_state.s_6                                                                                                                                                         ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|Add22~6                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 11      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~portb_address_reg6FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                     ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ram_block1a10~portb_address_reg7FITTER_CREATED_FF                                                                                                                                                                                                                                                                                                                     ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[10]~FITTER_CREATED_COMB_LOGIC_3                                                                                                                                                                                                                                                                                                                                   ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[10]~FITTER_CREATED_COMB_LOGIC_2                                                                                                                                                                                                                                                                                                                                   ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[10]~FITTER_CREATED_COMB_LOGIC_1                                                                                                                                                                                                                                                                                                                                   ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[10]~FITTER_CREATED_COMB_LOGIC                                                                                                                                                                                                                                                                                                                                     ; 10      ;
; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_reset_synchronizer_chain[0]                                                                                                                                                                                                                                                                                                              ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[10]                                                                                                             ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[9]                                                                                                              ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                                                                                                              ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[7]                                                                                                              ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                                                                                                              ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[5]                                                                                                              ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[4]                                                                                                              ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[3]                                                                                                              ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[2]                                                                                                              ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[1]                                                                                                              ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|b_out[0]                                                                                                              ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|Selector3~0                                                                                                                                                      ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|dout_int~6                                                                                                                               ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|din_reg[3]                                                                                                                               ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_align_sync:U_ALIGN|din_reg2[4]                                                                                                                              ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_dec10b8b:U_DECOD|altera_tse_dec_func:U_DEC|kout_5b_neg                                                                                                                                  ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|preamb_run[0]                                                                                                                                              ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_pcs:U_PCS|altera_tse_top_rx:U_RX|altera_tse_rx_encapsulation:U_FRM|frame_int[3]                                                                                                                                                     ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|always8~0                                                                                                                                                                                                      ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[9]                                                                                                                                                               ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|frm_length_reg[6]                                                                                                                                                               ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|enable_rx_reg3                                                                                                                                             ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|reg_cnt[0]                                                                                                                                                                      ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr3_top_phy_alt_mem_phy_seq:seq_inst|ddr3_top_phy_alt_mem_phy_admin:admin|refresh_count~1                                                                                                                                                      ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[19]                                                                                                                                                                                                                                                                                                                                                ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[20]                                                                                                                                                                                                                                                                                                                                                ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[22]                                                                                                                                                                                                                                                                                                                                                ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[24]                                                                                                                                                                                                                                                                                                                                                ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[26]                                                                                                                                                                                                                                                                                                                                                ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|pb_cpu_to_io:the_pb_cpu_to_io|pb_cpu_to_io_downstream_adapter:the_pb_cpu_to_io_downstream_adapter|m1_writedata[23]                                                                                                                                                                                                                                                                                                                                                ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                             ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                             ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                             ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[3]                                                                                                             ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[4]                                                                                                             ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[5]                                                                                                             ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[6]                                                                                                             ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[7]                                                                                                             ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                             ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[9]                                                                                                             ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[10]                                                                                                            ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[10]                                                                                                             ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[9]                                                                                                              ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[8]                                                                                                              ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[7]                                                                                                              ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[6]                                                                                                              ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[5]                                                                                                              ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[4]                                                                                                              ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[3]                                                                                                              ; 10      ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|b_out[2]                                                                                                              ; 10      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------------+--------------+------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9K blocks ; M144K blocks ; MLAB cells ; MIF                             ; Location                                                                                                                                       ; Duty Cycle Dependency ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------------+--------------+------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_5bj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1          ; 0            ; 0          ; cpu_bht_ram.mif                 ; M9K_X62_Y47_N0                                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_s5j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8192         ; 32           ; 8192         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 8192                        ; 32                          ; 8192                        ; 32                          ; 262144              ; 0          ; 2            ; 0          ; None                            ; M144K_X93_Y49_N0, M144K_X93_Y41_N0                                                                                                             ; off                   ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_l8j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 19           ; 1024         ; 19           ; yes                    ; no                      ; yes                    ; no                      ; 19456  ; 1024                        ; 19                          ; 1024                        ; 19                          ; 19456               ; 3          ; 0            ; 0          ; cpu_dc_tag_ram.mif              ; M9K_X62_Y57_N0, M9K_X62_Y56_N0, M9K_X62_Y54_N0                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_llg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1          ; 0            ; 0          ; None                            ; M9K_X62_Y53_N0                                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_66h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8192         ; 32           ; 8192         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 8192                        ; 32                          ; 8192                        ; 32                          ; 262144              ; 0          ; 2            ; 0          ; None                            ; M144K_X22_Y41_N0, M144K_X22_Y49_N0                                                                                                             ; off                   ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_usj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 25           ; 1024         ; 25           ; yes                    ; no                      ; yes                    ; no                      ; 25600  ; 1024                        ; 25                          ; 1024                        ; 25                          ; 25600               ; 3          ; 0            ; 0          ; cpu_ic_tag_ram.mif              ; M9K_X62_Y58_N0, M9K_X57_Y55_N0, M9K_X62_Y55_N0                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_9na2:auto_generated|ALTSYNCRAM                                                                                                                                                                                                              ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2          ; 0            ; 0          ; cpu_ociram_default_contents.mif ; M9K_X49_Y58_N0, M9K_X49_Y59_N0                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5pi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1          ; 0            ; 0          ; cpu_rf_ram_a.mif                ; M9K_X62_Y49_N0                                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6pi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1          ; 0            ; 0          ; cpu_rf_ram_b.mif                ; M9K_X57_Y49_N0                                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 46           ; 256          ; 46           ; yes                    ; no                      ; yes                    ; no                      ; 11776  ; 256                         ; 46                          ; 256                         ; 46                          ; 11776               ; 1          ; 0            ; 40         ; None                            ; M9K_X72_Y51_N0, LAB_X75_Y54_N0, LAB_X73_Y53_N0, LAB_X75_Y53_N0, LAB_X73_Y54_N0                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|ALTSYNCRAM                                                            ; MLAB ; Simple Dual Port ; --           ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048   ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 0          ; 0            ; 32         ; None                            ; LAB_X45_Y66_N0, LAB_X45_Y67_N0, LAB_X47_Y67_N0, LAB_X47_Y66_N0                                                                                 ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_1961:auto_generated|a_dpfifo_vv21:dpfifo|altsyncram_evd1:FIFOram|ALTSYNCRAM                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 64           ; 256          ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 256                         ; 64                          ; 256                         ; 64                          ; 16384               ; 2          ; 0            ; 0          ; None                            ; M9K_X49_Y76_N0, M9K_X49_Y74_N0                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|altsyncram:altsyncram_component|altsyncram_1um1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                              ; MLAB ; Simple Dual Port ; --           ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 0          ; 0            ; 2          ; None                            ; LAB_X102_Y95_N0                                                                                                                                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|altsyncram:altsyncram_component|altsyncram_1um1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                              ; MLAB ; Simple Dual Port ; --           ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 0          ; 0            ; 2          ; None                            ; LAB_X40_Y95_N0                                                                                                                                 ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_tdm1:auto_generated|ALTSYNCRAM                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1          ; 0            ; 0          ; None                            ; M9K_X57_Y80_N0                                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                           ; MLAB ; Simple Dual Port ; --           ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0          ; 0            ; 32         ; None                            ; LAB_X99_Y94_N0, LAB_X102_Y92_N0                                                                                                                ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                           ; MLAB ; Simple Dual Port ; --           ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0          ; 0            ; 32         ; None                            ; LAB_X40_Y92_N0, LAB_X40_Y94_N0                                                                                                                 ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_72g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Single Port      ; Single Clock ; 2048         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 65536  ; 2048                        ; 32                          ; --                          ; --                          ; 65536               ; 8          ; 0            ; 0          ; descriptor_memory.hex           ; M9K_X49_Y52_N0, M9K_X49_Y54_N0, M9K_X42_Y54_N0, M9K_X42_Y50_N0, M9K_X42_Y51_N0, M9K_X42_Y53_N0, M9K_X49_Y51_N0, M9K_X49_Y53_N0                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|dpram_ki21:FIFOram|altsyncram_oul1:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1          ; 0            ; 0          ; None                            ; M9K_X32_Y51_N0                                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_go21:auto_generated|a_dpfifo_nu21:dpfifo|dpram_ki21:FIFOram|altsyncram_oul1:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1          ; 0            ; 0          ; None                            ; M9K_X32_Y52_N0                                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ALTSYNCRAM                                                                                                                                                                               ; MLAB ; Simple Dual Port ; --           ; 4            ; 8            ; 4            ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 32     ; 4                           ; 8                           ; 4                           ; 8                           ; 32                  ; 0          ; 0            ; 8          ; None                            ; LAB_X33_Y58_N0                                                                                                                                 ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2            ; 104          ; 2            ; 104          ; yes                    ; no                      ; yes                    ; yes                     ; 208    ; 2                           ; 42                          ; 2                           ; 42                          ; 84                  ; 1          ; 0            ; 6          ; None                            ; M9K_X42_Y58_N0, LAB_X37_Y60_N0                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_status_token_fifo:the_sgdma_rx_status_token_fifo|scfifo:sgdma_rx_status_token_fifo_status_token_fifo|scfifo_v531:auto_generated|a_dpfifo_6c31:dpfifo|altsyncram_2od1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2            ; 24           ; 2            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 48     ; 2                           ; 24                          ; 2                           ; 24                          ; 48                  ; 1          ; 0            ; 0          ; None                            ; M9K_X42_Y55_N0                                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ALTSYNCRAM                                                                                                                                                                               ; MLAB ; Simple Dual Port ; --           ; 3            ; 16           ; 3            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 48     ; 3                           ; 6                           ; 3                           ; 6                           ; 18                  ; 0          ; 0            ; 6          ; None                            ; LAB_X43_Y56_N0                                                                                                                                 ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ALTSYNCRAM                                                                                                                                                                               ; MLAB ; Simple Dual Port ; --           ; 4            ; 14           ; 4            ; 14           ; yes                    ; no                      ; yes                    ; no                      ; 56     ; 4                           ; 14                          ; 4                           ; 14                          ; 56                  ; 0          ; 0            ; 14         ; None                            ; LAB_X37_Y57_N0                                                                                                                                 ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ALTSYNCRAM                                                                                                                                                                               ; MLAB ; Simple Dual Port ; --           ; 4            ; 16           ; 4            ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 64     ; 4                           ; 16                          ; 4                           ; 16                          ; 64                  ; 0          ; 0            ; 16         ; None                            ; LAB_X30_Y56_N0                                                                                                                                 ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2            ; 104          ; 2            ; 104          ; yes                    ; no                      ; yes                    ; yes                     ; 208    ; 2                           ; 44                          ; 2                           ; 44                          ; 88                  ; 1          ; 0            ; 8          ; None                            ; M9K_X42_Y57_N0, LAB_X45_Y56_N0                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|altsyncram_4sd1:FIFOram|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 37           ; 64           ; 37           ; yes                    ; no                      ; yes                    ; yes                     ; 2368   ; 64                          ; 37                          ; 64                          ; 37                          ; 2368                ; 1          ; 0            ; 1          ; None                            ; M9K_X57_Y44_N0, LAB_X60_Y44_N0                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_status_token_fifo:the_sgdma_tx_status_token_fifo|scfifo:sgdma_tx_status_token_fifo_status_token_fifo|scfifo_v531:auto_generated|a_dpfifo_6c31:dpfifo|altsyncram_2od1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2            ; 24           ; 2            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 48     ; 2                           ; 24                          ; 2                           ; 24                          ; 48                  ; 1          ; 0            ; 0          ; None                            ; M9K_X49_Y46_N0                                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tlb_miss_ram_1k:the_tlb_miss_ram_1k|altsyncram:the_altsyncram|altsyncram_9t52:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                       ; AUTO ; True Dual Port   ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2          ; 0            ; 0          ; tlb_miss_ram_1k.hex             ; M9K_X62_Y51_N0, M9K_X62_Y52_N0                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_rx_converter:U_RXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_qhh1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 10           ; 16           ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 160    ; 16                          ; 10                          ; 16                          ; 10                          ; 160                 ; 1          ; 0            ; 0          ; None                            ; M9K_X27_Y43_N0                                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|altera_tse_a_fifo_24:U_DSW|altera_tse_sdpm_altsyncram:U_RAM|altsyncram:altsyncram_component|altsyncram_qhh1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 10           ; 16           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 160    ; 16                          ; 10                          ; 16                          ; 10                          ; 160                 ; 1          ; 0            ; 0          ; None                            ; M9K_X42_Y64_N0                                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hnn1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1          ; 0            ; 0          ; None                            ; M9K_X42_Y38_N0                                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_hnn1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1          ; 0            ; 0          ; None                            ; M9K_X42_Y42_N0                                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hkn1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1          ; 0            ; 0          ; None                            ; M9K_X49_Y41_N0                                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_hkn1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1          ; 0            ; 0          ; None                            ; M9K_X42_Y41_N0                                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_timing_adapter32:U_TIMING_ADAPTER|altera_tse_timing_adapter_fifo32:timing_adapter_fifo|altsyncram:mem_rtl_0|altsyncram_aak1:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 41           ; 8            ; 41           ; yes                    ; no                      ; yes                    ; no                      ; 328    ; 8                           ; 41                          ; 8                           ; 41                          ; 328                 ; 2          ; 0            ; 0          ; None                            ; M9K_X42_Y52_N0, M9K_X42_Y56_N0                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_aqj1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 23           ; 512          ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 11776  ; 512                         ; 5                           ; 512                         ; 5                           ; 2560                ; 1          ; 0            ; 0          ; None                            ; M9K_X32_Y43_N0                                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 40           ; 2048         ; 40           ; yes                    ; no                      ; yes                    ; no                      ; 81920  ; 2048                        ; 35                          ; 2048                        ; 35                          ; 71680               ; 9          ; 0            ; 0          ; None                            ; M9K_X32_Y44_N0, M9K_X32_Y45_N0, M9K_X42_Y46_N0, M9K_X42_Y44_N0, M9K_X42_Y45_N0, M9K_X42_Y48_N0, M9K_X32_Y46_N0, M9K_X32_Y48_N0, M9K_X42_Y47_N0 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ALTSYNCRAM ; MLAB ; Simple Dual Port ; --           ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128    ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 0          ; 0            ; 8          ; None                            ; LAB_X35_Y40_N0                                                                                                                                 ;                       ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_4nj1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 2            ; 512          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 1024   ; 512                         ; 2                           ; 512                         ; 2                           ; 1024                ; 1          ; 0            ; 0          ; None                            ; M9K_X57_Y41_N0                                                                                                                                 ; on                    ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_g0k1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 36           ; 2048         ; 36           ; yes                    ; no                      ; yes                    ; no                      ; 73728  ; 2048                        ; 36                          ; 2048                        ; 36                          ; 73728               ; 9          ; 0            ; 0          ; None                            ; M9K_X49_Y42_N0, M9K_X62_Y42_N0, M9K_X62_Y45_N0, M9K_X57_Y43_N0, M9K_X57_Y42_N0, M9K_X49_Y43_N0, M9K_X62_Y44_N0, M9K_X49_Y44_N0, M9K_X57_Y45_N0 ; on                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------------+--------------+------------+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tlb_miss_ram_1k:the_tlb_miss_ram_1k|altsyncram:the_altsyncram|altsyncram_9t52:auto_generated|ALTSYNCRAM                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;




RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|descriptor_memory:the_descriptor_memory|altsyncram:the_altsyncram|altsyncram_72g1:auto_generated|ALTSYNCRAM                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;




+---------------------------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                                ;
+-------------------------------------------------------+-------------+---------------------+-------------------+
; Statistic                                             ; Number Used ; Available per Block ; Maximum Available ;
+-------------------------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)                            ; 0           ; 8                   ; 1288              ;
; Simple Multipliers (12-bit)                           ; 0           ; 6                   ; 966               ;
; Simple Multipliers (18-bit)                           ; 0           ; 4                   ; 644               ;
; Simple Multipliers (36-bit)                           ; 0           ; 2                   ; 322               ;
; Multiply Accumulators (18-bit)                        ; 0           ; 2                   ; 322               ;
; Multiply Accumulator with Chain-out Adders (18-bit)   ; 0           ; 2                   ; 322               ;
; Two-Multipliers Adders (18-bit)                       ; 0           ; 4                   ; 644               ;
; Loopback Multipliers (18-bit)                         ; 0           ; 2                   ; 322               ;
; Four-Multipliers Adders (18-bit)                      ; 0           ; 2                   ; 322               ;
; Four-Multipliers Adder with Chain-out Adders (18-bit) ; 0           ; 2                   ; 322               ;
; Shift DSP Blocks (32-bit)                             ; 1           ; 2                   ; 322               ;
; Double DSP Blocks                                     ; 0           ; 2                   ; 322               ;
; DSP Blocks                                            ; 1           ; --                  ; 161               ;
; DSP Block 18-bit Elements                             ; 4           ; 8                   ; 1288              ;
; Signed Multipliers                                    ; 0           ; --                  ; --                ;
; Unsigned Multipliers                                  ; 0           ; --                  ; --                ;
; Mixed Sign Multipliers                                ; 0           ; --                  ; --                ;
; Variable Sign Multipliers                             ; 4           ; --                  ; --                ;
; Dedicated Shift Register Chains                       ; 0           ; --                  ; --                ;
; Dedicated Output Adder Chains                         ; 0           ; --                  ; --                ;
+-------------------------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------------+-----------------+------------------------+
; Name                                                                                                                                                       ; Mode                     ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Second Adder Register ; Output Register ; Has Output Adder Chain ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------------+-----------------+------------------------+
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_kd73:auto_generated|mac_out5     ; Shift DSP Block (32-bit) ; DSPOUT_X54_Y51_N2  ;                     ; No                             ;                       ;                       ; no                ; no                    ; yes             ; No                     ;
;    ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_kd73:auto_generated|mac_mult1 ;                          ; DSPMULT_X54_Y52_N0 ; Variable            ;                                ; yes                   ; yes                   ;                   ;                       ;                 ;                        ;
;    ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_kd73:auto_generated|mac_mult2 ;                          ; DSPMULT_X54_Y52_N1 ; Variable            ;                                ; yes                   ; yes                   ;                   ;                       ;                 ;                        ;
;    ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_kd73:auto_generated|mac_mult3 ;                          ; DSPMULT_X54_Y51_N0 ; Variable            ;                                ; yes                   ; yes                   ;                   ;                       ;                 ;                        ;
;    ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_kd73:auto_generated|mac_mult4 ;                          ; DSPMULT_X54_Y51_N1 ; Variable            ;                                ; yes                   ; yes                   ;                   ;                       ;                 ;                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------------+-----------------+------------------------+


+--------------------------------------------------------------------------+
; Interconnect Usage Summary                                               ;
+----------------------------------------------+---------------------------+
; Interconnect Resource Type                   ; Usage                     ;
+----------------------------------------------+---------------------------+
; Block interconnects                          ; 23,212 / 696,780 ( 3 % )  ;
; C12 interconnects                            ; 645 / 25,466 ( 3 % )      ;
; C4 interconnects                             ; 10,250 / 471,240 ( 2 % )  ;
; DIFFIOCLKs                                   ; 4 / 32 ( 13 % )           ;
; DQS I/O configuration shift register outputs ; 0 / 104 ( 0 % )           ;
; DQS bus muxes                                ; 4 / 104 ( 4 % )           ;
; DQS-18 I/O buses                             ; 0 / 16 ( 0 % )            ;
; DQS-4 I/O buses                              ; 0 / 104 ( 0 % )           ;
; DQS-9 I/O buses                              ; 2 / 48 ( 4 % )            ;
; Direct links                                 ; 3,698 / 696,780 ( < 1 % ) ;
; GXB block output buffers                     ; 0 / 8,740 ( 0 % )         ;
; Global clocks                                ; 15 / 16 ( 94 % )          ;
; I/O clock divider clock outputs              ; 2 / 104 ( 2 % )           ;
; I/O configuration shift register outputs     ; 0 / 624 ( 0 % )           ;
; Interquad CMU TXRX PMARX outputs             ; 0 / 12 ( 0 % )            ;
; Interquad CMU TXRX PMATX outputs             ; 0 / 12 ( 0 % )            ;
; Interquad TXRX PCLK controls                 ; 0 / 134 ( 0 % )           ;
; Interquad TXRX PCSRX outputs                 ; 0 / 24 ( 0 % )            ;
; Interquad TXRX PCSTX outputs                 ; 0 / 24 ( 0 % )            ;
; Interquad TXRX PMARX outputs                 ; 0 / 28 ( 0 % )            ;
; Interquad TXRX PMATX outputs                 ; 0 / 28 ( 0 % )            ;
; Interquad TXRX clock feedbacks               ; 0 / 12 ( 0 % )            ;
; Interquad TXRX clocks                        ; 0 / 96 ( 0 % )            ;
; Interquad clock inputs                       ; 0 / 88 ( 0 % )            ;
; Interquad clock outputs                      ; 0 / 12 ( 0 % )            ;
; Interquad clocks                             ; 0 / 48 ( 0 % )            ;
; Interquad global PLL clock inputs            ; 0 / 40 ( 0 % )            ;
; Interquad global PLL clocks                  ; 0 / 12 ( 0 % )            ;
; Interquad global clock MUXs                  ; 0 / 8 ( 0 % )             ;
; Interquad quadrant clock MUXs                ; 0 / 16 ( 0 % )            ;
; Interquad reference clock outputs            ; 0 / 6 ( 0 % )             ;
; Local interconnects                          ; 8,808 / 182,400 ( 5 % )   ;
; NDQS bus muxes                               ; 0 / 104 ( 0 % )           ;
; NDQS-18 I/O buses                            ; 0 / 16 ( 0 % )            ;
; NDQS-9 I/O buses                             ; 0 / 48 ( 0 % )            ;
; PLL_RX_TX_LOAD_ENABLEs                       ; 2 / 8 ( 25 % )            ;
; PLL_RX_TX_SCLOCKs                            ; 2 / 8 ( 25 % )            ;
; Periphery clocks                             ; 2 / 176 ( 1 % )           ;
; Quadrant clocks                              ; 9 / 64 ( 14 % )           ;
; R20 interconnects                            ; 736 / 26,410 ( 3 % )      ;
; R20/C12 interconnect drivers                 ; 1,282 / 45,220 ( 3 % )    ;
; R4 interconnects                             ; 18,044 / 794,580 ( 2 % )  ;
; Spine clocks                                 ; 63 / 416 ( 15 % )         ;
+----------------------------------------------+---------------------------+


+-------------------------------------------------------------------+
; LAB Logic Elements                                                ;
+----------------------------------+--------------------------------+
; Number of ALMs  (Average = 8.95) ; Number of LABs  (Total = 1043) ;
+----------------------------------+--------------------------------+
; 1                                ; 29                             ;
; 2                                ; 27                             ;
; 3                                ; 22                             ;
; 4                                ; 25                             ;
; 5                                ; 19                             ;
; 6                                ; 24                             ;
; 7                                ; 12                             ;
; 8                                ; 28                             ;
; 9                                ; 33                             ;
; 10                               ; 824                            ;
+----------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 2.65) ; Number of LABs  (Total = 1043) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 816                            ;
; 1 Clock                            ; 951                            ;
; 1 Clock enable                     ; 331                            ;
; 1 Sync. clear                      ; 102                            ;
; 1 Sync. load                       ; 93                             ;
; 2 Async. clears                    ; 119                            ;
; 2 Clock enables                    ; 212                            ;
; 2 Clocks                           ; 49                             ;
; 3 Clock enables                    ; 95                             ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 21.94) ; Number of LABs  (Total = 1043) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 12                             ;
; 1                                            ; 8                              ;
; 2                                            ; 26                             ;
; 3                                            ; 6                              ;
; 4                                            ; 17                             ;
; 5                                            ; 13                             ;
; 6                                            ; 17                             ;
; 7                                            ; 8                              ;
; 8                                            ; 20                             ;
; 9                                            ; 14                             ;
; 10                                           ; 21                             ;
; 11                                           ; 10                             ;
; 12                                           ; 21                             ;
; 13                                           ; 13                             ;
; 14                                           ; 21                             ;
; 15                                           ; 25                             ;
; 16                                           ; 15                             ;
; 17                                           ; 21                             ;
; 18                                           ; 32                             ;
; 19                                           ; 30                             ;
; 20                                           ; 45                             ;
; 21                                           ; 44                             ;
; 22                                           ; 37                             ;
; 23                                           ; 36                             ;
; 24                                           ; 47                             ;
; 25                                           ; 50                             ;
; 26                                           ; 53                             ;
; 27                                           ; 38                             ;
; 28                                           ; 53                             ;
; 29                                           ; 36                             ;
; 30                                           ; 54                             ;
; 31                                           ; 43                             ;
; 32                                           ; 44                             ;
; 33                                           ; 30                             ;
; 34                                           ; 33                             ;
; 35                                           ; 20                             ;
; 36                                           ; 13                             ;
; 37                                           ; 1                              ;
; 38                                           ; 8                              ;
; 39                                           ; 3                              ;
; 40                                           ; 5                              ;
+----------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+-------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 9.06) ; Number of LABs  (Total = 1043) ;
+-------------------------------------------------+--------------------------------+
; 0                                               ; 32                             ;
; 1                                               ; 54                             ;
; 2                                               ; 70                             ;
; 3                                               ; 48                             ;
; 4                                               ; 57                             ;
; 5                                               ; 53                             ;
; 6                                               ; 49                             ;
; 7                                               ; 63                             ;
; 8                                               ; 57                             ;
; 9                                               ; 72                             ;
; 10                                              ; 65                             ;
; 11                                              ; 69                             ;
; 12                                              ; 74                             ;
; 13                                              ; 44                             ;
; 14                                              ; 57                             ;
; 15                                              ; 42                             ;
; 16                                              ; 25                             ;
; 17                                              ; 26                             ;
; 18                                              ; 36                             ;
; 19                                              ; 18                             ;
; 20                                              ; 26                             ;
; 21                                              ; 4                              ;
; 22                                              ; 1                              ;
; 23                                              ; 1                              ;
+-------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 19.78) ; Number of LABs  (Total = 1043) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 0                              ;
; 2                                            ; 20                             ;
; 3                                            ; 25                             ;
; 4                                            ; 34                             ;
; 5                                            ; 28                             ;
; 6                                            ; 24                             ;
; 7                                            ; 37                             ;
; 8                                            ; 18                             ;
; 9                                            ; 37                             ;
; 10                                           ; 34                             ;
; 11                                           ; 32                             ;
; 12                                           ; 34                             ;
; 13                                           ; 42                             ;
; 14                                           ; 39                             ;
; 15                                           ; 24                             ;
; 16                                           ; 21                             ;
; 17                                           ; 28                             ;
; 18                                           ; 26                             ;
; 19                                           ; 24                             ;
; 20                                           ; 25                             ;
; 21                                           ; 28                             ;
; 22                                           ; 37                             ;
; 23                                           ; 37                             ;
; 24                                           ; 36                             ;
; 25                                           ; 28                             ;
; 26                                           ; 33                             ;
; 27                                           ; 25                             ;
; 28                                           ; 21                             ;
; 29                                           ; 20                             ;
; 30                                           ; 19                             ;
; 31                                           ; 14                             ;
; 32                                           ; 15                             ;
; 33                                           ; 15                             ;
; 34                                           ; 22                             ;
; 35                                           ; 22                             ;
; 36                                           ; 20                             ;
; 37                                           ; 20                             ;
; 38                                           ; 14                             ;
; 39                                           ; 17                             ;
; 40                                           ; 25                             ;
; 41                                           ; 18                             ;
; 42                                           ; 4                              ;
+----------------------------------------------+--------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                       ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+--------------------------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+--------------------------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                                      ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                                      ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                                      ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                                      ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                                      ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                                      ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                                      ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                                      ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                                      ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                                      ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                                      ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                                      ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                                      ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                                      ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                                      ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                                      ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                                      ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                                      ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                                      ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                                      ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                                      ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                                      ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                                      ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                                      ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                                      ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                                      ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                                      ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ; 3 I/O(s) were assigned a toggle rate ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                                      ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                                      ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                                      ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules                 ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass                ; 134          ; 90           ; 134          ; 0            ; 16           ; 144       ; 134          ; 0            ; 144       ; 144       ; 23           ; 94           ; 0            ; 0            ; 0            ; 23           ; 94           ; 0            ; 0            ; 0            ; 0            ; 94           ; 117          ; 0            ; 0            ; 0            ; 0            ; 83           ;
; Total Unchecked           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable        ; 10           ; 54           ; 10           ; 144          ; 128          ; 0         ; 10           ; 144          ; 0         ; 0         ; 121          ; 50           ; 144          ; 144          ; 144          ; 121          ; 50           ; 144          ; 144          ; 144          ; 144          ; 50           ; 27           ; 144          ; 144          ; 144          ; 144          ; 61           ;
; Total Fail                ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; enet_mdc                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; enet_tx_p                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; enet_resetn               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr3top_addr[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_addr[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_addr[2]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_addr[3]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_addr[4]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_addr[5]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_addr[6]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_addr[7]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_addr[8]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_addr[9]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_addr[10]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_addr[11]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_addr[12]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_ba[0]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_ba[1]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_ba[2]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_cas_n             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_cke               ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_cs_n              ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_dm[0]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_dm[1]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_odt               ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_ras_n             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_reset_n           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_we_n              ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; led_pio[0]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio[3]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio[4]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio[5]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio[6]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio[7]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio[8]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio[9]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio[10]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio[11]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio[12]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio[13]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio[14]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led_pio[15]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; flash_oen                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; flash_cen                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[0]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[1]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[2]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[3]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[4]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[5]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[6]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[7]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[8]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[9]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[10]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[11]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[12]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[13]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[14]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[15]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[16]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[17]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[18]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[19]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[20]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[21]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[22]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[23]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[24]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_a[25]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; flash_wen                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; txd_from_the_uart         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; enet_mdio                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr3top_clk_n             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr3top_clk               ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr3top_dq[0]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_dq[1]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_dq[2]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_dq[3]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_dq[4]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_dq[5]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_dq[6]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_dq[7]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_dq[8]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_dq[9]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_dq[10]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_dq[11]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_dq[12]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_dq[13]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_dq[14]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_dq[15]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ddr3top_dqs[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr3top_dqs[1]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr3top_dqsn[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ddr3top_dqsn[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_d[0]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_d[1]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_d[2]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_d[3]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_d[4]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_d[5]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_d[6]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_d[7]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_d[8]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_d[9]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_d[10]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_d[11]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_d[12]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_d[13]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_d[14]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; fsm_d[15]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; clkin_50                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clkin_100                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; clkin_125                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; reset_n                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; button_pio[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; button_pio[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; button_pio[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dipsw_pio[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dipsw_pio[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dipsw_pio[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dipsw_pio[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dipsw_pio[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dipsw_pio[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dipsw_pio[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dipsw_pio[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; enet_rx_p                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; rxd_to_the_uart           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_ntrst     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; flash_advn                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; flash_clk                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; flash_resetn              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; enet_tx_p(n)              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; clkin_100(n)              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; clkin_125(n)              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; enet_rx_p(n)              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; termination_blk0~_rup_pad ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; termination_blk0~_rdn_pad ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+----------------------------------------------------------------------------------------+
; Fitter Device Options                                                                  ;
+------------------------------------------------------------------+---------------------+
; Option                                                           ; Setting             ;
+------------------------------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                 ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                 ;
; Enable device-wide output enable (DEV_OE)                        ; Off                 ;
; Enable INIT_DONE output                                          ; Off                 ;
; Configuration scheme                                             ; Passive Serial      ;
; Error detection CRC                                              ; Off                 ;
; Enable input tri-state on active configuration pins in user mode ; Off                 ;
; Configuration Voltage Level                                      ; Auto                ;
; Force Configuration Voltage Level                                ; Off                 ;
; Data[7..1]                                                       ; Unreserved          ;
; Data[0]                                                          ; As input tri-stated ;
; Base pin-out file on sameframe device                            ; Off                 ;
+------------------------------------------------------------------+---------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 0.90 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                                                    ; Destination Clock(s)                                                                                                                                                               ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]     ; ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]     ; 3.185             ;
; ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout                         ; ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout                         ; 6.900             ;
; ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout ; ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout                         ; 5.549             ;
; ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout ; ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout ; 5.739             ;
; ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout ; ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout ; 2.801             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                      ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|dio_rdata1_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[15]                                                                                                                    ; 0.469             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|dio_rdata1_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[11]                                                                                                                    ; 0.467             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|dio_rdata0_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[6]                                                                                                                     ; 0.435             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|dio_rdata1_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[8]                                                                                                                     ; 0.423             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|dio_rdata1_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[10]                                                                                                                    ; 0.410             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|dio_rdata0_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[7]                                                                                                                     ; 0.404             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|dio_rdata1_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[13]                                                                                                                    ; 0.396             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|dio_rdata1_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[9]                                                                                                                     ; 0.394             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|dio_rdata0_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[2]                                                                                                                     ; 0.390             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|dio_rdata0_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[4]                                                                                                                     ; 0.371             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|rd_ram_wr_addr[1]                                                                       ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|rd_ram_wr_addr[3]~2                                                                                                                                                             ; 0.352             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|rd_ram_wr_addr[2]                                                                       ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|wraddr_reg[2]                                                                                                                     ; 0.348             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|rd_ram_wr_addr[2]                                                                       ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|rd_ram_wr_addr[3]~2                                                                                                                                                             ; 0.345             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT3_DFF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[27]                                                                                                                    ; 0.334             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT3_DFF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[31]                                                                                                                    ; 0.320             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|dio_rdata1_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[9]                                                                                                                     ; 0.319             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|rd_addr[0]                                                                                  ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|rd_ram_wr_addr[3]~2                                                                                                                                                             ; 0.317             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|dio_rdata0_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[1]                                                                                                                     ; 0.308             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|rd_ram_wr_addr[1]                                                                       ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|wraddr_reg[1]                                                                                                                     ; 0.303             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|rd_ram_wr_addr[1]                                                                       ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|rd_ram_wr_addr[3]~2                                                                                                                                                             ; 0.303             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|rd_ram_wr_addr[2]                                                                       ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|rd_ram_wr_addr[3]~2                                                                                                                                                             ; 0.302             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT2_DFF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[22]                                                                                                                    ; 0.299             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[0].slave_resync_clk_pipe_1x|ams_pipe[0]             ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[0].slave_resync_clk_pipe_1x|ams_pipe[1]                                                                                                     ; 0.290             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:reset_resync_clk_pipe[0].resync_clk_pipe_1x|ams_pipe[0]                         ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:reset_resync_clk_pipe[0].resync_clk_pipe_1x|ams_pipe[1]                                                                                                                 ; 0.290             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT3_DFF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[26]                                                                                                                    ; 0.289             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|rd_ram_wr_addr[2]                                                                       ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|wraddr_reg[2]                                                                                                                     ; 0.288             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|rd_addr[2]                                                                                  ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|altsyncram:altsyncram_component|altsyncram_1um1:auto_generated|rdaddr_reg[2]                                                                                                        ; 0.283             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|rd_addr[3]                                                                                  ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|altsyncram:altsyncram_component|altsyncram_1um1:auto_generated|rdaddr_reg[3]                                                                                                        ; 0.283             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|rd_addr[5]                                                                                  ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|altsyncram:altsyncram_component|altsyncram_1um1:auto_generated|rdaddr_reg[5]                                                                                                        ; 0.283             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|rd_addr[0]                                                                                  ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|rd_ram_wr_addr[3]~2                                                                                                                                                             ; 0.272             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT3_DFF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[25]                                                                                                                    ; 0.271             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|dio_rdata0_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[0]                                                                                                                     ; 0.271             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT3_DFF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[24]                                                                                                                    ; 0.270             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|dio_rdata1_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[14]                                                                                                                    ; 0.261             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT3_DFF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[29]                                                                                                                    ; 0.261             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT2_DFF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[23]                                                                                                                    ; 0.260             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT2_DFF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[18]                                                                                                                    ; 0.259             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|dio_rdata0_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[6]                                                                                                                     ; 0.257             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|dio_rdata1_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[12]                                                                                                                    ; 0.255             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|dio_rdata1_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[10]                                                                                                                    ; 0.252             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|dio_rdata0_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[3]                                                                                                                     ; 0.245             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT2_DFF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[17]                                                                                                                    ; 0.244             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|dio_rdata1_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[12]                                                                                                                    ; 0.239             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|rd_addr[4]                                                                                  ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|altsyncram:altsyncram_component|altsyncram_1um1:auto_generated|rdaddr_reg[4]                                                                                                        ; 0.235             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT2_DFF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[20]                                                                                                                    ; 0.235             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|rd_addr[1]                                                                                  ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|altsyncram:altsyncram_component|altsyncram_1um1:auto_generated|rdaddr_reg[1]                                                                                                        ; 0.234             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|rd_addr[2]                                                                                  ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|altsyncram:altsyncram_component|altsyncram_1um1:auto_generated|rdaddr_reg[2]                                                                                                        ; 0.234             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|rd_addr[3]                                                                                  ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|altsyncram:altsyncram_component|altsyncram_1um1:auto_generated|rdaddr_reg[3]                                                                                                        ; 0.234             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|rd_addr[4]                                                                                  ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|altsyncram:altsyncram_component|altsyncram_1um1:auto_generated|rdaddr_reg[4]                                                                                                        ; 0.234             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|dio_rdata0_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[7]                                                                                                                     ; 0.233             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|dio_rdata0_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[5]                                                                                                                     ; 0.225             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|rd_addr[0]                                                                                  ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|altsyncram:altsyncram_component|altsyncram_1um1:auto_generated|rdaddr_reg[0]                                                                                                        ; 0.222             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|rd_addr[1]                                                                                  ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|altsyncram:altsyncram_component|altsyncram_1um1:auto_generated|rdaddr_reg[1]                                                                                                        ; 0.222             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|dio_rdata1_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[13]                                                                                                                    ; 0.222             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[1].slave_resync_clk_pipe_1x|ams_pipe[0]             ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[1].slave_resync_clk_pipe_1x|ams_pipe[1]                                                                                                     ; 0.220             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|dio_rdata1_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[15]                                                                                                                    ; 0.218             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|dio_rdata0_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[1]                                                                                                                     ; 0.216             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|dio_rdata1_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[11]                                                                                                                    ; 0.214             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|dio_rdata1_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[14]                                                                                                                    ; 0.203             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|dio_rdata1_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[8]                                                                                                                     ; 0.203             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|dio_rdata0_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[2]                                                                                                                     ; 0.200             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_valid                                                                                                                                                                                                                                                                                                         ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_l8j1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                                                                  ; 0.199             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_hit                                                                                                                                                                                                                                                                                                        ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_l8j1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                                                                  ; 0.199             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_dc_fill_starting_d1                                                                                                                                                                                                                                                                                           ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_l8j1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                                                                  ; 0.199             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|M_alu_result[14]                                                                                                                                                                                                                                                                                                ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_l8j1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                                                                  ; 0.199             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_mem_baddr[14]                                                                                                                                                                                                                                                                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_l8j1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                                                                  ; 0.199             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_ctrl_dc_index_inv                                                                                                                                                                                                                                                                                             ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_l8j1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                                                                  ; 0.199             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_ctrl_dc_addr_inv                                                                                                                                                                                                                                                                                              ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_l8j1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                                                                  ; 0.199             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|A_en_d1                                                                                                                                                                                                                                                                                                         ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_l8j1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                                                                  ; 0.199             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT3_DFF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[25]                                                                                                                    ; 0.199             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT2_DFF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[19]                                                                                                                    ; 0.196             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|dio_rdata0_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[4]                                                                                                                     ; 0.187             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|dio_rdata0_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[0]                                                                                                                     ; 0.183             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|dio_rdata0_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[3]                                                                                                                     ; 0.176             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|dio_rdata0_1x                                                 ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[5]                                                                                                                     ; 0.175             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|rd_addr[5]                                                                                  ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|altsyncram:altsyncram_component|altsyncram_1um1:auto_generated|rdaddr_reg[5]                                                                                                        ; 0.173             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|rd_addr[0]                                                                                  ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|wraddr_reg[0]                                                                                                                     ; 0.173             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|rd_addr[0]                                                                                  ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|altsyncram:altsyncram_component|altsyncram_1um1:auto_generated|rdaddr_reg[0]                                                                                                        ; 0.173             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt[0]                               ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hnn1:auto_generated|ram_block1a0~porta_datain_reg0  ; 0.148             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt[15]                              ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hnn1:auto_generated|ram_block1a15~porta_datain_reg0 ; 0.148             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt[17]                              ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hnn1:auto_generated|ram_block1a17~porta_datain_reg0 ; 0.148             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt[16]                              ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hnn1:auto_generated|ram_block1a16~porta_datain_reg0 ; 0.148             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt[14]                              ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hnn1:auto_generated|ram_block1a14~porta_datain_reg0 ; 0.148             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt[13]                              ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hnn1:auto_generated|ram_block1a13~porta_datain_reg0 ; 0.148             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt[12]                              ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hnn1:auto_generated|ram_block1a12~porta_datain_reg0 ; 0.148             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt[11]                              ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hnn1:auto_generated|ram_block1a11~porta_datain_reg0 ; 0.148             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt[10]                              ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hnn1:auto_generated|ram_block1a10~porta_datain_reg0 ; 0.148             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt[9]                               ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hnn1:auto_generated|ram_block1a9~porta_datain_reg0  ; 0.148             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt[8]                               ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hnn1:auto_generated|ram_block1a8~porta_datain_reg0  ; 0.148             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt[6]                               ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hnn1:auto_generated|ram_block1a6~porta_datain_reg0  ; 0.148             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt[5]                               ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hnn1:auto_generated|ram_block1a5~porta_datain_reg0  ; 0.148             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt[3]                               ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hnn1:auto_generated|ram_block1a3~porta_datain_reg0  ; 0.148             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt[2]                               ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hnn1:auto_generated|ram_block1a2~porta_datain_reg0  ; 0.148             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|stat_cnt[1]                               ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_hnn1:auto_generated|ram_block1a1~porta_datain_reg0  ; 0.148             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|rd_ram_wr_addr[3]~0                                                                     ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|rd_ram_wr_addr[3]~1                                                                                                                                                             ; 0.140             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|rd_ram_wr_addr[3]~2                                                                     ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|rd_ram_wr_addr[3]~1                                                                                                                                                             ; 0.131             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT2_DFF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[16]                                                                                                                    ; 0.131             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|rd_ram_wr_addr[3]~1                                                                     ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|rd_ram_wr_addr[3]~1                                                                                                                                                             ; 0.130             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT3_DFF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[28]                                                                                                                    ; 0.125             ;
; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_dp_io:dpio|ddr3_top_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT3_DFF ; ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_t0n1:auto_generated|datain_reg[28]                                                                                                                    ; 0.124             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 10.1 Build 149 11/03/2010 SJ Full Version
    Info: Processing started: Thu Nov  4 06:25:59 2010
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ghrd_4sgx230 -c ghrd_4sgx230
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP4SGX230KF40C2 for design "ghrd_4sgx230"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Implemented PLL "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:altlvds_tx_component|lvds_tx_8c51:auto_generated|pll" as Left/Right PLL type
    Info: Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:altlvds_tx_component|lvds_tx_8c51:auto_generated|pll port
    Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:altlvds_tx_component|lvds_tx_8c51:auto_generated|pll~CLK1 port
Info: Implemented PLL "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated|pll" as Left/Right PLL type
    Info: Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated|pll port
    Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated|pll~CLK1 port
Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP4SGX180KF40C2 is compatible
    Info: Device EP4SGX290KF40C2 is compatible
    Info: Device EP4SGX360KF40C2 is compatible
    Info: Device EP4SGX530KH40C2 is compatible
Info: Fitter converted 1 user pins into dedicated programming pins
    Info: Pin ~ALTERA_DATA0~ is reserved at location W30
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Following 4 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins.
    Warning: Pin "enet_tx_p" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "enet_tx_p(n)"
    Warning: Pin "clkin_100" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "clkin_100(n)"
    Warning: Pin "clkin_125" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "clkin_125(n)"
    Warning: Pin "enet_rx_p" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "enet_rx_p(n)"
Warning: Following 2 pin(s) must use differential I/O standard -- the Fitter will automatically assign LVDS differential I/O standard to pin(s)
    Warning: Transmitter or receiver pin enet_tx_p must use differential I/O standard -- Fitter will automatically assign LVDS differential I/O standard to pin
    Warning: Transmitter or receiver pin enet_rx_p must use differential I/O standard -- Fitter will automatically assign LVDS differential I/O standard to pin
Info: Created on-chip termination control block "termination_blk0" 
Info: Created on-chip termination Rup pin "termination_blk0~_rup_pad" 
Info: Created on-chip termination Rdn pin "termination_blk0~_rdn_pad" 
Info: Created on-chip termination logic block "termination_blk0~_s2p_logic_blk" 
Warning: Can't merge fast PLL ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated|pll and fast PLL ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:altlvds_tx_component|lvds_tx_8c51:auto_generated|pll
    Warning: The input ports of the PLL ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated|pll and the PLL ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:altlvds_tx_component|lvds_tx_8c51:auto_generated|pll are mismatched, preventing the PLLs to be merged
        Warning: PLL ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated|pll and PLL ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx|altlvds_tx:altlvds_tx_component|lvds_tx_8c51:auto_generated|pll have different input signals for input port ARESET
Warning: Implemented PLL "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_f5v3:auto_generated|pll1" as Top/Bottom PLL type, but with warnings
    Warning: Can't achieve requested value 30.0 degrees for clock output ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|phy_clk_1x of parameter phase shift -- achieved value of 31.5 degrees
    Warning: Can't achieve requested value 240.0 degrees for clock output ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ac_clk_1x of parameter phase shift -- achieved value of 238.5 degrees
    Info: Implementing clock multiplication of 3, clock division of 2, and phase shift of 31 degrees (583 ps) for ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|phy_clk_1x port
    Info: Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x port
    Info: Implementing clock multiplication of 3, clock division of 1, and phase shift of -90 degrees (-833 ps) for ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|write_clk_2x port
    Info: Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|resync_clk_2x port
    Info: Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|measure_clk_1x port
    Info: Implementing clock multiplication of 3, clock division of 2, and phase shift of 239 degrees (4417 ps) for ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ac_clk_1x port
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'ghrd_4sgx230.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 3 -phase 31.50 -duty_cycle 50.00 -name {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]} {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 3 -phase -90.00 -duty_cycle 50.00 -name {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]} {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}
    Info: create_generated_clock -source {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]} {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}
    Info: create_generated_clock -source {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 3 -duty_cycle 50.00 -name {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]} {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}
    Info: create_generated_clock -source {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 3 -phase 238.50 -duty_cycle 50.00 -name {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]} {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}
    Info: create_generated_clock -source {ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|pll|inclk[0]} -multiply_by 10 -phase -180.00 -duty_cycle 50.00 -name {ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|pll|clk[0]} {ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|pll|clk[0]}
    Info: create_generated_clock -source {ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|pll|inclk[0]} -phase 288.00 -duty_cycle 10.00 -name {ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|pll|clk[1]} {ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|pll|clk[1]}
    Info: create_clock -period 8.000 -name {ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx[0]|clk0} {ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx[0]|clk0}
    Info: create_generated_clock -source {ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|pll|inclk[0]} -multiply_by 10 -phase -180.00 -duty_cycle 50.00 -name {ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|pll|clk[0]} {ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|pll|clk[0]}
    Info: create_generated_clock -source {ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|pll|inclk[0]} -phase 288.00 -duty_cycle 10.00 -name {ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|pll|clk[1]} {ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|pll|clk[1]}
    Info: set_false_path -from [get_pins { ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|clk0}]
    Info: set_multicycle_path -setup -end 9 -to [get_pins { ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[9] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[8] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[7] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[6] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[5] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[4] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[3] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[2] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[1] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[0]}]
    Info: set_multicycle_path -hold -end 9 -to [get_pins { ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[9] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[8] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[7] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[6] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[5] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[4] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[3] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[2] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[1] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[0]}]
    Info: set_false_path -to [get_pins { ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx[0]|datain}]
    Info: set_clock_uncertainty -from [get_clocks {ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx[0]|clk0}] -to [get_clocks {*}]  0.100
    Info: set_clock_uncertainty -from [get_clocks {*}] -to [get_clocks {ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx[0]|clk0}]  0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx[0]|clk0}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx[0]|clk0}] -hold 0.000
    Info: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx[0]|clk0}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx[0]|clk0}] -hold 0.000
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: Deriving PLL Clocks
    Info: set_false_path -from [get_pins { ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|clk0}]
    Info: set_multicycle_path -setup -end 9 -to [get_pins { ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[9] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[8] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[7] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[6] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[5] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[4] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[3] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[2] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[1] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[0]}]
    Info: set_multicycle_path -hold -end 9 -to [get_pins { ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[9] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[8] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[7] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[6] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[5] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[4] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[3] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[2] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[1] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[0]}]
    Info: set_false_path -to [get_pins { ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx[0]|datain}]
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: Reading SDC File: 'cpu.sdc'
Info: Reading SDC File: 'tse_mac_constraints.sdc'
Warning: Ignored filter at tse_mac_constraints.sdc(175): ref_clk could not be matched with a port
Warning: Ignored create_clock at tse_mac_constraints.sdc(175): Argument <targets> is an empty collection
    Info: create_clock -period "$TSE_CLOCK_FREQUENCY" -name altera_tse_${REF_CLK}_$TO_THE_VARIATION_NAME [ get_ports  $REF_CLK]
Warning: Ignored filter at tse_mac_constraints.sdc(178): clk could not be matched with a port
Warning: Ignored create_clock at tse_mac_constraints.sdc(178): Argument <targets> is an empty collection
    Info: create_clock -period "$DEFAULT_SYSTEM_CLOCK_SPEED" -name altera_tse_${CLK}_$TO_THE_VARIATION_NAME [ get_ports  $CLK]
Warning: Ignored filter at tse_mac_constraints.sdc(181): ff_tx_clk could not be matched with a port
Warning: Ignored create_clock at tse_mac_constraints.sdc(181): Argument <targets> is an empty collection
    Info: create_clock -period "$FIFO_CLOCK_FREQUENCY" -name altera_tse_${FF_TX_CLK}_$TO_THE_VARIATION_NAME [ get_ports $FF_TX_CLK]
Warning: Ignored filter at tse_mac_constraints.sdc(182): ff_rx_clk could not be matched with a port
Warning: Ignored create_clock at tse_mac_constraints.sdc(182): Argument <targets> is an empty collection
    Info: create_clock -period "$FIFO_CLOCK_FREQUENCY" -name altera_tse_${FF_RX_CLK}_$TO_THE_VARIATION_NAME [ get_ports $FF_RX_CLK]
Info: Deriving PLL Clocks
    Info: set_false_path -from [get_pins { ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|clk0}]
    Info: set_multicycle_path -setup -end 9 -to [get_pins { ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[9] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[8] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[7] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[6] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[5] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[4] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[3] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[2] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[1] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[0]}]
    Info: set_multicycle_path -hold -end 9 -to [get_pins { ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[9] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[8] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[7] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[6] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[5] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[4] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[3] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[2] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[1] ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|tx[0]|datain[0]}]
    Info: set_false_path -to [get_pins { ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx[0]|datain}]
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|DDR_CLK_OUT[0].ddio_memclk_gen.mem_clk_ddio  from: muxsel  to: dataout
    Info: Cell: ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info: Cell: ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info: Cell: ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info: Cell: ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|pll  from: inclk[0]  to: observablevcoout
    Info: Cell: ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|pll  from: inclk[0]  to: observablevcoout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_rise}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_rise}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_rise}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_rise}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_rise}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_rise}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_rise}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_rise}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_fall}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_fall}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_fall}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_fall}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_fall}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_fall}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_fall}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_fall}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_rise}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_rise}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_rise}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_rise}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_rise}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_rise}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_rise}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_rise}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_fall}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_fall}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_fall}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_fall}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_fall}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_fall}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_fall}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_fall}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clkin_50}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clkin_50}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clkin_50}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clkin_50}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clkin_50}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {clkin_50}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clkin_50}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {clkin_50}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|scan_clk|q_clock}] -hold 0.030
Info: The following assignments are ignored by the derive_clock_uncertainty command
    Info: Ignored: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[1]}] -setup 0.060
    Info: Ignored: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[1]}] -setup 0.060
    Info: Ignored: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[1]}] -setup 0.060
    Info: Ignored: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[1]}] -setup 0.060
    Info: Ignored: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[1]}] -hold 0.060
    Info: Ignored: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[1]}] -hold 0.060
    Info: Ignored: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[1]}] -hold 0.060
    Info: Ignored: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[1]}] -hold 0.060
    Info: Ignored: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[0]}] -setup 0.060
    Info: Ignored: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[0]}] -setup 0.060
    Info: Ignored: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[0]}] -setup 0.060
    Info: Ignored: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[0]}] -setup 0.060
    Info: Ignored: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[0]}] -hold 0.060
    Info: Ignored: set_clock_uncertainty -rise_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[0]}] -hold 0.060
    Info: Ignored: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[0]}] -hold 0.060
    Info: Ignored: set_clock_uncertainty -fall_from [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[0]}] -hold 0.060
Info: The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info: Setup clock transfer from ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) to ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[0] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info: Hold clock transfer from ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) to ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[0] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info: Setup clock transfer from ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Fall) to ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[0] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info: Hold clock transfer from ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Fall) to ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[0] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info: Setup clock transfer from ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) to ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[0] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info: Hold clock transfer from ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) to ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[0] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info: Setup clock transfer from ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Fall) to ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[0] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info: Hold clock transfer from ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Fall) to ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[0] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info: Setup clock transfer from ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) to ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[1] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info: Hold clock transfer from ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) to ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[1] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info: Setup clock transfer from ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Fall) to ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[1] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info: Hold clock transfer from ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Fall) to ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[1] (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info: Setup clock transfer from ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) to ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[1] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info: Hold clock transfer from ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) to ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[1] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info: Setup clock transfer from ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Fall) to ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[1] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
    Info: Hold clock transfer from ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Fall) to ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[1] (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.060
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 28 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:  100.000 altera_reserved_tck
    Info:   20.000     clkin_50
    Info:   10.000    clkin_100
    Info:    8.000    clkin_125
    Info:    6.666 ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]
    Info:    3.333 ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]
    Info:    3.333 ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]
    Info:    3.333 ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]
    Info:    6.666 ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]
    Info:    6.666 ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]
    Info:   20.000 ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|clk|scan_clk|q_clock
    Info:    6.666 ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.clk_div_master|clkout
    Info:    6.666 ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[0].slaves_gen[1].clk_div_slave|clkout
    Info:    6.666 ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[0].clk_div_slave|clkout
    Info:    6.666 ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy_inst|dpio|ddr_clkdiv_gen.grp_gen[1].slaves_gen[1].clk_div_slave|clkout
    Info:    3.333 ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_fall
    Info:    3.333 ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_n_ddr3top_clk_n_ac_rise
    Info:    3.333 ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_fall
    Info:    3.333 ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ck_p_ddr3top_clk_ac_rise
    Info:    3.333 ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsin_ddr3top_dqs[0]
    Info:    3.333 ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsin_ddr3top_dqs[1]
    Info:    3.333 ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[0]
    Info:    3.333 ghrd_4sgx230_sopc_inst|the_ddr3_top|ddr3_top_controller_phy_inst|ddr3_top_phy_inst|ddr3_top_phy_ddr_dqsout_ddr3top_dqs[1]
    Info:    0.800 ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|pll|clk[0]
    Info:    8.000 ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|pll|clk[1]
    Info:    8.000 ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_rx|ALTLVDS_RX_component|auto_generated|rx[0]|clk0
    Info:    0.800 ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|pll|clk[0]
    Info:    8.000 ghrd_4sgx230_sopc_inst|the_tse_mac|altera_tse_mac_pcs_pma_inst|the_altera_tse_pma_lvds_tx|altlvds_tx_component|auto_generated|pll|clk[1]
Info: Automatically promoted node clkin_100~input (placed in PIN A21 (CLK12p, DIFFIO_RX_T24p, DIFFOUT_T48p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
Info: Automatically promoted node clkin_125~input (placed in PIN AF34 (CLK2p, DIFFIO_RX_L23p, DIFFOUT_L45p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info: Promoted node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ac_clk_1x (placed in counter C1 of PLL_T1)
    Info: Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R45
        Info: Assigned fan-out of node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ac_clk_1x to Dual-Regional Clock region from (0, 49) to (119, 96)
    Info: Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R59
        Info: Assigned fan-out of node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ac_clk_1x to Dual-Regional Clock region from (0, 49) to (119, 96)
Info: Promoted node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|measure_clk_1x (placed in counter C4 of PLL_T1)
    Info: Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R62
        Info: Assigned fan-out of node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|measure_clk_1x to Dual-Regional Clock region from (0, 49) to (119, 96)
    Info: Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R52
        Info: Assigned fan-out of node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|measure_clk_1x to Dual-Regional Clock region from (0, 49) to (119, 96)
Info: Promoted node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x (placed in counter C5 of PLL_T1)
    Info: Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R63
        Info: Assigned fan-out of node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x to Dual-Regional Clock region from (0, 49) to (119, 96)
    Info: Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R53
        Info: Assigned fan-out of node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x to Dual-Regional Clock region from (0, 49) to (119, 96)
Info: Promoted node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|phy_clk_1x (placed in counter C0 of PLL_T1)
    Info: Promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info: Promoted node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|resync_clk_2x (placed in counter C3 of PLL_T1)
    Info: Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R61
        Info: Assigned fan-out of node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|resync_clk_2x to Dual-Regional Clock region from (0, 49) to (119, 96)
    Info: Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R51
        Info: Assigned fan-out of node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|resync_clk_2x to Dual-Regional Clock region from (0, 49) to (119, 96)
Info: Promoted node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|write_clk_2x (placed in counter C2 of PLL_T1)
    Info: Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R60
        Info: Assigned fan-out of node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|write_clk_2x to Dual-Regional Clock region from (0, 49) to (119, 96)
    Info: Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R50
        Info: Assigned fan-out of node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|write_clk_2x to Dual-Regional Clock region from (0, 49) to (119, 96)
Info: Automatically promoted node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated|rx[0]~DIVFWDCLK (placed in SERDESRX_X0_Y41_N125)
    Info: Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y41_N127
        Info: Assigned fan-out of node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx|altlvds_rx:ALTLVDS_RX_component|lvds_rx_03l3:auto_generated|rx[0]~DIVFWDCLK to Periphery Clock region from (0, 25) to (59, 48)
Info: Automatically promoted node clkin_50~input (placed in PIN AC34 (CLK3p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info: Automatically promoted node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ghrd_4sgx230_sopc_reset_ddr3_top_phy_clk_out_domain_synch_module:ghrd_4sgx230_sopc_reset_ddr3_top_phy_clk_out_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~0
        Info: Destination node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch~0
Info: Automatically promoted node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_reset_synchronizer_chain[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|cnt_end[3]~0
Info: Automatically promoted node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_reset_synchronizer_chain[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14
Info: Automatically promoted node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|reset_n 
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10
Info: Automatically promoted node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|reset_n 
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info: Automatically promoted node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_4|altera_reset_synchronizer_chain[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info: Automatically promoted node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_reset_synchronizer_chain[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11
Info: Automatically promoted node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_3|altera_reset_synchronizer_chain[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12
Info: Automatically promoted node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_2|altera_reset_synchronizer_chain[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|resetn_ff_rx_clk~0
Info: Automatically promoted node ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_reset_synchronizer_chain[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info: Starting register packing
Warning: Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning: Ignoring some wildcard destinations of fast I/O register assignments
    Info: Wildcard assignment "Fast Output Register=ON" to "select_n_to_the_ext_flash_1~reg0" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info: Wildcard assignment "Fast Output Enable Register=ON" to "d1_in_a_write_cycle" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info: Finished register packing
    Extra Info: Packed 22 registers into blocks of type EC
    Extra Info: Packed 1 registers into blocks of type DSP block output
    Extra Info: Packed 16 registers into blocks of type I/O input buffer
    Extra Info: Packed 79 registers into blocks of type I/O output buffer
    Extra Info: Created 16 register duplicates
Info: Created on-chip termination logic block "termination_blk0~_s2p_logic_blk0" 
Info: Created on-chip termination logic block "termination_blk0~_s2p_logic_blk1" 
Info: Created on-chip termination logic block "termination_blk0~_s2p_logic_blk2" 
Info: Created on-chip termination logic block "termination_blk0~_s2p_logic_blk3" 
Info: Created on-chip termination logic block "termination_blk0~_s2p_logic_blk4" 
Info: Created on-chip termination logic block "termination_blk0~_s2p_logic_blk5" 
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining
Info: Automatic asynchronous signal pipelining - Evaluation Phase
    Info: Asynchronous signal |ghrd_4sgx230|sld_hub:auto_hub|clr_reg
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[14]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ghrd_4sgx230_sopc_reset_ddr3_top_phy_clk_out_domain_synch_module:ghrd_4sgx230_sopc_reset_ddr3_top_phy_clk_out_domain_synch|data_out~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_reset_synchronizer_chain[0]~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[11]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[9]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_4|altera_reset_synchronizer_chain[0]~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[8]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|reset_n~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|reset_n~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_reset_synchronizer_chain[0]~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_2|altera_reset_synchronizer_chain[0]~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_reset_synchronizer_chain[0]~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_3|altera_reset_synchronizer_chain[0]~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_reset_synchronizer_chain[0]~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_rd
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|pma_digital_rst2
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|global_reset_generator:global_reset_generator_inst|reset_counter:reset_counter_inst|resetn_out
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|global_pre_clear
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|reset_n_sources~0
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|clk_div_reset_ams_n_r
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_0|altera_reset_synchronizer_chain[0]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|global_reset_generator:global_reset_generator_inst|WideOr0
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[15]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[4]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[5]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[7]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[3]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[16]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[12]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:RESET_RDP_BUS[0].reset_rdp_phy_clk_pipe|ams_pipe[2]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_clock_and_reset:clock_and_reset_inst|alt_ddrx_reset_sync:reset_sync_inst|reset_reg[10]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|rdp_reset_req_n[0]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|resetn_ff_rx_clk~0
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[0].slave_resync_clk_pipe_1x|ams_pipe[1]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:reset_resync_clk_pipe[0].resync_clk_pipe_1x|ams_pipe[1]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_top_sgmii:U_SGMII|altera_tse_top_tx_converter:U_TXCV|reset_ff_wr
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_1000_base_x:top_1000_base_x_inst|altera_tse_pcs_control:U_REG|altera_tse_mdio_reg:U_REG|sw_reset
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[1].slave_resync_clk_pipe_1x|ams_pipe[1]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_phy:ddr3_top_phy_inst|ddr3_top_phy_alt_mem_phy:ddr3_top_phy_alt_mem_phy_inst|ddr3_top_phy_alt_mem_phy_clk_reset:clk|ddr3_top_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_lvds_reset_sequencer:the_altera_tse_lvds_reset_sequencer|pll_areset
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_reset_synchronizer:reset_sync_1|altera_reset_synchronizer_chain[0]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |ghrd_4sgx230|sld_hub:auto_hub|virtual_ir_scan_reg
        Info: Signal not critical. No action is required
    Info: Found 49 asynchronous signals of which 0 will be pipelined
Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete
Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:24
Warning: Ignored I/O standard assignments to the following nodes
    Warning: Ignored I/O standard assignment to node "clkinbot_100_p"
    Warning: Ignored I/O standard assignment to node "clkout_sma"
    Warning: Ignored I/O standard assignment to node "user_led"
    Warning: Ignored I/O standard assignment to node "user_pb"
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "clk_125_p[0]" is assigned to location or region, but does not exist in design
    Warning: Node "clk_125_p[1]" is assigned to location or region, but does not exist in design
    Warning: Node "clk_148_p" is assigned to location or region, but does not exist in design
    Warning: Node "clk_155_p" is assigned to location or region, but does not exist in design
    Warning: Node "clk_156_p" is assigned to location or region, but does not exist in design
    Warning: Node "clkinbot_100_p" is assigned to location or region, but does not exist in design
    Warning: Node "clkinlt_100_p" is assigned to location or region, but does not exist in design
    Warning: Node "clkinrt_100_p" is assigned to location or region, but does not exist in design
    Warning: Node "clkout_sma" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_a[0]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_a[10]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_a[11]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_a[12]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_a[13]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_a[14]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_a[1]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_a[2]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_a[3]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_a[4]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_a[5]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_a[6]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_a[7]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_a[8]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_a[9]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_ba[0]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_ba[1]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_ba[2]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_casn" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_ck_n" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_ck_p" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_cke" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_csn" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dm[0]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dm[1]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dm[2]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dm[3]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dm[4]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dm[5]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dm[6]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dm[7]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[0]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[10]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[11]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[12]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[13]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[14]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[15]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[16]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[17]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[18]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[19]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[1]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[20]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[21]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[22]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[23]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[24]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[25]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[26]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[27]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[28]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[29]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[2]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[30]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[31]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[32]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[33]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[34]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[35]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[36]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[37]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[38]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[39]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[3]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[40]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[41]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[42]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[43]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[44]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[45]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[46]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[47]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[48]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[49]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[4]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[50]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[51]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[52]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[53]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[54]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[55]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[56]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[57]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[58]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[59]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[5]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[60]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[61]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[62]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[63]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[6]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[7]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[8]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dq[9]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dqs_n[0]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dqs_n[1]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dqs_n[2]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dqs_n[3]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dqs_n[4]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dqs_n[5]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dqs_n[6]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dqs_n[7]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dqs_p[0]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dqs_p[1]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dqs_p[2]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dqs_p[3]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dqs_p[4]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dqs_p[5]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dqs_p[6]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_dqs_p[7]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_odt" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_rasn" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_rstn" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3bot_wen" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3top_addr[13]" is assigned to location or region, but does not exist in design
    Warning: Node "ddr3top_addr[14]" is assigned to location or region, but does not exist in design
    Warning: Node "enet_intn" is assigned to location or region, but does not exist in design
    Warning: Node "flash_rdybsyn" is assigned to location or region, but does not exist in design
    Warning: Node "fsm_d[16]" is assigned to location or region, but does not exist in design
    Warning: Node "fsm_d[17]" is assigned to location or region, but does not exist in design
    Warning: Node "fsm_d[18]" is assigned to location or region, but does not exist in design
    Warning: Node "fsm_d[19]" is assigned to location or region, but does not exist in design
    Warning: Node "fsm_d[20]" is assigned to location or region, but does not exist in design
    Warning: Node "fsm_d[21]" is assigned to location or region, but does not exist in design
    Warning: Node "fsm_d[22]" is assigned to location or region, but does not exist in design
    Warning: Node "fsm_d[23]" is assigned to location or region, but does not exist in design
    Warning: Node "fsm_d[24]" is assigned to location or region, but does not exist in design
    Warning: Node "fsm_d[25]" is assigned to location or region, but does not exist in design
    Warning: Node "fsm_d[26]" is assigned to location or region, but does not exist in design
    Warning: Node "fsm_d[27]" is assigned to location or region, but does not exist in design
    Warning: Node "fsm_d[28]" is assigned to location or region, but does not exist in design
    Warning: Node "fsm_d[29]" is assigned to location or region, but does not exist in design
    Warning: Node "fsm_d[30]" is assigned to location or region, but does not exist in design
    Warning: Node "fsm_d[31]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_clk" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[0]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[10]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[11]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[12]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[13]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[14]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[15]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[16]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[17]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[18]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[19]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[1]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[20]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[21]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[22]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[23]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[2]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[3]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[4]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[5]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[6]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[7]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[8]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_d[9]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_de" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_hsync" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_i2s[0]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_i2s[1]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_i2s[2]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_i2s[3]" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_intn" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_lrclk" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_mclk" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_scl" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_sclk" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_sda" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_spdif" is assigned to location or region, but does not exist in design
    Warning: Node "hdmi_vsync" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_clk_in0" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_clk_in_p1" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_clk_in_p1(n)" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_clk_in_p2" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_clk_in_p2(n)" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_clk_out0" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_clk_out_p1" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_clk_out_p1(n)" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_clk_out_p2" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_clk_out_p2(n)" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_d[0]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_d[1]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_d[2]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_d[3]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_prsntn" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_d_p[0]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_d_p[10]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_d_p[11]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_d_p[12]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_d_p[13]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_d_p[14]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_d_p[15]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_d_p[16]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_d_p[1]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_d_p[2]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_d_p[3]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_d_p[4]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_d_p[5]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_d_p[6]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_d_p[7]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_d_p[8]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_d_p[9]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_led" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_p[0]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_p[1]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_p[2]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_p[3]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_p[4]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_p[5]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_p[6]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_rx_p[7]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_scl" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_sda" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_d_p[0]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_d_p[10]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_d_p[11]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_d_p[12]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_d_p[13]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_d_p[14]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_d_p[15]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_d_p[16]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_d_p[1]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_d_p[2]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_d_p[3]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_d_p[4]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_d_p[5]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_d_p[6]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_d_p[7]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_d_p[8]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_d_p[9]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_led" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_p[0]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_p[1]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_p[2]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_p[3]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_p[4]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_p[5]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_p[6]" is assigned to location or region, but does not exist in design
    Warning: Node "hsma_tx_p[7]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_clk_in0" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_clk_in_p1" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_clk_in_p1(n)" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_clk_in_p2" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_clk_in_p2(n)" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_clk_out0" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_clk_out_p1" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_clk_out_p1(n)" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_clk_out_p2" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_clk_out_p2(n)" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_d[0]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_d[1]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_d[2]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_d[3]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_prsntn" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_d_p[0]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_d_p[10]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_d_p[11]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_d_p[12]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_d_p[13]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_d_p[14]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_d_p[15]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_d_p[16]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_d_p[1]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_d_p[2]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_d_p[3]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_d_p[4]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_d_p[5]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_d_p[6]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_d_p[7]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_d_p[8]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_d_p[9]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_led" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_p[0]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_p[1]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_p[2]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_p[3]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_p[4]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_rx_p[5]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_scl" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_sda" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_d_p[0]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_d_p[10]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_d_p[11]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_d_p[12]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_d_p[13]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_d_p[14]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_d_p[15]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_d_p[16]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_d_p[1]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_d_p[2]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_d_p[3]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_d_p[4]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_d_p[5]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_d_p[6]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_d_p[7]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_d_p[8]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_d_p[9]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_led" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_p[0]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_p[1]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_p[2]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_p[3]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_p[4]" is assigned to location or region, but does not exist in design
    Warning: Node "hsmb_tx_p[5]" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_csn" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_d_cn" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_data[0]" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_data[1]" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_data[2]" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_data[3]" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_data[4]" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_data[5]" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_data[6]" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_data[7]" is assigned to location or region, but does not exist in design
    Warning: Node "lcd_wen" is assigned to location or region, but does not exist in design
    Warning: Node "max2_ben[0]" is assigned to location or region, but does not exist in design
    Warning: Node "max2_ben[1]" is assigned to location or region, but does not exist in design
    Warning: Node "max2_ben[2]" is assigned to location or region, but does not exist in design
    Warning: Node "max2_ben[3]" is assigned to location or region, but does not exist in design
    Warning: Node "max2_clk" is assigned to location or region, but does not exist in design
    Warning: Node "max2_csn" is assigned to location or region, but does not exist in design
    Warning: Node "max2_oen" is assigned to location or region, but does not exist in design
    Warning: Node "max2_wen" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_led_g2" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_led_x1" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_led_x4" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_led_x8" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_perstn" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_refclk_p" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_refclk_p(n)" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_rx_p[0]" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_rx_p[1]" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_rx_p[2]" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_rx_p[3]" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_rx_p[4]" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_rx_p[5]" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_rx_p[6]" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_rx_p[7]" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_smbclk" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_smbdat" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_tx_p[0]" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_tx_p[1]" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_tx_p[2]" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_tx_p[3]" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_tx_p[4]" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_tx_p[5]" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_tx_p[6]" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_tx_p[7]" is assigned to location or region, but does not exist in design
    Warning: Node "pcie_waken" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_a[0]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_a[10]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_a[11]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_a[12]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_a[13]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_a[14]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_a[15]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_a[16]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_a[17]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_a[18]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_a[19]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_a[1]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_a[2]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_a[3]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_a[4]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_a[5]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_a[6]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_a[7]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_a[8]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_a[9]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_bwsn[0]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_bwsn[1]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_cq_n" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_cq_p" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_d[0]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_d[10]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_d[11]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_d[12]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_d[13]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_d[14]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_d[15]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_d[16]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_d[17]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_d[1]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_d[2]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_d[3]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_d[4]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_d[5]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_d[6]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_d[7]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_d[8]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_d[9]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_doffn" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_k_n" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_k_p" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_odt" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_q[0]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_q[10]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_q[11]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_q[12]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_q[13]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_q[14]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_q[15]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_q[16]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_q[17]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_q[1]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_q[2]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_q[3]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_q[4]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_q[5]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_q[6]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_q[7]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_q[8]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_q[9]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_qvld" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_rpsn" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top0_wpsn" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_a[0]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_a[10]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_a[11]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_a[12]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_a[13]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_a[14]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_a[15]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_a[16]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_a[17]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_a[18]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_a[19]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_a[1]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_a[2]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_a[3]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_a[4]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_a[5]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_a[6]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_a[7]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_a[8]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_a[9]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_bwsn[0]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_bwsn[1]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_cq_n" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_cq_p" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_d[0]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_d[10]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_d[11]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_d[12]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_d[13]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_d[14]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_d[15]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_d[16]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_d[17]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_d[1]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_d[2]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_d[3]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_d[4]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_d[5]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_d[6]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_d[7]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_d[8]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_d[9]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_doffn" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_k_n" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_k_p" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_odt" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_q[0]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_q[10]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_q[11]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_q[12]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_q[13]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_q[14]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_q[15]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_q[16]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_q[17]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_q[1]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_q[2]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_q[3]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_q[4]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_q[5]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_q[6]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_q[7]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_q[8]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_q[9]" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_qvld" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_rpsn" is assigned to location or region, but does not exist in design
    Warning: Node "qdr2top1_wpsn" is assigned to location or region, but does not exist in design
    Warning: Node "sdi_clk148_dn" is assigned to location or region, but does not exist in design
    Warning: Node "sdi_clk148_up" is assigned to location or region, but does not exist in design
    Warning: Node "sdi_rx_p" is assigned to location or region, but does not exist in design
    Warning: Node "sdi_rx_p(n)" is assigned to location or region, but does not exist in design
    Warning: Node "sdi_tx_p" is assigned to location or region, but does not exist in design
    Warning: Node "sdi_tx_p(n)" is assigned to location or region, but does not exist in design
    Warning: Node "sdi_tx_sd_hdn" is assigned to location or region, but does not exist in design
    Warning: Node "sense_adc_f0" is assigned to location or region, but does not exist in design
    Warning: Node "sense_cs0n" is assigned to location or region, but does not exist in design
    Warning: Node "sense_cs1n" is assigned to location or region, but does not exist in design
    Warning: Node "sense_sck" is assigned to location or region, but does not exist in design
    Warning: Node "sense_sdi" is assigned to location or region, but does not exist in design
    Warning: Node "sense_sdo" is assigned to location or region, but does not exist in design
    Warning: Node "sense_smb_clk" is assigned to location or region, but does not exist in design
    Warning: Node "sense_smb_data" is assigned to location or region, but does not exist in design
    Warning: Node "sma_tx_p" is assigned to location or region, but does not exist in design
    Warning: Node "sram_adscn" is assigned to location or region, but does not exist in design
    Warning: Node "sram_adspn" is assigned to location or region, but does not exist in design
    Warning: Node "sram_advn" is assigned to location or region, but does not exist in design
    Warning: Node "sram_bwen" is assigned to location or region, but does not exist in design
    Warning: Node "sram_bwn[0]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_bwn[1]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_bwn[2]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_bwn[3]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_cen" is assigned to location or region, but does not exist in design
    Warning: Node "sram_clk" is assigned to location or region, but does not exist in design
    Warning: Node "sram_dqp[0]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_dqp[1]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_dqp[2]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_dqp[3]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_gwn" is assigned to location or region, but does not exist in design
    Warning: Node "sram_oen" is assigned to location or region, but does not exist in design
    Warning: Node "sram_zz" is assigned to location or region, but does not exist in design
    Warning: Node "tempdiode_n" is assigned to location or region, but does not exist in design
    Warning: Node "tempdiode_p" is assigned to location or region, but does not exist in design
    Warning: Node "user_led[0]" is assigned to location or region, but does not exist in design
    Warning: Node "user_led[10]" is assigned to location or region, but does not exist in design
    Warning: Node "user_led[11]" is assigned to location or region, but does not exist in design
    Warning: Node "user_led[12]" is assigned to location or region, but does not exist in design
    Warning: Node "user_led[13]" is assigned to location or region, but does not exist in design
    Warning: Node "user_led[14]" is assigned to location or region, but does not exist in design
    Warning: Node "user_led[15]" is assigned to location or region, but does not exist in design
    Warning: Node "user_led[1]" is assigned to location or region, but does not exist in design
    Warning: Node "user_led[2]" is assigned to location or region, but does not exist in design
    Warning: Node "user_led[3]" is assigned to location or region, but does not exist in design
    Warning: Node "user_led[4]" is assigned to location or region, but does not exist in design
    Warning: Node "user_led[5]" is assigned to location or region, but does not exist in design
    Warning: Node "user_led[6]" is assigned to location or region, but does not exist in design
    Warning: Node "user_led[7]" is assigned to location or region, but does not exist in design
    Warning: Node "user_led[8]" is assigned to location or region, but does not exist in design
    Warning: Node "user_led[9]" is assigned to location or region, but does not exist in design
    Warning: Node "user_pb[0]" is assigned to location or region, but does not exist in design
    Warning: Node "user_pb[1]" is assigned to location or region, but does not exist in design
    Warning: Node "user_pb[2]" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:04:40
Info: Fitter placement preparation operations beginning
Warning: Fitter has implemented the following 85 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[3]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[7]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[1]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[5]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[2]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[6]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[0]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[4]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[10]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[2]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[3]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[4]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[5]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[6]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[7]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[8]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[9]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[20]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[53]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[54]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[55]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[56]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[57]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[58]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[21]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[22]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[23]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[24]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[25]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[26]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[96]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[98]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a3"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a2"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a9"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a1"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a10"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a0"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a11"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a4"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a12"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a5"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a13"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a6"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a7"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a8"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a15"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a14"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a13"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a12"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a11"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a10"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a9"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a8"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a7"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a6"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a5"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a4"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a3"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a2"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a1"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a0"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|altsyncram_4sd1:FIFOram|q_b[34]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a15"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a14"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a13"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a7"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a6"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a5"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a7"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a6"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a5"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a4"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a3"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a2"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a1"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a0"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a7"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a6"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a5"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a4"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a3"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a2"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a1"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a0"
Info: Fitter has implemented the following 85 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[3]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[7]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[1]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[5]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[2]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[6]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[0]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|ddr3_top:the_ddr3_top|ddr3_top_controller_phy:ddr3_top_controller_phy_inst|ddr3_top_alt_ddrx_controller_wrapper:ddr3_top_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_be_fifo|scfifo_s031:auto_generated|a_dpfifo_5c21:dpfifo|altsyncram_asd1:FIFOram|q_b[4]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[10]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[2]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[3]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[4]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[5]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[6]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[7]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[8]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[9]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|cpu:the_cpu|cpu_tlb_module:cpu_tlb|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|q_b[20]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[53]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[54]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[55]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[56]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[57]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_command_fifo:the_sgdma_rx_command_fifo|scfifo:sgdma_rx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[58]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[21]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[22]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[23]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[24]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[25]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[26]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[96]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_command_fifo:the_sgdma_tx_command_fifo|scfifo:sgdma_tx_command_fifo_command_fifo|scfifo_e731:auto_generated|a_dpfifo_ld31:dpfifo|altsyncram_0rd1:FIFOram|q_b[98]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a3"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a2"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a9"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a1"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a10"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a0"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a11"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a4"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a12"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a5"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a13"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a6"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a7"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_2|shift_taps_okp:auto_generated|altsyncram_s561:altsyncram4|ram_block7a8"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a15"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a14"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a13"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a12"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a11"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a10"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a9"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a8"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a7"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a6"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a5"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a4"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a3"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a2"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a1"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_3|shift_taps_cjp:auto_generated|altsyncram_0661:altsyncram4|ram_block7a0"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_m_readfifo:the_sgdma_tx_m_readfifo|sgdma_tx_m_readfifo_m_readfifo:the_sgdma_tx_m_readfifo_m_readfifo|scfifo:sgdma_tx_m_readfifo_m_readfifo_m_readfifo|scfifo_8q31:auto_generated|a_dpfifo_f041:dpfifo|altsyncram_4sd1:FIFOram|q_b[34]"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a15"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a14"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a13"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a7"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a6"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_tx:the_sgdma_tx|sgdma_tx_chain:the_sgdma_tx_chain|descriptor_read_which_resides_within_sgdma_tx:the_descriptor_read_which_resides_within_sgdma_tx|altshift_taps:desc_assembler_rtl_1|shift_taps_bjp:auto_generated|altsyncram_u561:altsyncram4|ram_block7a5"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a7"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a6"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a5"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a4"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a3"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a2"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a1"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|sgdma_rx:the_sgdma_rx|sgdma_rx_chain:the_sgdma_rx_chain|descriptor_read_which_resides_within_sgdma_rx:the_descriptor_read_which_resides_within_sgdma_rx|altshift_taps:desc_assembler_rtl_4|shift_taps_djp:auto_generated|altsyncram_2361:altsyncram4|ram_block7a0"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a7"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a6"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a5"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a4"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a3"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a2"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a1"
    Info: Node "ghrd_4sgx230_sopc:ghrd_4sgx230_sopc_inst|tse_mac:the_tse_mac|altera_tse_mac_pcs_pma:altera_tse_mac_pcs_pma_inst|altera_tse_mac_pcs_pma_ena:altera_tse_mac_pcs_pma_ena_inst|altera_tse_top_gen_host:top_gen_host_inst|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS|altshift_taps:shift_reg_rtl_5|shift_taps_s5p:auto_generated|altsyncram_eh31:altsyncram4|ram_block5a0"
Info: Fitter placement preparation operations ending: elapsed time is 00:01:09
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:02:59
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining
Info: Automatic asynchronous signal pipelining - Execution Phase
Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm logic and register replication
Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 1 ps
Info: Starting physical synthesis algorithm fanout splitting
Info: Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps
Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:05:35
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 2% of the available device resources
    Info: Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X60_Y48 to location X71_Y59
Info: Fitter routing operations ending: elapsed time is 00:02:29
Info: The following delay chain settings have been changed for package skew compensation.
    Info: D5 Delay Chain setting has changed from 0 to 1 on ddr3top_dqs[1].
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning: Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info: Pin ddr3top_clk_n has a permanently enabled output enable
    Info: Pin ddr3top_clk has a permanently enabled output enable
Info: Generated suppressed messages file /data/swbuild/job/20101104/0600/21900645/build/verilog/niosII_stratixIV_4sgx230/ghrd/ghrd_4sgx230.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 584 warnings
    Info: Peak virtual memory: 894 megabytes
    Info: Processing ended: Thu Nov  4 06:48:08 2010
    Info: Elapsed time: 00:22:09
    Info: Total CPU time (on all processors): 00:25:40


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /data/swbuild/job/20101104/0600/21900645/build/verilog/niosII_stratixIV_4sgx230/ghrd/ghrd_4sgx230.fit.smsg.


