# Verilog designs

Designs and problems in verilog language.

Problema 1:
![PROBLEMA 1](https://user-images.githubusercontent.com/74619261/209997712-5a297737-58f7-42f5-a5f8-3593583f6bc5.png)


