# VHDL-chronometer

Digital chronometer project in VHDL, designed and implemented on the Nexys A7 FPGA board

### Transcodeur_anodes

| sel_anode[1:0] | vect_anode[3:0] |
| -------------- | --------------- |
| 00             | 1110            |
| 01             | 1101            |
| 10             | 1011            |
| 11             | 0111            |


### Mux_4x1x4b

| A | B | C | D | sel[1:0] | O |
|---|---|---|---|----------|---|
| A | B | C | D | 00       | A |
| A | B | C | D | 01       | B |
| A | B | C | D | 10       | C |
| A | B | C | D | 11       | D |


### Transcodeur_7seg
| A[3:0] | O[6:0] | Caract√®re |
|--------|---------|-----------|
| 0000   | 1000000 | 0 |
| 0001   | 1111001 | 1 |
| 0010   | 0100100 | 2 |
| 0011   | 0110000 | 3 |
| 0100   | 0011001 | 4 |
| 0101   | 0010010 | 5 |
| 0110   | 0000010 | 6 |
| 0111   | 1111000 | 7 |
| 1000   | 0000000 | 8 |
| 1001   | 0010000 | 9 |
| 1010   | 0001000 | A |
| 1011   | 0000011 | b |
| 1100   | 1000110 | C |
| 1101   | 0100001 | d |
| 1110   | 0000110 | E |
| 1111   | 0001110 | F |
