# RTL-to-GDSII-Flow-for-APB-Master-Slave-Interface-Up-to-Routing-

## Floorplanning
<img width="702" height="667" alt="image" src="https://github.com/user-attachments/assets/122c3771-471d-458d-b6a2-5441dd7dbca9" />


## Power Planning
<img width="685" height="668" alt="image" src="https://github.com/user-attachments/assets/c9d4b86b-d974-4871-a5e0-0e45db45450d" />


## Placement
<img width="692" height="669" alt="image" src="https://github.com/user-attachments/assets/13c28e6a-62aa-4d74-8a1f-355ca4aca136" />


## Clock Tree Synthesis
<img width="700" height="669" alt="image" src="https://github.com/user-attachments/assets/908f0638-1e3c-4346-acb7-80a9a83a694c" />


## Routing
<img width="707" height="666" alt="image" src="https://github.com/user-attachments/assets/05dd80eb-6b16-40f3-9d2d-69ed89767076" />


## Chip Layout
<img width="770" height="667" alt="image" src="https://github.com/user-attachments/assets/9b7e88ae-c626-4061-a061-deee60ed8cb5" />


