# pynq-pulsegen-hdl
Verilog code for pynq pulsegen https://github.com/JeroenvO/pynq-pulsegen-wrapper

IP repo
