Running: E:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/Pipeline_tb_isim_beh.exe -prj D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/Pipeline_tb_beh.prj work.Pipeline_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/signORzeroExtend.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/shift.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/reset_ff.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/RegisterFile.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/PCplus4.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/MUX3.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/MUX.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/Memory2Writeback_d.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/Memory2Writeback_c.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/Fetch2Decode.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/Execute2Memory_d.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/Execute2Memory_c.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/Decode2Execute_d.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/Decode2Execute_c.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/Control_logic.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/ALU.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/adder.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/HazardUnit.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/datapath.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/ControlUnit.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/t_DataMemory.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/mips.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/Instruction_mem.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/top.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/Pipeline_tb.v" into library work
Analyzing Verilog file "E:/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/datapath.v" Line 100: Port Z is not connected to this instance
Completed static elaboration
Compiling module HazardUnit
Compiling module Control_logic
Compiling module Decode2Execute_c
Compiling module Execute2Memory_c
Compiling module Memory2Writeback_c
Compiling module ControlUnit
Compiling module Fetch2Decode
Compiling module Decode2Execute_d
Compiling module Execute2Memory_d
Compiling module Memory2Writeback_d
Compiling module reset_ff
Compiling module PCplus4
Compiling module shift
Compiling module adder
Compiling module MUX(width=32)
Compiling module RegisterFile
Compiling module signORzeroExtend
Compiling module MUX(width=5)
Compiling module MUX3
Compiling module ALU
Compiling module datapath
Compiling module mips
Compiling module Instruction_mem
Compiling module t_DataMemory
Compiling module top
Compiling module Pipeline_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 12 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\Pipeline_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 27 Verilog Units
Built simulation executable D:/electrical engineering/computer Architecture/project/phase3/CA_Project_Phase3/Pipeline_tb_isim_beh.exe
Fuse Memory Usage: 28116 KB
Fuse CPU Usage: 1155 ms
