#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Sep 16 20:40:34 2024
# Process ID: 10196
# Current directory: D:/Labs/semester_7/POCP/Lab1/C
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16608 D:\Labs\semester_7\POCP\Lab1\C\C.xpr
# Log file: D:/Labs/semester_7/POCP/Lab1/C/vivado.log
# Journal file: D:/Labs/semester_7/POCP/Lab1/C\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Labs/semester_7/POCP/Lab1/C/C.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 890.980 ; gain = 144.953
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Labs/semester_7/POCP/Lab1/C/C.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'additional_out' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Labs/semester_7/POCP/Lab1/C/C.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj additional_out_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Labs/semester_7/POCP/Lab1/C/C.srcs/sources_1/new/additional_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity additional_out
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Labs/semester_7/POCP/Lab1/C/C.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c98b7511205b4491bdab472c41a0f09c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot additional_out_behav xil_defaultlib.additional_out -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.additional_out
Built simulation snapshot additional_out_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Labs/semester_7/POCP/Lab1/C/C.sim/sim_1/behav/xsim/xsim.dir/additional_out_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 16 20:41:26 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 918.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Labs/semester_7/POCP/Lab1/C/C.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "additional_out_behav -key {Behavioral:sim_1:Functional:additional_out} -tclbatch {additional_out.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source additional_out.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'additional_out_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 936.887 ; gain = 18.113
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Labs/semester_7/POCP/Lab1/C/C.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Sep 16 20:57:11 2024] Launched synth_1...
Run output will be captured here: D:/Labs/semester_7/POCP/Lab1/C/C.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Labs/semester_7/POCP/Lab1/C/C.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/Labs/semester_7/POCP/Lab1/C/C.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1363.449 ; gain = 410.227
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 16 21:27:43 2024...
