-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sobel_hls is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    S_AXIS_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    S_AXIS_TVALID : IN STD_LOGIC;
    S_AXIS_TREADY : OUT STD_LOGIC;
    S_AXIS_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    S_AXIS_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    S_AXIS_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    M_AXIS_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    M_AXIS_TVALID : OUT STD_LOGIC;
    M_AXIS_TREADY : IN STD_LOGIC;
    M_AXIS_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    M_AXIS_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    M_AXIS_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of sobel_hls is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "sobel_hls_sobel_hls,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.940833,HLS_SYN_LAT=28602,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4519,HLS_SYN_LUT=32457,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal frame_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_ce0 : STD_LOGIC;
    signal frame_we0 : STD_LOGIC;
    signal frame_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_1_ce0 : STD_LOGIC;
    signal frame_1_we0 : STD_LOGIC;
    signal frame_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_2_ce0 : STD_LOGIC;
    signal frame_2_we0 : STD_LOGIC;
    signal frame_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_3_ce0 : STD_LOGIC;
    signal frame_3_we0 : STD_LOGIC;
    signal frame_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_4_ce0 : STD_LOGIC;
    signal frame_4_we0 : STD_LOGIC;
    signal frame_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_5_ce0 : STD_LOGIC;
    signal frame_5_we0 : STD_LOGIC;
    signal frame_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_6_ce0 : STD_LOGIC;
    signal frame_6_we0 : STD_LOGIC;
    signal frame_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_7_ce0 : STD_LOGIC;
    signal frame_7_we0 : STD_LOGIC;
    signal frame_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_8_ce0 : STD_LOGIC;
    signal frame_8_we0 : STD_LOGIC;
    signal frame_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_9_ce0 : STD_LOGIC;
    signal frame_9_we0 : STD_LOGIC;
    signal frame_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_10_ce0 : STD_LOGIC;
    signal frame_10_we0 : STD_LOGIC;
    signal frame_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_11_ce0 : STD_LOGIC;
    signal frame_11_we0 : STD_LOGIC;
    signal frame_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_12_ce0 : STD_LOGIC;
    signal frame_12_we0 : STD_LOGIC;
    signal frame_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_13_ce0 : STD_LOGIC;
    signal frame_13_we0 : STD_LOGIC;
    signal frame_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_14_ce0 : STD_LOGIC;
    signal frame_14_we0 : STD_LOGIC;
    signal frame_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_15_ce0 : STD_LOGIC;
    signal frame_15_we0 : STD_LOGIC;
    signal frame_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_16_ce0 : STD_LOGIC;
    signal frame_16_we0 : STD_LOGIC;
    signal frame_16_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_17_ce0 : STD_LOGIC;
    signal frame_17_we0 : STD_LOGIC;
    signal frame_17_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_18_ce0 : STD_LOGIC;
    signal frame_18_we0 : STD_LOGIC;
    signal frame_18_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_19_ce0 : STD_LOGIC;
    signal frame_19_we0 : STD_LOGIC;
    signal frame_19_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_20_ce0 : STD_LOGIC;
    signal frame_20_we0 : STD_LOGIC;
    signal frame_20_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_21_ce0 : STD_LOGIC;
    signal frame_21_we0 : STD_LOGIC;
    signal frame_21_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_22_ce0 : STD_LOGIC;
    signal frame_22_we0 : STD_LOGIC;
    signal frame_22_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_23_ce0 : STD_LOGIC;
    signal frame_23_we0 : STD_LOGIC;
    signal frame_23_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_24_ce0 : STD_LOGIC;
    signal frame_24_we0 : STD_LOGIC;
    signal frame_24_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_25_ce0 : STD_LOGIC;
    signal frame_25_we0 : STD_LOGIC;
    signal frame_25_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_26_ce0 : STD_LOGIC;
    signal frame_26_we0 : STD_LOGIC;
    signal frame_26_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_27_ce0 : STD_LOGIC;
    signal frame_27_we0 : STD_LOGIC;
    signal frame_27_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_28_ce0 : STD_LOGIC;
    signal frame_28_we0 : STD_LOGIC;
    signal frame_28_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_29_ce0 : STD_LOGIC;
    signal frame_29_we0 : STD_LOGIC;
    signal frame_29_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_30_ce0 : STD_LOGIC;
    signal frame_30_we0 : STD_LOGIC;
    signal frame_30_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_31_ce0 : STD_LOGIC;
    signal frame_31_we0 : STD_LOGIC;
    signal frame_31_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_32_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_32_ce0 : STD_LOGIC;
    signal frame_32_we0 : STD_LOGIC;
    signal frame_32_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_33_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_33_ce0 : STD_LOGIC;
    signal frame_33_we0 : STD_LOGIC;
    signal frame_33_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_34_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_34_ce0 : STD_LOGIC;
    signal frame_34_we0 : STD_LOGIC;
    signal frame_34_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_35_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_35_ce0 : STD_LOGIC;
    signal frame_35_we0 : STD_LOGIC;
    signal frame_35_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_36_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_36_ce0 : STD_LOGIC;
    signal frame_36_we0 : STD_LOGIC;
    signal frame_36_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_37_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_37_ce0 : STD_LOGIC;
    signal frame_37_we0 : STD_LOGIC;
    signal frame_37_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_38_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_38_ce0 : STD_LOGIC;
    signal frame_38_we0 : STD_LOGIC;
    signal frame_38_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_39_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_39_ce0 : STD_LOGIC;
    signal frame_39_we0 : STD_LOGIC;
    signal frame_39_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_40_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_40_ce0 : STD_LOGIC;
    signal frame_40_we0 : STD_LOGIC;
    signal frame_40_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_41_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_41_ce0 : STD_LOGIC;
    signal frame_41_we0 : STD_LOGIC;
    signal frame_41_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_42_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_42_ce0 : STD_LOGIC;
    signal frame_42_we0 : STD_LOGIC;
    signal frame_42_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_43_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_43_ce0 : STD_LOGIC;
    signal frame_43_we0 : STD_LOGIC;
    signal frame_43_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_44_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_44_ce0 : STD_LOGIC;
    signal frame_44_we0 : STD_LOGIC;
    signal frame_44_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_45_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_45_ce0 : STD_LOGIC;
    signal frame_45_we0 : STD_LOGIC;
    signal frame_45_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_46_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_46_ce0 : STD_LOGIC;
    signal frame_46_we0 : STD_LOGIC;
    signal frame_46_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_47_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_47_ce0 : STD_LOGIC;
    signal frame_47_we0 : STD_LOGIC;
    signal frame_47_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_48_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_48_ce0 : STD_LOGIC;
    signal frame_48_we0 : STD_LOGIC;
    signal frame_48_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_49_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_49_ce0 : STD_LOGIC;
    signal frame_49_we0 : STD_LOGIC;
    signal frame_49_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_50_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_50_ce0 : STD_LOGIC;
    signal frame_50_we0 : STD_LOGIC;
    signal frame_50_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_51_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_51_ce0 : STD_LOGIC;
    signal frame_51_we0 : STD_LOGIC;
    signal frame_51_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_52_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_52_ce0 : STD_LOGIC;
    signal frame_52_we0 : STD_LOGIC;
    signal frame_52_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_53_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_53_ce0 : STD_LOGIC;
    signal frame_53_we0 : STD_LOGIC;
    signal frame_53_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_54_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_54_ce0 : STD_LOGIC;
    signal frame_54_we0 : STD_LOGIC;
    signal frame_54_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_55_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_55_ce0 : STD_LOGIC;
    signal frame_55_we0 : STD_LOGIC;
    signal frame_55_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_56_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_56_ce0 : STD_LOGIC;
    signal frame_56_we0 : STD_LOGIC;
    signal frame_56_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_57_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_57_ce0 : STD_LOGIC;
    signal frame_57_we0 : STD_LOGIC;
    signal frame_57_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_58_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_58_ce0 : STD_LOGIC;
    signal frame_58_we0 : STD_LOGIC;
    signal frame_58_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_59_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_59_ce0 : STD_LOGIC;
    signal frame_59_we0 : STD_LOGIC;
    signal frame_59_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_60_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_60_ce0 : STD_LOGIC;
    signal frame_60_we0 : STD_LOGIC;
    signal frame_60_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_61_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_61_ce0 : STD_LOGIC;
    signal frame_61_we0 : STD_LOGIC;
    signal frame_61_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_62_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_62_ce0 : STD_LOGIC;
    signal frame_62_we0 : STD_LOGIC;
    signal frame_62_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_63_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_63_ce0 : STD_LOGIC;
    signal frame_63_we0 : STD_LOGIC;
    signal frame_63_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_64_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_64_ce0 : STD_LOGIC;
    signal frame_64_we0 : STD_LOGIC;
    signal frame_64_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_65_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_65_ce0 : STD_LOGIC;
    signal frame_65_we0 : STD_LOGIC;
    signal frame_65_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_66_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_66_ce0 : STD_LOGIC;
    signal frame_66_we0 : STD_LOGIC;
    signal frame_66_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_67_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_67_ce0 : STD_LOGIC;
    signal frame_67_we0 : STD_LOGIC;
    signal frame_67_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_68_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_68_ce0 : STD_LOGIC;
    signal frame_68_we0 : STD_LOGIC;
    signal frame_68_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_69_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_69_ce0 : STD_LOGIC;
    signal frame_69_we0 : STD_LOGIC;
    signal frame_69_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_70_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_70_ce0 : STD_LOGIC;
    signal frame_70_we0 : STD_LOGIC;
    signal frame_70_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_71_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_71_ce0 : STD_LOGIC;
    signal frame_71_we0 : STD_LOGIC;
    signal frame_71_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_72_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_72_ce0 : STD_LOGIC;
    signal frame_72_we0 : STD_LOGIC;
    signal frame_72_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_73_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_73_ce0 : STD_LOGIC;
    signal frame_73_we0 : STD_LOGIC;
    signal frame_73_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_74_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_74_ce0 : STD_LOGIC;
    signal frame_74_we0 : STD_LOGIC;
    signal frame_74_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_75_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_75_ce0 : STD_LOGIC;
    signal frame_75_we0 : STD_LOGIC;
    signal frame_75_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_76_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_76_ce0 : STD_LOGIC;
    signal frame_76_we0 : STD_LOGIC;
    signal frame_76_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_77_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_77_ce0 : STD_LOGIC;
    signal frame_77_we0 : STD_LOGIC;
    signal frame_77_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_78_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_78_ce0 : STD_LOGIC;
    signal frame_78_we0 : STD_LOGIC;
    signal frame_78_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_79_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_79_ce0 : STD_LOGIC;
    signal frame_79_we0 : STD_LOGIC;
    signal frame_79_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_80_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_80_ce0 : STD_LOGIC;
    signal frame_80_we0 : STD_LOGIC;
    signal frame_80_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_81_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_81_ce0 : STD_LOGIC;
    signal frame_81_we0 : STD_LOGIC;
    signal frame_81_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_82_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_82_ce0 : STD_LOGIC;
    signal frame_82_we0 : STD_LOGIC;
    signal frame_82_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_83_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_83_ce0 : STD_LOGIC;
    signal frame_83_we0 : STD_LOGIC;
    signal frame_83_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_84_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_84_ce0 : STD_LOGIC;
    signal frame_84_we0 : STD_LOGIC;
    signal frame_84_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_85_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_85_ce0 : STD_LOGIC;
    signal frame_85_we0 : STD_LOGIC;
    signal frame_85_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_86_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_86_ce0 : STD_LOGIC;
    signal frame_86_we0 : STD_LOGIC;
    signal frame_86_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_87_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_87_ce0 : STD_LOGIC;
    signal frame_87_we0 : STD_LOGIC;
    signal frame_87_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_88_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_88_ce0 : STD_LOGIC;
    signal frame_88_we0 : STD_LOGIC;
    signal frame_88_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_89_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_89_ce0 : STD_LOGIC;
    signal frame_89_we0 : STD_LOGIC;
    signal frame_89_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_90_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_90_ce0 : STD_LOGIC;
    signal frame_90_we0 : STD_LOGIC;
    signal frame_90_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_91_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_91_ce0 : STD_LOGIC;
    signal frame_91_we0 : STD_LOGIC;
    signal frame_91_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_92_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_92_ce0 : STD_LOGIC;
    signal frame_92_we0 : STD_LOGIC;
    signal frame_92_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_93_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_93_ce0 : STD_LOGIC;
    signal frame_93_we0 : STD_LOGIC;
    signal frame_93_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_94_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_94_ce0 : STD_LOGIC;
    signal frame_94_we0 : STD_LOGIC;
    signal frame_94_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_95_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_95_ce0 : STD_LOGIC;
    signal frame_95_we0 : STD_LOGIC;
    signal frame_95_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_96_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_96_ce0 : STD_LOGIC;
    signal frame_96_we0 : STD_LOGIC;
    signal frame_96_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_97_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_97_ce0 : STD_LOGIC;
    signal frame_97_we0 : STD_LOGIC;
    signal frame_97_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_98_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_98_ce0 : STD_LOGIC;
    signal frame_98_we0 : STD_LOGIC;
    signal frame_98_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_99_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_99_ce0 : STD_LOGIC;
    signal frame_99_we0 : STD_LOGIC;
    signal frame_99_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_100_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_100_ce0 : STD_LOGIC;
    signal frame_100_we0 : STD_LOGIC;
    signal frame_100_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_101_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_101_ce0 : STD_LOGIC;
    signal frame_101_we0 : STD_LOGIC;
    signal frame_101_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_102_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_102_ce0 : STD_LOGIC;
    signal frame_102_we0 : STD_LOGIC;
    signal frame_102_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_103_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_103_ce0 : STD_LOGIC;
    signal frame_103_we0 : STD_LOGIC;
    signal frame_103_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_104_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_104_ce0 : STD_LOGIC;
    signal frame_104_we0 : STD_LOGIC;
    signal frame_104_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_105_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_105_ce0 : STD_LOGIC;
    signal frame_105_we0 : STD_LOGIC;
    signal frame_105_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_106_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_106_ce0 : STD_LOGIC;
    signal frame_106_we0 : STD_LOGIC;
    signal frame_106_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_107_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_107_ce0 : STD_LOGIC;
    signal frame_107_we0 : STD_LOGIC;
    signal frame_107_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_108_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_108_ce0 : STD_LOGIC;
    signal frame_108_we0 : STD_LOGIC;
    signal frame_108_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_109_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_109_ce0 : STD_LOGIC;
    signal frame_109_we0 : STD_LOGIC;
    signal frame_109_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_110_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_110_ce0 : STD_LOGIC;
    signal frame_110_we0 : STD_LOGIC;
    signal frame_110_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_111_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_111_ce0 : STD_LOGIC;
    signal frame_111_we0 : STD_LOGIC;
    signal frame_111_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_112_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_112_ce0 : STD_LOGIC;
    signal frame_112_we0 : STD_LOGIC;
    signal frame_112_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_113_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_113_ce0 : STD_LOGIC;
    signal frame_113_we0 : STD_LOGIC;
    signal frame_113_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_114_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_114_ce0 : STD_LOGIC;
    signal frame_114_we0 : STD_LOGIC;
    signal frame_114_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_115_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_115_ce0 : STD_LOGIC;
    signal frame_115_we0 : STD_LOGIC;
    signal frame_115_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_116_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_116_ce0 : STD_LOGIC;
    signal frame_116_we0 : STD_LOGIC;
    signal frame_116_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_117_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_117_ce0 : STD_LOGIC;
    signal frame_117_we0 : STD_LOGIC;
    signal frame_117_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_118_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_118_ce0 : STD_LOGIC;
    signal frame_118_we0 : STD_LOGIC;
    signal frame_118_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_119_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_119_ce0 : STD_LOGIC;
    signal frame_119_we0 : STD_LOGIC;
    signal frame_119_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_120_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_120_ce0 : STD_LOGIC;
    signal frame_120_we0 : STD_LOGIC;
    signal frame_120_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_121_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_121_ce0 : STD_LOGIC;
    signal frame_121_we0 : STD_LOGIC;
    signal frame_121_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_122_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_122_ce0 : STD_LOGIC;
    signal frame_122_we0 : STD_LOGIC;
    signal frame_122_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_123_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_123_ce0 : STD_LOGIC;
    signal frame_123_we0 : STD_LOGIC;
    signal frame_123_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_124_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_124_ce0 : STD_LOGIC;
    signal frame_124_we0 : STD_LOGIC;
    signal frame_124_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_125_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_125_ce0 : STD_LOGIC;
    signal frame_125_we0 : STD_LOGIC;
    signal frame_125_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_126_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_126_ce0 : STD_LOGIC;
    signal frame_126_we0 : STD_LOGIC;
    signal frame_126_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_127_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_127_ce0 : STD_LOGIC;
    signal frame_127_we0 : STD_LOGIC;
    signal frame_127_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_128_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_128_ce0 : STD_LOGIC;
    signal frame_128_we0 : STD_LOGIC;
    signal frame_128_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_129_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_129_ce0 : STD_LOGIC;
    signal frame_129_we0 : STD_LOGIC;
    signal frame_129_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_130_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_130_ce0 : STD_LOGIC;
    signal frame_130_we0 : STD_LOGIC;
    signal frame_130_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_131_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_131_ce0 : STD_LOGIC;
    signal frame_131_we0 : STD_LOGIC;
    signal frame_131_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_132_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_132_ce0 : STD_LOGIC;
    signal frame_132_we0 : STD_LOGIC;
    signal frame_132_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_133_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_133_ce0 : STD_LOGIC;
    signal frame_133_we0 : STD_LOGIC;
    signal frame_133_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_134_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_134_ce0 : STD_LOGIC;
    signal frame_134_we0 : STD_LOGIC;
    signal frame_134_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_135_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_135_ce0 : STD_LOGIC;
    signal frame_135_we0 : STD_LOGIC;
    signal frame_135_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_136_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_136_ce0 : STD_LOGIC;
    signal frame_136_we0 : STD_LOGIC;
    signal frame_136_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_137_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_137_ce0 : STD_LOGIC;
    signal frame_137_we0 : STD_LOGIC;
    signal frame_137_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_138_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_138_ce0 : STD_LOGIC;
    signal frame_138_we0 : STD_LOGIC;
    signal frame_138_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_139_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_139_ce0 : STD_LOGIC;
    signal frame_139_we0 : STD_LOGIC;
    signal frame_139_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_140_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_140_ce0 : STD_LOGIC;
    signal frame_140_we0 : STD_LOGIC;
    signal frame_140_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_141_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_141_ce0 : STD_LOGIC;
    signal frame_141_we0 : STD_LOGIC;
    signal frame_141_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_142_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_142_ce0 : STD_LOGIC;
    signal frame_142_we0 : STD_LOGIC;
    signal frame_142_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_143_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_143_ce0 : STD_LOGIC;
    signal frame_143_we0 : STD_LOGIC;
    signal frame_143_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_144_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_144_ce0 : STD_LOGIC;
    signal frame_144_we0 : STD_LOGIC;
    signal frame_144_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_145_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_145_ce0 : STD_LOGIC;
    signal frame_145_we0 : STD_LOGIC;
    signal frame_145_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_146_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_146_ce0 : STD_LOGIC;
    signal frame_146_we0 : STD_LOGIC;
    signal frame_146_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_147_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_147_ce0 : STD_LOGIC;
    signal frame_147_we0 : STD_LOGIC;
    signal frame_147_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_148_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_148_ce0 : STD_LOGIC;
    signal frame_148_we0 : STD_LOGIC;
    signal frame_148_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_149_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_149_ce0 : STD_LOGIC;
    signal frame_149_we0 : STD_LOGIC;
    signal frame_149_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_150_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_150_ce0 : STD_LOGIC;
    signal frame_150_we0 : STD_LOGIC;
    signal frame_150_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_151_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_151_ce0 : STD_LOGIC;
    signal frame_151_we0 : STD_LOGIC;
    signal frame_151_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_152_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_152_ce0 : STD_LOGIC;
    signal frame_152_we0 : STD_LOGIC;
    signal frame_152_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_153_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_153_ce0 : STD_LOGIC;
    signal frame_153_we0 : STD_LOGIC;
    signal frame_153_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_154_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_154_ce0 : STD_LOGIC;
    signal frame_154_we0 : STD_LOGIC;
    signal frame_154_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_155_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_155_ce0 : STD_LOGIC;
    signal frame_155_we0 : STD_LOGIC;
    signal frame_155_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_156_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_156_ce0 : STD_LOGIC;
    signal frame_156_we0 : STD_LOGIC;
    signal frame_156_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_157_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_157_ce0 : STD_LOGIC;
    signal frame_157_we0 : STD_LOGIC;
    signal frame_157_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_158_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_158_ce0 : STD_LOGIC;
    signal frame_158_we0 : STD_LOGIC;
    signal frame_158_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_159_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_159_ce0 : STD_LOGIC;
    signal frame_159_we0 : STD_LOGIC;
    signal frame_159_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_160_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_160_ce0 : STD_LOGIC;
    signal frame_160_we0 : STD_LOGIC;
    signal frame_160_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_161_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_161_ce0 : STD_LOGIC;
    signal frame_161_we0 : STD_LOGIC;
    signal frame_161_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_162_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_162_ce0 : STD_LOGIC;
    signal frame_162_we0 : STD_LOGIC;
    signal frame_162_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_163_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_163_ce0 : STD_LOGIC;
    signal frame_163_we0 : STD_LOGIC;
    signal frame_163_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_164_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_164_ce0 : STD_LOGIC;
    signal frame_164_we0 : STD_LOGIC;
    signal frame_164_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_165_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_165_ce0 : STD_LOGIC;
    signal frame_165_we0 : STD_LOGIC;
    signal frame_165_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_166_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_166_ce0 : STD_LOGIC;
    signal frame_166_we0 : STD_LOGIC;
    signal frame_166_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_167_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_167_ce0 : STD_LOGIC;
    signal frame_167_we0 : STD_LOGIC;
    signal frame_167_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_168_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_168_ce0 : STD_LOGIC;
    signal frame_168_we0 : STD_LOGIC;
    signal frame_168_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_169_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_169_ce0 : STD_LOGIC;
    signal frame_169_we0 : STD_LOGIC;
    signal frame_169_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_170_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_170_ce0 : STD_LOGIC;
    signal frame_170_we0 : STD_LOGIC;
    signal frame_170_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_171_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_171_ce0 : STD_LOGIC;
    signal frame_171_we0 : STD_LOGIC;
    signal frame_171_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_172_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_172_ce0 : STD_LOGIC;
    signal frame_172_we0 : STD_LOGIC;
    signal frame_172_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_173_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_173_ce0 : STD_LOGIC;
    signal frame_173_we0 : STD_LOGIC;
    signal frame_173_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_174_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_174_ce0 : STD_LOGIC;
    signal frame_174_we0 : STD_LOGIC;
    signal frame_174_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_175_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_175_ce0 : STD_LOGIC;
    signal frame_175_we0 : STD_LOGIC;
    signal frame_175_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_176_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_176_ce0 : STD_LOGIC;
    signal frame_176_we0 : STD_LOGIC;
    signal frame_176_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_177_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_177_ce0 : STD_LOGIC;
    signal frame_177_we0 : STD_LOGIC;
    signal frame_177_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_178_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_178_ce0 : STD_LOGIC;
    signal frame_178_we0 : STD_LOGIC;
    signal frame_178_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_179_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_179_ce0 : STD_LOGIC;
    signal frame_179_we0 : STD_LOGIC;
    signal frame_179_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_180_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_180_ce0 : STD_LOGIC;
    signal frame_180_we0 : STD_LOGIC;
    signal frame_180_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_181_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_181_ce0 : STD_LOGIC;
    signal frame_181_we0 : STD_LOGIC;
    signal frame_181_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_182_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_182_ce0 : STD_LOGIC;
    signal frame_182_we0 : STD_LOGIC;
    signal frame_182_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_183_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_183_ce0 : STD_LOGIC;
    signal frame_183_we0 : STD_LOGIC;
    signal frame_183_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_184_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_184_ce0 : STD_LOGIC;
    signal frame_184_we0 : STD_LOGIC;
    signal frame_184_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_185_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_185_ce0 : STD_LOGIC;
    signal frame_185_we0 : STD_LOGIC;
    signal frame_185_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_186_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_186_ce0 : STD_LOGIC;
    signal frame_186_we0 : STD_LOGIC;
    signal frame_186_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_187_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_187_ce0 : STD_LOGIC;
    signal frame_187_we0 : STD_LOGIC;
    signal frame_187_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_188_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_188_ce0 : STD_LOGIC;
    signal frame_188_we0 : STD_LOGIC;
    signal frame_188_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_189_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_189_ce0 : STD_LOGIC;
    signal frame_189_we0 : STD_LOGIC;
    signal frame_189_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_190_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_190_ce0 : STD_LOGIC;
    signal frame_190_we0 : STD_LOGIC;
    signal frame_190_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_191_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_191_ce0 : STD_LOGIC;
    signal frame_191_we0 : STD_LOGIC;
    signal frame_191_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_192_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_192_ce0 : STD_LOGIC;
    signal frame_192_we0 : STD_LOGIC;
    signal frame_192_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_193_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_193_ce0 : STD_LOGIC;
    signal frame_193_we0 : STD_LOGIC;
    signal frame_193_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_194_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_194_ce0 : STD_LOGIC;
    signal frame_194_we0 : STD_LOGIC;
    signal frame_194_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_195_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_195_ce0 : STD_LOGIC;
    signal frame_195_we0 : STD_LOGIC;
    signal frame_195_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_196_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_196_ce0 : STD_LOGIC;
    signal frame_196_we0 : STD_LOGIC;
    signal frame_196_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_197_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_197_ce0 : STD_LOGIC;
    signal frame_197_we0 : STD_LOGIC;
    signal frame_197_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_198_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_198_ce0 : STD_LOGIC;
    signal frame_198_we0 : STD_LOGIC;
    signal frame_198_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_199_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_199_ce0 : STD_LOGIC;
    signal frame_199_we0 : STD_LOGIC;
    signal frame_199_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_200_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_200_ce0 : STD_LOGIC;
    signal frame_200_we0 : STD_LOGIC;
    signal frame_200_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_201_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_201_ce0 : STD_LOGIC;
    signal frame_201_we0 : STD_LOGIC;
    signal frame_201_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_202_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_202_ce0 : STD_LOGIC;
    signal frame_202_we0 : STD_LOGIC;
    signal frame_202_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_203_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_203_ce0 : STD_LOGIC;
    signal frame_203_we0 : STD_LOGIC;
    signal frame_203_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_204_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_204_ce0 : STD_LOGIC;
    signal frame_204_we0 : STD_LOGIC;
    signal frame_204_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_205_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_205_ce0 : STD_LOGIC;
    signal frame_205_we0 : STD_LOGIC;
    signal frame_205_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_206_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_206_ce0 : STD_LOGIC;
    signal frame_206_we0 : STD_LOGIC;
    signal frame_206_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_207_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_207_ce0 : STD_LOGIC;
    signal frame_207_we0 : STD_LOGIC;
    signal frame_207_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_208_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_208_ce0 : STD_LOGIC;
    signal frame_208_we0 : STD_LOGIC;
    signal frame_208_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_209_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_209_ce0 : STD_LOGIC;
    signal frame_209_we0 : STD_LOGIC;
    signal frame_209_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_210_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_210_ce0 : STD_LOGIC;
    signal frame_210_we0 : STD_LOGIC;
    signal frame_210_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_211_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_211_ce0 : STD_LOGIC;
    signal frame_211_we0 : STD_LOGIC;
    signal frame_211_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_212_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_212_ce0 : STD_LOGIC;
    signal frame_212_we0 : STD_LOGIC;
    signal frame_212_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_213_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_213_ce0 : STD_LOGIC;
    signal frame_213_we0 : STD_LOGIC;
    signal frame_213_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_214_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_214_ce0 : STD_LOGIC;
    signal frame_214_we0 : STD_LOGIC;
    signal frame_214_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_215_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_215_ce0 : STD_LOGIC;
    signal frame_215_we0 : STD_LOGIC;
    signal frame_215_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_216_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_216_ce0 : STD_LOGIC;
    signal frame_216_we0 : STD_LOGIC;
    signal frame_216_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_217_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_217_ce0 : STD_LOGIC;
    signal frame_217_we0 : STD_LOGIC;
    signal frame_217_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_218_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_218_ce0 : STD_LOGIC;
    signal frame_218_we0 : STD_LOGIC;
    signal frame_218_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_219_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_219_ce0 : STD_LOGIC;
    signal frame_219_we0 : STD_LOGIC;
    signal frame_219_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_220_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_220_ce0 : STD_LOGIC;
    signal frame_220_we0 : STD_LOGIC;
    signal frame_220_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_221_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_221_ce0 : STD_LOGIC;
    signal frame_221_we0 : STD_LOGIC;
    signal frame_221_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_222_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_222_ce0 : STD_LOGIC;
    signal frame_222_we0 : STD_LOGIC;
    signal frame_222_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_223_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_223_ce0 : STD_LOGIC;
    signal frame_223_we0 : STD_LOGIC;
    signal frame_223_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_224_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_224_ce0 : STD_LOGIC;
    signal frame_224_we0 : STD_LOGIC;
    signal frame_224_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_225_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_225_ce0 : STD_LOGIC;
    signal frame_225_we0 : STD_LOGIC;
    signal frame_225_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_226_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_226_ce0 : STD_LOGIC;
    signal frame_226_we0 : STD_LOGIC;
    signal frame_226_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_227_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_227_ce0 : STD_LOGIC;
    signal frame_227_we0 : STD_LOGIC;
    signal frame_227_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_228_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_228_ce0 : STD_LOGIC;
    signal frame_228_we0 : STD_LOGIC;
    signal frame_228_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_229_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_229_ce0 : STD_LOGIC;
    signal frame_229_we0 : STD_LOGIC;
    signal frame_229_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_230_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_230_ce0 : STD_LOGIC;
    signal frame_230_we0 : STD_LOGIC;
    signal frame_230_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_231_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_231_ce0 : STD_LOGIC;
    signal frame_231_we0 : STD_LOGIC;
    signal frame_231_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_232_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_232_ce0 : STD_LOGIC;
    signal frame_232_we0 : STD_LOGIC;
    signal frame_232_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_233_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_233_ce0 : STD_LOGIC;
    signal frame_233_we0 : STD_LOGIC;
    signal frame_233_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_234_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_234_ce0 : STD_LOGIC;
    signal frame_234_we0 : STD_LOGIC;
    signal frame_234_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_235_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_235_ce0 : STD_LOGIC;
    signal frame_235_we0 : STD_LOGIC;
    signal frame_235_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_236_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_236_ce0 : STD_LOGIC;
    signal frame_236_we0 : STD_LOGIC;
    signal frame_236_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_237_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_237_ce0 : STD_LOGIC;
    signal frame_237_we0 : STD_LOGIC;
    signal frame_237_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_238_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_238_ce0 : STD_LOGIC;
    signal frame_238_we0 : STD_LOGIC;
    signal frame_238_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_239_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_239_ce0 : STD_LOGIC;
    signal frame_239_we0 : STD_LOGIC;
    signal frame_239_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_240_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_240_ce0 : STD_LOGIC;
    signal frame_240_we0 : STD_LOGIC;
    signal frame_240_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_241_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_241_ce0 : STD_LOGIC;
    signal frame_241_we0 : STD_LOGIC;
    signal frame_241_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_242_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_242_ce0 : STD_LOGIC;
    signal frame_242_we0 : STD_LOGIC;
    signal frame_242_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_243_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_243_ce0 : STD_LOGIC;
    signal frame_243_we0 : STD_LOGIC;
    signal frame_243_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_244_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_244_ce0 : STD_LOGIC;
    signal frame_244_we0 : STD_LOGIC;
    signal frame_244_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_245_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_245_ce0 : STD_LOGIC;
    signal frame_245_we0 : STD_LOGIC;
    signal frame_245_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_246_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_246_ce0 : STD_LOGIC;
    signal frame_246_we0 : STD_LOGIC;
    signal frame_246_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_247_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_247_ce0 : STD_LOGIC;
    signal frame_247_we0 : STD_LOGIC;
    signal frame_247_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_248_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_248_ce0 : STD_LOGIC;
    signal frame_248_we0 : STD_LOGIC;
    signal frame_248_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_249_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_249_ce0 : STD_LOGIC;
    signal frame_249_we0 : STD_LOGIC;
    signal frame_249_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_250_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_250_ce0 : STD_LOGIC;
    signal frame_250_we0 : STD_LOGIC;
    signal frame_250_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_251_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_251_ce0 : STD_LOGIC;
    signal frame_251_we0 : STD_LOGIC;
    signal frame_251_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_252_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_252_ce0 : STD_LOGIC;
    signal frame_252_we0 : STD_LOGIC;
    signal frame_252_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_253_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_253_ce0 : STD_LOGIC;
    signal frame_253_we0 : STD_LOGIC;
    signal frame_253_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal frame_254_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal frame_254_ce0 : STD_LOGIC;
    signal frame_254_we0 : STD_LOGIC;
    signal frame_254_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_ce0 : STD_LOGIC;
    signal output_we0 : STD_LOGIC;
    signal output_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_1_ce0 : STD_LOGIC;
    signal output_1_we0 : STD_LOGIC;
    signal output_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_2_ce0 : STD_LOGIC;
    signal output_2_we0 : STD_LOGIC;
    signal output_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_3_ce0 : STD_LOGIC;
    signal output_3_we0 : STD_LOGIC;
    signal output_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_4_ce0 : STD_LOGIC;
    signal output_4_we0 : STD_LOGIC;
    signal output_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_5_ce0 : STD_LOGIC;
    signal output_5_we0 : STD_LOGIC;
    signal output_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_6_ce0 : STD_LOGIC;
    signal output_6_we0 : STD_LOGIC;
    signal output_6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_7_ce0 : STD_LOGIC;
    signal output_7_we0 : STD_LOGIC;
    signal output_7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_8_ce0 : STD_LOGIC;
    signal output_8_we0 : STD_LOGIC;
    signal output_8_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_9_ce0 : STD_LOGIC;
    signal output_9_we0 : STD_LOGIC;
    signal output_9_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_10_ce0 : STD_LOGIC;
    signal output_10_we0 : STD_LOGIC;
    signal output_10_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_11_ce0 : STD_LOGIC;
    signal output_11_we0 : STD_LOGIC;
    signal output_11_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_12_ce0 : STD_LOGIC;
    signal output_12_we0 : STD_LOGIC;
    signal output_12_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_13_ce0 : STD_LOGIC;
    signal output_13_we0 : STD_LOGIC;
    signal output_13_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_14_ce0 : STD_LOGIC;
    signal output_14_we0 : STD_LOGIC;
    signal output_14_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_15_ce0 : STD_LOGIC;
    signal output_15_we0 : STD_LOGIC;
    signal output_15_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_16_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_16_ce0 : STD_LOGIC;
    signal output_16_we0 : STD_LOGIC;
    signal output_16_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_16_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_17_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_17_ce0 : STD_LOGIC;
    signal output_17_we0 : STD_LOGIC;
    signal output_17_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_17_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_18_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_18_ce0 : STD_LOGIC;
    signal output_18_we0 : STD_LOGIC;
    signal output_18_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_18_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_19_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_19_ce0 : STD_LOGIC;
    signal output_19_we0 : STD_LOGIC;
    signal output_19_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_19_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_20_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_20_ce0 : STD_LOGIC;
    signal output_20_we0 : STD_LOGIC;
    signal output_20_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_20_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_21_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_21_ce0 : STD_LOGIC;
    signal output_21_we0 : STD_LOGIC;
    signal output_21_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_21_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_22_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_22_ce0 : STD_LOGIC;
    signal output_22_we0 : STD_LOGIC;
    signal output_22_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_22_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_23_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_23_ce0 : STD_LOGIC;
    signal output_23_we0 : STD_LOGIC;
    signal output_23_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_23_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_24_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_24_ce0 : STD_LOGIC;
    signal output_24_we0 : STD_LOGIC;
    signal output_24_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_24_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_25_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_25_ce0 : STD_LOGIC;
    signal output_25_we0 : STD_LOGIC;
    signal output_25_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_25_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_26_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_26_ce0 : STD_LOGIC;
    signal output_26_we0 : STD_LOGIC;
    signal output_26_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_26_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_27_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_27_ce0 : STD_LOGIC;
    signal output_27_we0 : STD_LOGIC;
    signal output_27_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_27_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_28_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_28_ce0 : STD_LOGIC;
    signal output_28_we0 : STD_LOGIC;
    signal output_28_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_28_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_29_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_29_ce0 : STD_LOGIC;
    signal output_29_we0 : STD_LOGIC;
    signal output_29_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_29_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_30_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_30_ce0 : STD_LOGIC;
    signal output_30_we0 : STD_LOGIC;
    signal output_30_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_30_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_31_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_31_ce0 : STD_LOGIC;
    signal output_31_we0 : STD_LOGIC;
    signal output_31_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_31_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_32_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_32_ce0 : STD_LOGIC;
    signal output_32_we0 : STD_LOGIC;
    signal output_32_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_32_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_33_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_33_ce0 : STD_LOGIC;
    signal output_33_we0 : STD_LOGIC;
    signal output_33_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_33_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_34_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_34_ce0 : STD_LOGIC;
    signal output_34_we0 : STD_LOGIC;
    signal output_34_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_34_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_35_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_35_ce0 : STD_LOGIC;
    signal output_35_we0 : STD_LOGIC;
    signal output_35_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_35_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_36_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_36_ce0 : STD_LOGIC;
    signal output_36_we0 : STD_LOGIC;
    signal output_36_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_36_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_37_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_37_ce0 : STD_LOGIC;
    signal output_37_we0 : STD_LOGIC;
    signal output_37_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_37_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_38_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_38_ce0 : STD_LOGIC;
    signal output_38_we0 : STD_LOGIC;
    signal output_38_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_38_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_39_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_39_ce0 : STD_LOGIC;
    signal output_39_we0 : STD_LOGIC;
    signal output_39_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_39_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_40_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_40_ce0 : STD_LOGIC;
    signal output_40_we0 : STD_LOGIC;
    signal output_40_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_40_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_41_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_41_ce0 : STD_LOGIC;
    signal output_41_we0 : STD_LOGIC;
    signal output_41_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_41_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_42_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_42_ce0 : STD_LOGIC;
    signal output_42_we0 : STD_LOGIC;
    signal output_42_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_42_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_43_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_43_ce0 : STD_LOGIC;
    signal output_43_we0 : STD_LOGIC;
    signal output_43_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_43_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_44_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_44_ce0 : STD_LOGIC;
    signal output_44_we0 : STD_LOGIC;
    signal output_44_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_44_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_45_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_45_ce0 : STD_LOGIC;
    signal output_45_we0 : STD_LOGIC;
    signal output_45_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_45_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_46_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_46_ce0 : STD_LOGIC;
    signal output_46_we0 : STD_LOGIC;
    signal output_46_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_46_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_47_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_47_ce0 : STD_LOGIC;
    signal output_47_we0 : STD_LOGIC;
    signal output_47_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_47_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_48_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_48_ce0 : STD_LOGIC;
    signal output_48_we0 : STD_LOGIC;
    signal output_48_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_48_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_49_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_49_ce0 : STD_LOGIC;
    signal output_49_we0 : STD_LOGIC;
    signal output_49_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_49_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_50_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_50_ce0 : STD_LOGIC;
    signal output_50_we0 : STD_LOGIC;
    signal output_50_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_50_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_51_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_51_ce0 : STD_LOGIC;
    signal output_51_we0 : STD_LOGIC;
    signal output_51_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_51_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_52_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_52_ce0 : STD_LOGIC;
    signal output_52_we0 : STD_LOGIC;
    signal output_52_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_52_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_53_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_53_ce0 : STD_LOGIC;
    signal output_53_we0 : STD_LOGIC;
    signal output_53_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_53_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_54_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_54_ce0 : STD_LOGIC;
    signal output_54_we0 : STD_LOGIC;
    signal output_54_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_54_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_55_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_55_ce0 : STD_LOGIC;
    signal output_55_we0 : STD_LOGIC;
    signal output_55_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_55_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_56_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_56_ce0 : STD_LOGIC;
    signal output_56_we0 : STD_LOGIC;
    signal output_56_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_56_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_57_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_57_ce0 : STD_LOGIC;
    signal output_57_we0 : STD_LOGIC;
    signal output_57_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_57_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_58_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_58_ce0 : STD_LOGIC;
    signal output_58_we0 : STD_LOGIC;
    signal output_58_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_58_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_59_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_59_ce0 : STD_LOGIC;
    signal output_59_we0 : STD_LOGIC;
    signal output_59_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_59_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_60_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_60_ce0 : STD_LOGIC;
    signal output_60_we0 : STD_LOGIC;
    signal output_60_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_60_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_61_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_61_ce0 : STD_LOGIC;
    signal output_61_we0 : STD_LOGIC;
    signal output_61_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_61_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_62_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_62_ce0 : STD_LOGIC;
    signal output_62_we0 : STD_LOGIC;
    signal output_62_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_62_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_63_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_63_ce0 : STD_LOGIC;
    signal output_63_we0 : STD_LOGIC;
    signal output_63_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_63_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_64_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_64_ce0 : STD_LOGIC;
    signal output_64_we0 : STD_LOGIC;
    signal output_64_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_64_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_65_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_65_ce0 : STD_LOGIC;
    signal output_65_we0 : STD_LOGIC;
    signal output_65_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_65_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_66_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_66_ce0 : STD_LOGIC;
    signal output_66_we0 : STD_LOGIC;
    signal output_66_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_66_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_67_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_67_ce0 : STD_LOGIC;
    signal output_67_we0 : STD_LOGIC;
    signal output_67_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_67_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_68_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_68_ce0 : STD_LOGIC;
    signal output_68_we0 : STD_LOGIC;
    signal output_68_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_68_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_69_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_69_ce0 : STD_LOGIC;
    signal output_69_we0 : STD_LOGIC;
    signal output_69_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_69_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_70_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_70_ce0 : STD_LOGIC;
    signal output_70_we0 : STD_LOGIC;
    signal output_70_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_70_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_71_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_71_ce0 : STD_LOGIC;
    signal output_71_we0 : STD_LOGIC;
    signal output_71_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_71_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_72_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_72_ce0 : STD_LOGIC;
    signal output_72_we0 : STD_LOGIC;
    signal output_72_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_72_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_73_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_73_ce0 : STD_LOGIC;
    signal output_73_we0 : STD_LOGIC;
    signal output_73_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_73_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_74_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_74_ce0 : STD_LOGIC;
    signal output_74_we0 : STD_LOGIC;
    signal output_74_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_74_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_75_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_75_ce0 : STD_LOGIC;
    signal output_75_we0 : STD_LOGIC;
    signal output_75_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_75_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_76_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_76_ce0 : STD_LOGIC;
    signal output_76_we0 : STD_LOGIC;
    signal output_76_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_76_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_77_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_77_ce0 : STD_LOGIC;
    signal output_77_we0 : STD_LOGIC;
    signal output_77_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_77_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_78_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_78_ce0 : STD_LOGIC;
    signal output_78_we0 : STD_LOGIC;
    signal output_78_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_78_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_79_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_79_ce0 : STD_LOGIC;
    signal output_79_we0 : STD_LOGIC;
    signal output_79_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_79_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_80_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_80_ce0 : STD_LOGIC;
    signal output_80_we0 : STD_LOGIC;
    signal output_80_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_80_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_81_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_81_ce0 : STD_LOGIC;
    signal output_81_we0 : STD_LOGIC;
    signal output_81_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_81_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_82_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_82_ce0 : STD_LOGIC;
    signal output_82_we0 : STD_LOGIC;
    signal output_82_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_82_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_83_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_83_ce0 : STD_LOGIC;
    signal output_83_we0 : STD_LOGIC;
    signal output_83_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_83_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_84_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_84_ce0 : STD_LOGIC;
    signal output_84_we0 : STD_LOGIC;
    signal output_84_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_ap_start : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_ap_done : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_ap_idle : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_ap_ready : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_84_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_84_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_84_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_84_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_83_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_83_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_83_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_83_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_82_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_82_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_82_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_82_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_81_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_81_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_81_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_81_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_80_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_80_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_80_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_80_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_79_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_79_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_79_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_79_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_78_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_78_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_78_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_78_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_77_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_77_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_77_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_77_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_76_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_76_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_76_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_76_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_75_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_75_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_75_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_75_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_74_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_74_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_74_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_74_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_73_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_73_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_73_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_73_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_72_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_72_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_72_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_72_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_71_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_71_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_71_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_71_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_70_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_70_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_70_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_70_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_69_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_69_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_69_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_69_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_68_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_68_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_68_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_68_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_67_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_67_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_67_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_67_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_66_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_66_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_66_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_66_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_65_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_65_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_65_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_65_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_64_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_64_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_64_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_64_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_63_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_63_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_63_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_63_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_62_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_62_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_62_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_62_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_61_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_61_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_61_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_61_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_60_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_60_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_60_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_60_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_59_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_59_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_59_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_59_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_58_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_58_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_58_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_58_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_57_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_57_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_57_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_57_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_56_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_56_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_56_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_56_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_55_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_55_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_55_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_55_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_54_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_54_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_54_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_54_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_53_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_53_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_53_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_53_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_52_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_52_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_52_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_52_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_51_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_51_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_51_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_51_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_50_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_50_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_50_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_50_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_49_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_49_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_49_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_49_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_48_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_48_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_48_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_48_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_47_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_47_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_47_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_47_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_46_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_46_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_46_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_46_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_45_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_45_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_45_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_45_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_44_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_44_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_44_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_44_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_43_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_43_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_43_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_43_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_42_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_42_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_42_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_42_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_41_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_41_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_41_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_41_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_40_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_40_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_40_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_40_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_39_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_39_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_39_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_39_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_38_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_38_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_38_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_38_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_37_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_37_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_37_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_37_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_36_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_36_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_36_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_36_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_35_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_35_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_35_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_35_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_34_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_34_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_34_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_34_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_33_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_33_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_33_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_33_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_32_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_32_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_32_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_32_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_31_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_31_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_31_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_31_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_30_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_30_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_30_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_30_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_29_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_29_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_29_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_29_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_28_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_28_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_28_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_28_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_27_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_27_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_27_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_27_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_26_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_26_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_26_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_26_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_25_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_25_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_25_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_25_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_24_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_24_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_24_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_24_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_23_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_23_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_23_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_23_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_22_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_22_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_22_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_22_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_21_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_21_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_21_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_21_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_20_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_20_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_20_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_20_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_19_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_19_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_19_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_19_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_18_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_18_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_18_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_18_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_17_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_17_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_17_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_17_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_16_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_16_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_16_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_16_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_15_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_15_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_15_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_14_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_14_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_14_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_13_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_13_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_13_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_12_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_12_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_12_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_11_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_11_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_11_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_10_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_10_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_10_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_9_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_9_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_9_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_8_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_8_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_8_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_7_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_7_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_6_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_6_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_5_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_5_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_4_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_4_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_3_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_3_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_2_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_2_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_1_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_1_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_r_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_r_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_r_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_output_r_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_ap_start : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_ap_done : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_ap_idle : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_ap_ready : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_1_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_1_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_2_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_2_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_3_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_3_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_4_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_4_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_5_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_5_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_6_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_6_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_7_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_7_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_8_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_8_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_8_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_9_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_9_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_9_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_10_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_10_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_10_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_11_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_11_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_11_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_12_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_12_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_12_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_13_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_13_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_13_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_14_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_14_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_14_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_15_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_15_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_15_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_16_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_16_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_16_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_17_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_17_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_17_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_18_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_18_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_18_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_19_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_19_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_19_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_20_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_20_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_20_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_21_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_21_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_21_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_22_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_22_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_22_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_23_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_23_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_23_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_24_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_24_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_24_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_25_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_25_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_25_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_26_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_26_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_26_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_27_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_27_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_27_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_28_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_28_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_28_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_29_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_29_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_29_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_30_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_30_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_30_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_31_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_31_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_31_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_32_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_32_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_32_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_32_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_33_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_33_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_33_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_33_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_34_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_34_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_34_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_34_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_35_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_35_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_35_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_35_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_36_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_36_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_36_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_36_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_37_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_37_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_37_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_37_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_38_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_38_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_38_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_38_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_39_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_39_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_39_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_39_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_40_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_40_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_40_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_40_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_41_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_41_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_41_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_41_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_42_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_42_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_42_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_42_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_43_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_43_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_43_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_43_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_44_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_44_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_44_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_44_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_45_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_45_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_45_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_45_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_46_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_46_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_46_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_46_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_47_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_47_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_47_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_47_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_48_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_48_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_48_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_48_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_49_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_49_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_49_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_49_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_50_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_50_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_50_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_50_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_51_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_51_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_51_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_51_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_52_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_52_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_52_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_52_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_53_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_53_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_53_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_53_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_54_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_54_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_54_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_54_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_55_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_55_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_55_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_55_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_56_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_56_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_56_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_56_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_57_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_57_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_57_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_57_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_58_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_58_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_58_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_58_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_59_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_59_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_59_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_59_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_60_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_60_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_60_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_60_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_61_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_61_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_61_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_61_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_62_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_62_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_62_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_62_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_63_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_63_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_63_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_63_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_64_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_64_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_64_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_64_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_65_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_65_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_65_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_65_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_66_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_66_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_66_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_66_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_67_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_67_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_67_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_67_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_68_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_68_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_68_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_68_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_69_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_69_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_69_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_69_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_70_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_70_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_70_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_70_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_71_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_71_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_71_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_71_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_72_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_72_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_72_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_72_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_73_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_73_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_73_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_73_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_74_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_74_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_74_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_74_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_75_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_75_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_75_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_75_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_76_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_76_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_76_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_76_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_77_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_77_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_77_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_77_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_78_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_78_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_78_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_78_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_79_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_79_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_79_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_79_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_80_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_80_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_80_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_80_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_81_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_81_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_81_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_81_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_82_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_82_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_82_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_82_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_83_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_83_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_83_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_83_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_84_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_84_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_84_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_84_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_85_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_85_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_85_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_85_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_86_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_86_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_86_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_86_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_87_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_87_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_87_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_87_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_88_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_88_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_88_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_88_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_89_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_89_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_89_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_89_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_90_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_90_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_90_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_90_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_91_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_91_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_91_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_91_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_92_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_92_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_92_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_92_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_93_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_93_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_93_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_93_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_94_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_94_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_94_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_94_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_95_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_95_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_95_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_95_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_96_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_96_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_96_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_96_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_97_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_97_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_97_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_97_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_98_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_98_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_98_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_98_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_99_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_99_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_99_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_99_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_100_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_100_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_100_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_100_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_101_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_101_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_101_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_101_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_102_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_102_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_102_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_102_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_103_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_103_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_103_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_103_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_104_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_104_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_104_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_104_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_105_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_105_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_105_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_105_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_106_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_106_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_106_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_106_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_107_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_107_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_107_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_107_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_108_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_108_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_108_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_108_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_109_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_109_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_109_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_109_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_110_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_110_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_110_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_110_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_111_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_111_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_111_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_111_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_112_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_112_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_112_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_112_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_113_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_113_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_113_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_113_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_114_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_114_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_114_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_114_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_115_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_115_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_115_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_115_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_116_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_116_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_116_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_116_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_117_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_117_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_117_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_117_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_118_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_118_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_118_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_118_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_119_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_119_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_119_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_119_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_120_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_120_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_120_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_120_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_121_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_121_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_121_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_121_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_122_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_122_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_122_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_122_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_123_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_123_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_123_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_123_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_124_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_124_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_124_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_124_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_125_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_125_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_125_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_125_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_126_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_126_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_126_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_126_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_127_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_127_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_127_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_127_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_128_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_128_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_128_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_128_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_129_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_129_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_129_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_129_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_130_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_130_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_130_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_130_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_131_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_131_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_131_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_131_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_132_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_132_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_132_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_132_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_133_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_133_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_133_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_133_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_134_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_134_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_134_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_134_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_135_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_135_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_135_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_135_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_136_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_136_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_136_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_136_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_137_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_137_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_137_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_137_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_138_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_138_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_138_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_138_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_139_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_139_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_139_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_139_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_140_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_140_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_140_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_140_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_141_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_141_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_141_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_141_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_142_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_142_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_142_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_142_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_143_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_143_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_143_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_143_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_144_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_144_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_144_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_144_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_145_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_145_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_145_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_145_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_146_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_146_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_146_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_146_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_147_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_147_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_147_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_147_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_148_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_148_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_148_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_148_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_149_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_149_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_149_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_149_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_150_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_150_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_150_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_150_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_151_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_151_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_151_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_151_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_152_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_152_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_152_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_152_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_153_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_153_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_153_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_153_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_154_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_154_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_154_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_154_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_155_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_155_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_155_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_155_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_156_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_156_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_156_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_156_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_157_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_157_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_157_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_157_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_158_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_158_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_158_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_158_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_159_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_159_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_159_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_159_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_160_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_160_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_160_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_160_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_161_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_161_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_161_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_161_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_162_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_162_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_162_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_162_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_163_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_163_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_163_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_163_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_164_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_164_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_164_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_164_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_165_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_165_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_165_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_165_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_166_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_166_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_166_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_166_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_167_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_167_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_167_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_167_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_168_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_168_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_168_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_168_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_169_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_169_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_169_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_169_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_170_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_170_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_170_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_170_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_171_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_171_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_171_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_171_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_172_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_172_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_172_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_172_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_173_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_173_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_173_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_173_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_174_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_174_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_174_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_174_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_175_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_175_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_175_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_175_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_176_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_176_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_176_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_176_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_177_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_177_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_177_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_177_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_178_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_178_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_178_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_178_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_179_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_179_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_179_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_179_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_180_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_180_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_180_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_180_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_181_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_181_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_181_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_181_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_182_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_182_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_182_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_182_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_183_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_183_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_183_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_183_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_184_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_184_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_184_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_184_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_185_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_185_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_185_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_185_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_186_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_186_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_186_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_186_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_187_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_187_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_187_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_187_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_188_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_188_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_188_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_188_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_189_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_189_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_189_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_189_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_190_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_190_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_190_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_190_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_191_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_191_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_191_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_191_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_192_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_192_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_192_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_192_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_193_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_193_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_193_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_193_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_194_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_194_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_194_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_194_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_195_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_195_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_195_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_195_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_196_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_196_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_196_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_196_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_197_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_197_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_197_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_197_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_198_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_198_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_198_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_198_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_199_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_199_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_199_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_199_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_200_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_200_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_200_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_200_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_201_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_201_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_201_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_201_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_202_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_202_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_202_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_202_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_203_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_203_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_203_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_203_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_204_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_204_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_204_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_204_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_205_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_205_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_205_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_205_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_206_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_206_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_206_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_206_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_207_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_207_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_207_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_207_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_208_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_208_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_208_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_208_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_209_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_209_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_209_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_209_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_210_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_210_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_210_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_210_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_211_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_211_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_211_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_211_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_212_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_212_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_212_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_212_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_213_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_213_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_213_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_213_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_214_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_214_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_214_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_214_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_215_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_215_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_215_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_215_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_216_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_216_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_216_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_216_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_217_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_217_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_217_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_217_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_218_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_218_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_218_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_218_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_219_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_219_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_219_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_219_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_220_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_220_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_220_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_220_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_221_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_221_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_221_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_221_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_222_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_222_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_222_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_222_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_223_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_223_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_223_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_223_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_224_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_224_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_224_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_224_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_225_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_225_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_225_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_225_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_226_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_226_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_226_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_226_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_227_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_227_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_227_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_227_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_228_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_228_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_228_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_228_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_229_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_229_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_229_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_229_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_230_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_230_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_230_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_230_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_231_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_231_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_231_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_231_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_232_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_232_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_232_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_232_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_233_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_233_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_233_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_233_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_234_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_234_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_234_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_234_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_235_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_235_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_235_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_235_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_236_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_236_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_236_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_236_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_237_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_237_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_237_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_237_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_238_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_238_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_238_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_238_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_239_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_239_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_239_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_239_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_240_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_240_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_240_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_240_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_241_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_241_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_241_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_241_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_242_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_242_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_242_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_242_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_243_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_243_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_243_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_243_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_244_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_244_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_244_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_244_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_245_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_245_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_245_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_245_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_246_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_246_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_246_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_246_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_247_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_247_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_247_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_247_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_248_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_248_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_248_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_248_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_249_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_249_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_249_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_249_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_250_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_250_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_250_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_250_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_251_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_251_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_251_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_251_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_252_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_252_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_252_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_252_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_253_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_253_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_253_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_253_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_254_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_254_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_254_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_254_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_S_AXIS_TREADY : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_start : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_done : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_idle : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_ready : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_1_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_1_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_2_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_2_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_3_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_3_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_4_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_4_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_5_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_5_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_6_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_6_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_7_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_7_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_8_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_8_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_8_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_9_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_9_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_9_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_10_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_10_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_10_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_11_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_11_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_11_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_12_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_12_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_12_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_13_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_13_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_13_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_14_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_14_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_14_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_15_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_15_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_15_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_16_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_16_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_16_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_16_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_17_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_17_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_17_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_17_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_18_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_18_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_18_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_18_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_19_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_19_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_19_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_19_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_20_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_20_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_20_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_20_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_21_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_21_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_21_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_21_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_22_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_22_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_22_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_22_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_23_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_23_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_23_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_23_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_24_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_24_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_24_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_24_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_25_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_25_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_25_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_25_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_26_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_26_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_26_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_26_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_27_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_27_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_27_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_27_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_28_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_28_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_28_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_28_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_29_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_29_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_29_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_29_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_30_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_30_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_30_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_30_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_31_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_31_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_31_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_31_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_32_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_32_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_32_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_32_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_33_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_33_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_33_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_33_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_34_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_34_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_34_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_34_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_35_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_35_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_35_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_35_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_36_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_36_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_36_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_36_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_37_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_37_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_37_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_37_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_38_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_38_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_38_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_38_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_39_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_39_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_39_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_39_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_40_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_40_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_40_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_40_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_41_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_41_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_41_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_41_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_42_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_42_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_42_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_42_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_43_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_43_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_43_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_43_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_44_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_44_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_44_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_44_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_45_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_45_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_45_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_45_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_46_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_46_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_46_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_46_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_47_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_47_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_47_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_47_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_48_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_48_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_48_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_48_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_49_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_49_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_49_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_49_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_50_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_50_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_50_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_50_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_51_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_51_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_51_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_51_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_52_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_52_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_52_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_52_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_53_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_53_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_53_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_53_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_54_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_54_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_54_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_54_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_55_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_55_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_55_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_55_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_56_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_56_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_56_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_56_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_57_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_57_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_57_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_57_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_58_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_58_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_58_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_58_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_59_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_59_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_59_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_59_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_60_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_60_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_60_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_60_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_61_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_61_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_61_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_61_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_62_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_62_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_62_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_62_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_63_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_63_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_63_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_63_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_64_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_64_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_64_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_64_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_65_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_65_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_65_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_65_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_66_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_66_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_66_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_66_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_67_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_67_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_67_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_67_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_68_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_68_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_68_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_68_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_69_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_69_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_69_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_69_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_70_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_70_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_70_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_70_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_71_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_71_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_71_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_71_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_72_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_72_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_72_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_72_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_73_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_73_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_73_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_73_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_74_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_74_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_74_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_74_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_75_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_75_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_75_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_75_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_76_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_76_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_76_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_76_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_77_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_77_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_77_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_77_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_78_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_78_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_78_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_78_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_79_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_79_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_79_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_79_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_80_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_80_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_80_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_80_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_81_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_81_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_81_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_81_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_82_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_82_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_82_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_82_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_83_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_83_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_83_we0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_83_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_1_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_2_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_3_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_4_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_5_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_6_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_7_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_8_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_9_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_10_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_11_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_12_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_13_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_14_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_15_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_16_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_17_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_18_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_19_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_20_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_21_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_22_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_23_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_24_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_25_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_26_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_27_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_28_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_29_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_30_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_31_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_32_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_32_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_33_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_33_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_34_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_34_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_35_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_35_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_36_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_36_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_37_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_37_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_38_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_38_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_39_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_39_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_40_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_40_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_41_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_41_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_42_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_42_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_43_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_43_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_44_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_44_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_45_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_45_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_46_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_46_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_47_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_47_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_48_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_48_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_49_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_49_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_50_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_50_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_51_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_51_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_52_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_52_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_53_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_53_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_54_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_54_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_55_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_55_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_56_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_56_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_57_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_57_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_58_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_58_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_59_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_59_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_60_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_60_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_61_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_61_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_62_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_62_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_63_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_63_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_64_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_64_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_65_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_65_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_66_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_66_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_67_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_67_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_68_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_68_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_69_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_69_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_70_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_70_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_71_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_71_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_72_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_72_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_73_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_73_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_74_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_74_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_75_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_75_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_76_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_76_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_77_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_77_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_78_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_78_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_79_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_79_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_80_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_80_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_81_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_81_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_82_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_82_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_83_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_83_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_84_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_84_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_85_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_85_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_86_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_86_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_87_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_87_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_88_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_88_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_89_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_89_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_90_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_90_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_91_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_91_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_92_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_92_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_93_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_93_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_94_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_94_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_95_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_95_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_96_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_96_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_97_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_97_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_98_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_98_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_99_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_99_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_100_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_100_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_101_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_101_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_102_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_102_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_103_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_103_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_104_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_104_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_105_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_105_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_106_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_106_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_107_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_107_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_108_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_108_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_109_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_109_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_110_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_110_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_111_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_111_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_112_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_112_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_113_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_113_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_114_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_114_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_115_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_115_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_116_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_116_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_117_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_117_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_118_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_118_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_119_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_119_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_120_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_120_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_121_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_121_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_122_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_122_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_123_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_123_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_124_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_124_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_125_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_125_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_126_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_126_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_127_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_127_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_128_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_128_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_129_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_129_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_130_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_130_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_131_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_131_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_132_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_132_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_133_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_133_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_134_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_134_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_135_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_135_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_136_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_136_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_137_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_137_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_138_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_138_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_139_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_139_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_140_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_140_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_141_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_141_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_142_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_142_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_143_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_143_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_144_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_144_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_145_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_145_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_146_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_146_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_147_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_147_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_148_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_148_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_149_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_149_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_150_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_150_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_151_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_151_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_152_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_152_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_153_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_153_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_154_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_154_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_155_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_155_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_156_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_156_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_157_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_157_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_158_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_158_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_159_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_159_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_160_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_160_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_161_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_161_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_162_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_162_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_163_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_163_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_164_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_164_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_165_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_165_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_166_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_166_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_167_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_167_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_168_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_168_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_169_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_169_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_170_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_170_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_171_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_171_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_172_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_172_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_173_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_173_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_174_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_174_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_175_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_175_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_176_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_176_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_177_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_177_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_178_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_178_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_179_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_179_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_180_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_180_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_181_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_181_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_182_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_182_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_183_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_183_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_184_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_184_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_185_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_185_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_186_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_186_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_187_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_187_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_188_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_188_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_189_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_189_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_190_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_190_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_191_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_191_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_192_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_192_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_193_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_193_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_194_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_194_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_195_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_195_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_196_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_196_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_197_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_197_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_198_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_198_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_199_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_199_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_200_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_200_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_201_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_201_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_202_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_202_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_203_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_203_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_204_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_204_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_205_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_205_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_206_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_206_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_207_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_207_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_208_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_208_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_209_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_209_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_210_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_210_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_211_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_211_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_212_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_212_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_213_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_213_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_214_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_214_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_215_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_215_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_216_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_216_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_217_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_217_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_218_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_218_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_219_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_219_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_220_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_220_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_221_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_221_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_222_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_222_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_223_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_223_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_224_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_224_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_225_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_225_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_226_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_226_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_227_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_227_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_228_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_228_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_229_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_229_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_230_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_230_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_231_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_231_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_232_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_232_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_233_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_233_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_234_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_234_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_235_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_235_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_236_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_236_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_237_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_237_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_238_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_238_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_239_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_239_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_240_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_240_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_241_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_241_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_242_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_242_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_243_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_243_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_244_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_244_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_245_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_245_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_246_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_246_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_247_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_247_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_248_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_248_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_249_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_249_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_250_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_250_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_251_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_251_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_252_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_252_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_253_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_253_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_254_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_254_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_ap_start : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_ap_done : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_ap_idle : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_ap_ready : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TREADY : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TVALID : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_r_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_r_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_1_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_2_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_3_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_4_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_5_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_6_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_7_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_8_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_9_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_10_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_11_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_12_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_13_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_14_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_15_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_16_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_16_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_17_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_17_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_18_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_18_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_19_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_19_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_20_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_20_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_21_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_21_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_22_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_22_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_23_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_23_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_24_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_24_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_25_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_25_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_26_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_26_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_27_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_27_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_28_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_28_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_29_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_29_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_30_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_30_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_31_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_31_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_32_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_32_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_33_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_33_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_34_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_34_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_35_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_35_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_36_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_36_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_37_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_37_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_38_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_38_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_39_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_39_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_40_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_40_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_41_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_41_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_42_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_42_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_43_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_43_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_44_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_44_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_45_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_45_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_46_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_46_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_47_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_47_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_48_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_48_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_49_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_49_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_50_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_50_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_51_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_51_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_52_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_52_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_53_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_53_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_54_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_54_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_55_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_55_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_56_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_56_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_57_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_57_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_58_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_58_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_59_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_59_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_60_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_60_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_61_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_61_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_62_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_62_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_63_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_63_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_64_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_64_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_65_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_65_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_66_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_66_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_67_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_67_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_68_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_68_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_69_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_69_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_70_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_70_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_71_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_71_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_72_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_72_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_73_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_73_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_74_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_74_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_75_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_75_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_76_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_76_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_77_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_77_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_78_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_78_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_79_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_79_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_80_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_80_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_81_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_81_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_82_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_82_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_83_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_83_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_84_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_84_ce0 : STD_LOGIC;
    signal grp_sobel_hls_Pipeline_1_fu_1418_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal regslice_both_M_AXIS_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal regslice_both_S_AXIS_V_data_V_U_apdone_blk : STD_LOGIC;
    signal S_AXIS_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal S_AXIS_TVALID_int_regslice : STD_LOGIC;
    signal S_AXIS_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_S_AXIS_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_S_AXIS_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal S_AXIS_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_S_AXIS_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_S_AXIS_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_S_AXIS_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal S_AXIS_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_S_AXIS_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_S_AXIS_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_S_AXIS_V_last_V_U_apdone_blk : STD_LOGIC;
    signal S_AXIS_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_S_AXIS_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_S_AXIS_V_last_V_U_ack_in : STD_LOGIC;
    signal M_AXIS_TVALID_int_regslice : STD_LOGIC;
    signal M_AXIS_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_M_AXIS_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_M_AXIS_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_M_AXIS_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_M_AXIS_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_M_AXIS_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_M_AXIS_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_M_AXIS_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_M_AXIS_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_M_AXIS_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_M_AXIS_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sobel_hls_sobel_hls_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_84_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_84_ce0 : OUT STD_LOGIC;
        output_84_we0 : OUT STD_LOGIC;
        output_84_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_83_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_83_ce0 : OUT STD_LOGIC;
        output_83_we0 : OUT STD_LOGIC;
        output_83_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_82_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_82_ce0 : OUT STD_LOGIC;
        output_82_we0 : OUT STD_LOGIC;
        output_82_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_81_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_81_ce0 : OUT STD_LOGIC;
        output_81_we0 : OUT STD_LOGIC;
        output_81_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_80_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_80_ce0 : OUT STD_LOGIC;
        output_80_we0 : OUT STD_LOGIC;
        output_80_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_79_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_79_ce0 : OUT STD_LOGIC;
        output_79_we0 : OUT STD_LOGIC;
        output_79_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_78_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_78_ce0 : OUT STD_LOGIC;
        output_78_we0 : OUT STD_LOGIC;
        output_78_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_77_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_77_ce0 : OUT STD_LOGIC;
        output_77_we0 : OUT STD_LOGIC;
        output_77_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_76_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_76_ce0 : OUT STD_LOGIC;
        output_76_we0 : OUT STD_LOGIC;
        output_76_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_75_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_75_ce0 : OUT STD_LOGIC;
        output_75_we0 : OUT STD_LOGIC;
        output_75_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_74_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_74_ce0 : OUT STD_LOGIC;
        output_74_we0 : OUT STD_LOGIC;
        output_74_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_73_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_73_ce0 : OUT STD_LOGIC;
        output_73_we0 : OUT STD_LOGIC;
        output_73_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_72_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_72_ce0 : OUT STD_LOGIC;
        output_72_we0 : OUT STD_LOGIC;
        output_72_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_71_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_71_ce0 : OUT STD_LOGIC;
        output_71_we0 : OUT STD_LOGIC;
        output_71_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_70_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_70_ce0 : OUT STD_LOGIC;
        output_70_we0 : OUT STD_LOGIC;
        output_70_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_69_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_69_ce0 : OUT STD_LOGIC;
        output_69_we0 : OUT STD_LOGIC;
        output_69_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_68_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_68_ce0 : OUT STD_LOGIC;
        output_68_we0 : OUT STD_LOGIC;
        output_68_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_67_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_67_ce0 : OUT STD_LOGIC;
        output_67_we0 : OUT STD_LOGIC;
        output_67_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_66_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_66_ce0 : OUT STD_LOGIC;
        output_66_we0 : OUT STD_LOGIC;
        output_66_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_65_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_65_ce0 : OUT STD_LOGIC;
        output_65_we0 : OUT STD_LOGIC;
        output_65_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_64_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_64_ce0 : OUT STD_LOGIC;
        output_64_we0 : OUT STD_LOGIC;
        output_64_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_63_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_63_ce0 : OUT STD_LOGIC;
        output_63_we0 : OUT STD_LOGIC;
        output_63_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_62_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_62_ce0 : OUT STD_LOGIC;
        output_62_we0 : OUT STD_LOGIC;
        output_62_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_61_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_61_ce0 : OUT STD_LOGIC;
        output_61_we0 : OUT STD_LOGIC;
        output_61_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_60_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_60_ce0 : OUT STD_LOGIC;
        output_60_we0 : OUT STD_LOGIC;
        output_60_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_59_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_59_ce0 : OUT STD_LOGIC;
        output_59_we0 : OUT STD_LOGIC;
        output_59_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_58_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_58_ce0 : OUT STD_LOGIC;
        output_58_we0 : OUT STD_LOGIC;
        output_58_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_57_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_57_ce0 : OUT STD_LOGIC;
        output_57_we0 : OUT STD_LOGIC;
        output_57_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_56_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_56_ce0 : OUT STD_LOGIC;
        output_56_we0 : OUT STD_LOGIC;
        output_56_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_55_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_55_ce0 : OUT STD_LOGIC;
        output_55_we0 : OUT STD_LOGIC;
        output_55_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_54_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_54_ce0 : OUT STD_LOGIC;
        output_54_we0 : OUT STD_LOGIC;
        output_54_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_53_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_53_ce0 : OUT STD_LOGIC;
        output_53_we0 : OUT STD_LOGIC;
        output_53_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_52_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_52_ce0 : OUT STD_LOGIC;
        output_52_we0 : OUT STD_LOGIC;
        output_52_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_51_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_51_ce0 : OUT STD_LOGIC;
        output_51_we0 : OUT STD_LOGIC;
        output_51_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_50_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_50_ce0 : OUT STD_LOGIC;
        output_50_we0 : OUT STD_LOGIC;
        output_50_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_49_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_49_ce0 : OUT STD_LOGIC;
        output_49_we0 : OUT STD_LOGIC;
        output_49_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_48_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_48_ce0 : OUT STD_LOGIC;
        output_48_we0 : OUT STD_LOGIC;
        output_48_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_47_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_47_ce0 : OUT STD_LOGIC;
        output_47_we0 : OUT STD_LOGIC;
        output_47_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_46_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_46_ce0 : OUT STD_LOGIC;
        output_46_we0 : OUT STD_LOGIC;
        output_46_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_45_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_45_ce0 : OUT STD_LOGIC;
        output_45_we0 : OUT STD_LOGIC;
        output_45_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_44_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_44_ce0 : OUT STD_LOGIC;
        output_44_we0 : OUT STD_LOGIC;
        output_44_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_43_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_43_ce0 : OUT STD_LOGIC;
        output_43_we0 : OUT STD_LOGIC;
        output_43_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_42_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_42_ce0 : OUT STD_LOGIC;
        output_42_we0 : OUT STD_LOGIC;
        output_42_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_41_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_41_ce0 : OUT STD_LOGIC;
        output_41_we0 : OUT STD_LOGIC;
        output_41_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_40_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_40_ce0 : OUT STD_LOGIC;
        output_40_we0 : OUT STD_LOGIC;
        output_40_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_39_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_39_ce0 : OUT STD_LOGIC;
        output_39_we0 : OUT STD_LOGIC;
        output_39_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_38_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_38_ce0 : OUT STD_LOGIC;
        output_38_we0 : OUT STD_LOGIC;
        output_38_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_37_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_37_ce0 : OUT STD_LOGIC;
        output_37_we0 : OUT STD_LOGIC;
        output_37_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_36_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_36_ce0 : OUT STD_LOGIC;
        output_36_we0 : OUT STD_LOGIC;
        output_36_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_35_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_35_ce0 : OUT STD_LOGIC;
        output_35_we0 : OUT STD_LOGIC;
        output_35_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_34_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_34_ce0 : OUT STD_LOGIC;
        output_34_we0 : OUT STD_LOGIC;
        output_34_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_33_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_33_ce0 : OUT STD_LOGIC;
        output_33_we0 : OUT STD_LOGIC;
        output_33_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_32_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_32_ce0 : OUT STD_LOGIC;
        output_32_we0 : OUT STD_LOGIC;
        output_32_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_31_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_31_ce0 : OUT STD_LOGIC;
        output_31_we0 : OUT STD_LOGIC;
        output_31_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_30_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_30_ce0 : OUT STD_LOGIC;
        output_30_we0 : OUT STD_LOGIC;
        output_30_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_29_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_29_ce0 : OUT STD_LOGIC;
        output_29_we0 : OUT STD_LOGIC;
        output_29_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_28_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_28_ce0 : OUT STD_LOGIC;
        output_28_we0 : OUT STD_LOGIC;
        output_28_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_27_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_27_ce0 : OUT STD_LOGIC;
        output_27_we0 : OUT STD_LOGIC;
        output_27_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_26_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_26_ce0 : OUT STD_LOGIC;
        output_26_we0 : OUT STD_LOGIC;
        output_26_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_25_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_25_ce0 : OUT STD_LOGIC;
        output_25_we0 : OUT STD_LOGIC;
        output_25_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_24_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_24_ce0 : OUT STD_LOGIC;
        output_24_we0 : OUT STD_LOGIC;
        output_24_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_23_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_23_ce0 : OUT STD_LOGIC;
        output_23_we0 : OUT STD_LOGIC;
        output_23_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_22_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_22_ce0 : OUT STD_LOGIC;
        output_22_we0 : OUT STD_LOGIC;
        output_22_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_21_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_21_ce0 : OUT STD_LOGIC;
        output_21_we0 : OUT STD_LOGIC;
        output_21_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_20_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_20_ce0 : OUT STD_LOGIC;
        output_20_we0 : OUT STD_LOGIC;
        output_20_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_19_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_19_ce0 : OUT STD_LOGIC;
        output_19_we0 : OUT STD_LOGIC;
        output_19_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_18_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_18_ce0 : OUT STD_LOGIC;
        output_18_we0 : OUT STD_LOGIC;
        output_18_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_17_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_17_ce0 : OUT STD_LOGIC;
        output_17_we0 : OUT STD_LOGIC;
        output_17_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_16_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_16_ce0 : OUT STD_LOGIC;
        output_16_we0 : OUT STD_LOGIC;
        output_16_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_15_ce0 : OUT STD_LOGIC;
        output_15_we0 : OUT STD_LOGIC;
        output_15_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_14_ce0 : OUT STD_LOGIC;
        output_14_we0 : OUT STD_LOGIC;
        output_14_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_13_ce0 : OUT STD_LOGIC;
        output_13_we0 : OUT STD_LOGIC;
        output_13_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_12_ce0 : OUT STD_LOGIC;
        output_12_we0 : OUT STD_LOGIC;
        output_12_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_11_ce0 : OUT STD_LOGIC;
        output_11_we0 : OUT STD_LOGIC;
        output_11_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_10_ce0 : OUT STD_LOGIC;
        output_10_we0 : OUT STD_LOGIC;
        output_10_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_9_ce0 : OUT STD_LOGIC;
        output_9_we0 : OUT STD_LOGIC;
        output_9_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_8_ce0 : OUT STD_LOGIC;
        output_8_we0 : OUT STD_LOGIC;
        output_8_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_7_ce0 : OUT STD_LOGIC;
        output_7_we0 : OUT STD_LOGIC;
        output_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_6_ce0 : OUT STD_LOGIC;
        output_6_we0 : OUT STD_LOGIC;
        output_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_5_ce0 : OUT STD_LOGIC;
        output_5_we0 : OUT STD_LOGIC;
        output_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_4_ce0 : OUT STD_LOGIC;
        output_4_we0 : OUT STD_LOGIC;
        output_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_3_ce0 : OUT STD_LOGIC;
        output_3_we0 : OUT STD_LOGIC;
        output_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_2_ce0 : OUT STD_LOGIC;
        output_2_we0 : OUT STD_LOGIC;
        output_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_1_ce0 : OUT STD_LOGIC;
        output_1_we0 : OUT STD_LOGIC;
        output_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        S_AXIS_TVALID : IN STD_LOGIC;
        frame_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_ce0 : OUT STD_LOGIC;
        frame_we0 : OUT STD_LOGIC;
        frame_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_1_ce0 : OUT STD_LOGIC;
        frame_1_we0 : OUT STD_LOGIC;
        frame_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_2_ce0 : OUT STD_LOGIC;
        frame_2_we0 : OUT STD_LOGIC;
        frame_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_3_ce0 : OUT STD_LOGIC;
        frame_3_we0 : OUT STD_LOGIC;
        frame_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_4_ce0 : OUT STD_LOGIC;
        frame_4_we0 : OUT STD_LOGIC;
        frame_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_5_ce0 : OUT STD_LOGIC;
        frame_5_we0 : OUT STD_LOGIC;
        frame_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_6_ce0 : OUT STD_LOGIC;
        frame_6_we0 : OUT STD_LOGIC;
        frame_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_7_ce0 : OUT STD_LOGIC;
        frame_7_we0 : OUT STD_LOGIC;
        frame_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_8_ce0 : OUT STD_LOGIC;
        frame_8_we0 : OUT STD_LOGIC;
        frame_8_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_9_ce0 : OUT STD_LOGIC;
        frame_9_we0 : OUT STD_LOGIC;
        frame_9_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_10_ce0 : OUT STD_LOGIC;
        frame_10_we0 : OUT STD_LOGIC;
        frame_10_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_11_ce0 : OUT STD_LOGIC;
        frame_11_we0 : OUT STD_LOGIC;
        frame_11_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_12_ce0 : OUT STD_LOGIC;
        frame_12_we0 : OUT STD_LOGIC;
        frame_12_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_13_ce0 : OUT STD_LOGIC;
        frame_13_we0 : OUT STD_LOGIC;
        frame_13_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_14_ce0 : OUT STD_LOGIC;
        frame_14_we0 : OUT STD_LOGIC;
        frame_14_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_15_ce0 : OUT STD_LOGIC;
        frame_15_we0 : OUT STD_LOGIC;
        frame_15_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_16_ce0 : OUT STD_LOGIC;
        frame_16_we0 : OUT STD_LOGIC;
        frame_16_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_17_ce0 : OUT STD_LOGIC;
        frame_17_we0 : OUT STD_LOGIC;
        frame_17_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_18_ce0 : OUT STD_LOGIC;
        frame_18_we0 : OUT STD_LOGIC;
        frame_18_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_19_ce0 : OUT STD_LOGIC;
        frame_19_we0 : OUT STD_LOGIC;
        frame_19_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_20_ce0 : OUT STD_LOGIC;
        frame_20_we0 : OUT STD_LOGIC;
        frame_20_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_21_ce0 : OUT STD_LOGIC;
        frame_21_we0 : OUT STD_LOGIC;
        frame_21_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_22_ce0 : OUT STD_LOGIC;
        frame_22_we0 : OUT STD_LOGIC;
        frame_22_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_23_ce0 : OUT STD_LOGIC;
        frame_23_we0 : OUT STD_LOGIC;
        frame_23_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_24_ce0 : OUT STD_LOGIC;
        frame_24_we0 : OUT STD_LOGIC;
        frame_24_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_25_ce0 : OUT STD_LOGIC;
        frame_25_we0 : OUT STD_LOGIC;
        frame_25_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_26_ce0 : OUT STD_LOGIC;
        frame_26_we0 : OUT STD_LOGIC;
        frame_26_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_27_ce0 : OUT STD_LOGIC;
        frame_27_we0 : OUT STD_LOGIC;
        frame_27_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_28_ce0 : OUT STD_LOGIC;
        frame_28_we0 : OUT STD_LOGIC;
        frame_28_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_29_ce0 : OUT STD_LOGIC;
        frame_29_we0 : OUT STD_LOGIC;
        frame_29_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_30_ce0 : OUT STD_LOGIC;
        frame_30_we0 : OUT STD_LOGIC;
        frame_30_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_31_ce0 : OUT STD_LOGIC;
        frame_31_we0 : OUT STD_LOGIC;
        frame_31_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_32_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_32_ce0 : OUT STD_LOGIC;
        frame_32_we0 : OUT STD_LOGIC;
        frame_32_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_33_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_33_ce0 : OUT STD_LOGIC;
        frame_33_we0 : OUT STD_LOGIC;
        frame_33_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_34_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_34_ce0 : OUT STD_LOGIC;
        frame_34_we0 : OUT STD_LOGIC;
        frame_34_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_35_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_35_ce0 : OUT STD_LOGIC;
        frame_35_we0 : OUT STD_LOGIC;
        frame_35_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_36_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_36_ce0 : OUT STD_LOGIC;
        frame_36_we0 : OUT STD_LOGIC;
        frame_36_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_37_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_37_ce0 : OUT STD_LOGIC;
        frame_37_we0 : OUT STD_LOGIC;
        frame_37_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_38_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_38_ce0 : OUT STD_LOGIC;
        frame_38_we0 : OUT STD_LOGIC;
        frame_38_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_39_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_39_ce0 : OUT STD_LOGIC;
        frame_39_we0 : OUT STD_LOGIC;
        frame_39_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_40_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_40_ce0 : OUT STD_LOGIC;
        frame_40_we0 : OUT STD_LOGIC;
        frame_40_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_41_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_41_ce0 : OUT STD_LOGIC;
        frame_41_we0 : OUT STD_LOGIC;
        frame_41_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_42_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_42_ce0 : OUT STD_LOGIC;
        frame_42_we0 : OUT STD_LOGIC;
        frame_42_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_43_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_43_ce0 : OUT STD_LOGIC;
        frame_43_we0 : OUT STD_LOGIC;
        frame_43_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_44_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_44_ce0 : OUT STD_LOGIC;
        frame_44_we0 : OUT STD_LOGIC;
        frame_44_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_45_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_45_ce0 : OUT STD_LOGIC;
        frame_45_we0 : OUT STD_LOGIC;
        frame_45_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_46_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_46_ce0 : OUT STD_LOGIC;
        frame_46_we0 : OUT STD_LOGIC;
        frame_46_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_47_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_47_ce0 : OUT STD_LOGIC;
        frame_47_we0 : OUT STD_LOGIC;
        frame_47_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_48_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_48_ce0 : OUT STD_LOGIC;
        frame_48_we0 : OUT STD_LOGIC;
        frame_48_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_49_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_49_ce0 : OUT STD_LOGIC;
        frame_49_we0 : OUT STD_LOGIC;
        frame_49_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_50_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_50_ce0 : OUT STD_LOGIC;
        frame_50_we0 : OUT STD_LOGIC;
        frame_50_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_51_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_51_ce0 : OUT STD_LOGIC;
        frame_51_we0 : OUT STD_LOGIC;
        frame_51_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_52_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_52_ce0 : OUT STD_LOGIC;
        frame_52_we0 : OUT STD_LOGIC;
        frame_52_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_53_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_53_ce0 : OUT STD_LOGIC;
        frame_53_we0 : OUT STD_LOGIC;
        frame_53_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_54_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_54_ce0 : OUT STD_LOGIC;
        frame_54_we0 : OUT STD_LOGIC;
        frame_54_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_55_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_55_ce0 : OUT STD_LOGIC;
        frame_55_we0 : OUT STD_LOGIC;
        frame_55_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_56_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_56_ce0 : OUT STD_LOGIC;
        frame_56_we0 : OUT STD_LOGIC;
        frame_56_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_57_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_57_ce0 : OUT STD_LOGIC;
        frame_57_we0 : OUT STD_LOGIC;
        frame_57_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_58_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_58_ce0 : OUT STD_LOGIC;
        frame_58_we0 : OUT STD_LOGIC;
        frame_58_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_59_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_59_ce0 : OUT STD_LOGIC;
        frame_59_we0 : OUT STD_LOGIC;
        frame_59_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_60_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_60_ce0 : OUT STD_LOGIC;
        frame_60_we0 : OUT STD_LOGIC;
        frame_60_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_61_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_61_ce0 : OUT STD_LOGIC;
        frame_61_we0 : OUT STD_LOGIC;
        frame_61_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_62_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_62_ce0 : OUT STD_LOGIC;
        frame_62_we0 : OUT STD_LOGIC;
        frame_62_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_63_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_63_ce0 : OUT STD_LOGIC;
        frame_63_we0 : OUT STD_LOGIC;
        frame_63_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_64_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_64_ce0 : OUT STD_LOGIC;
        frame_64_we0 : OUT STD_LOGIC;
        frame_64_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_65_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_65_ce0 : OUT STD_LOGIC;
        frame_65_we0 : OUT STD_LOGIC;
        frame_65_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_66_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_66_ce0 : OUT STD_LOGIC;
        frame_66_we0 : OUT STD_LOGIC;
        frame_66_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_67_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_67_ce0 : OUT STD_LOGIC;
        frame_67_we0 : OUT STD_LOGIC;
        frame_67_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_68_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_68_ce0 : OUT STD_LOGIC;
        frame_68_we0 : OUT STD_LOGIC;
        frame_68_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_69_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_69_ce0 : OUT STD_LOGIC;
        frame_69_we0 : OUT STD_LOGIC;
        frame_69_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_70_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_70_ce0 : OUT STD_LOGIC;
        frame_70_we0 : OUT STD_LOGIC;
        frame_70_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_71_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_71_ce0 : OUT STD_LOGIC;
        frame_71_we0 : OUT STD_LOGIC;
        frame_71_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_72_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_72_ce0 : OUT STD_LOGIC;
        frame_72_we0 : OUT STD_LOGIC;
        frame_72_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_73_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_73_ce0 : OUT STD_LOGIC;
        frame_73_we0 : OUT STD_LOGIC;
        frame_73_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_74_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_74_ce0 : OUT STD_LOGIC;
        frame_74_we0 : OUT STD_LOGIC;
        frame_74_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_75_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_75_ce0 : OUT STD_LOGIC;
        frame_75_we0 : OUT STD_LOGIC;
        frame_75_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_76_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_76_ce0 : OUT STD_LOGIC;
        frame_76_we0 : OUT STD_LOGIC;
        frame_76_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_77_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_77_ce0 : OUT STD_LOGIC;
        frame_77_we0 : OUT STD_LOGIC;
        frame_77_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_78_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_78_ce0 : OUT STD_LOGIC;
        frame_78_we0 : OUT STD_LOGIC;
        frame_78_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_79_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_79_ce0 : OUT STD_LOGIC;
        frame_79_we0 : OUT STD_LOGIC;
        frame_79_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_80_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_80_ce0 : OUT STD_LOGIC;
        frame_80_we0 : OUT STD_LOGIC;
        frame_80_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_81_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_81_ce0 : OUT STD_LOGIC;
        frame_81_we0 : OUT STD_LOGIC;
        frame_81_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_82_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_82_ce0 : OUT STD_LOGIC;
        frame_82_we0 : OUT STD_LOGIC;
        frame_82_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_83_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_83_ce0 : OUT STD_LOGIC;
        frame_83_we0 : OUT STD_LOGIC;
        frame_83_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_84_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_84_ce0 : OUT STD_LOGIC;
        frame_84_we0 : OUT STD_LOGIC;
        frame_84_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_85_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_85_ce0 : OUT STD_LOGIC;
        frame_85_we0 : OUT STD_LOGIC;
        frame_85_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_86_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_86_ce0 : OUT STD_LOGIC;
        frame_86_we0 : OUT STD_LOGIC;
        frame_86_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_87_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_87_ce0 : OUT STD_LOGIC;
        frame_87_we0 : OUT STD_LOGIC;
        frame_87_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_88_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_88_ce0 : OUT STD_LOGIC;
        frame_88_we0 : OUT STD_LOGIC;
        frame_88_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_89_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_89_ce0 : OUT STD_LOGIC;
        frame_89_we0 : OUT STD_LOGIC;
        frame_89_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_90_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_90_ce0 : OUT STD_LOGIC;
        frame_90_we0 : OUT STD_LOGIC;
        frame_90_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_91_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_91_ce0 : OUT STD_LOGIC;
        frame_91_we0 : OUT STD_LOGIC;
        frame_91_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_92_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_92_ce0 : OUT STD_LOGIC;
        frame_92_we0 : OUT STD_LOGIC;
        frame_92_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_93_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_93_ce0 : OUT STD_LOGIC;
        frame_93_we0 : OUT STD_LOGIC;
        frame_93_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_94_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_94_ce0 : OUT STD_LOGIC;
        frame_94_we0 : OUT STD_LOGIC;
        frame_94_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_95_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_95_ce0 : OUT STD_LOGIC;
        frame_95_we0 : OUT STD_LOGIC;
        frame_95_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_96_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_96_ce0 : OUT STD_LOGIC;
        frame_96_we0 : OUT STD_LOGIC;
        frame_96_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_97_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_97_ce0 : OUT STD_LOGIC;
        frame_97_we0 : OUT STD_LOGIC;
        frame_97_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_98_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_98_ce0 : OUT STD_LOGIC;
        frame_98_we0 : OUT STD_LOGIC;
        frame_98_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_99_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_99_ce0 : OUT STD_LOGIC;
        frame_99_we0 : OUT STD_LOGIC;
        frame_99_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_100_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_100_ce0 : OUT STD_LOGIC;
        frame_100_we0 : OUT STD_LOGIC;
        frame_100_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_101_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_101_ce0 : OUT STD_LOGIC;
        frame_101_we0 : OUT STD_LOGIC;
        frame_101_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_102_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_102_ce0 : OUT STD_LOGIC;
        frame_102_we0 : OUT STD_LOGIC;
        frame_102_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_103_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_103_ce0 : OUT STD_LOGIC;
        frame_103_we0 : OUT STD_LOGIC;
        frame_103_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_104_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_104_ce0 : OUT STD_LOGIC;
        frame_104_we0 : OUT STD_LOGIC;
        frame_104_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_105_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_105_ce0 : OUT STD_LOGIC;
        frame_105_we0 : OUT STD_LOGIC;
        frame_105_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_106_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_106_ce0 : OUT STD_LOGIC;
        frame_106_we0 : OUT STD_LOGIC;
        frame_106_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_107_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_107_ce0 : OUT STD_LOGIC;
        frame_107_we0 : OUT STD_LOGIC;
        frame_107_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_108_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_108_ce0 : OUT STD_LOGIC;
        frame_108_we0 : OUT STD_LOGIC;
        frame_108_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_109_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_109_ce0 : OUT STD_LOGIC;
        frame_109_we0 : OUT STD_LOGIC;
        frame_109_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_110_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_110_ce0 : OUT STD_LOGIC;
        frame_110_we0 : OUT STD_LOGIC;
        frame_110_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_111_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_111_ce0 : OUT STD_LOGIC;
        frame_111_we0 : OUT STD_LOGIC;
        frame_111_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_112_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_112_ce0 : OUT STD_LOGIC;
        frame_112_we0 : OUT STD_LOGIC;
        frame_112_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_113_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_113_ce0 : OUT STD_LOGIC;
        frame_113_we0 : OUT STD_LOGIC;
        frame_113_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_114_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_114_ce0 : OUT STD_LOGIC;
        frame_114_we0 : OUT STD_LOGIC;
        frame_114_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_115_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_115_ce0 : OUT STD_LOGIC;
        frame_115_we0 : OUT STD_LOGIC;
        frame_115_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_116_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_116_ce0 : OUT STD_LOGIC;
        frame_116_we0 : OUT STD_LOGIC;
        frame_116_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_117_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_117_ce0 : OUT STD_LOGIC;
        frame_117_we0 : OUT STD_LOGIC;
        frame_117_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_118_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_118_ce0 : OUT STD_LOGIC;
        frame_118_we0 : OUT STD_LOGIC;
        frame_118_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_119_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_119_ce0 : OUT STD_LOGIC;
        frame_119_we0 : OUT STD_LOGIC;
        frame_119_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_120_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_120_ce0 : OUT STD_LOGIC;
        frame_120_we0 : OUT STD_LOGIC;
        frame_120_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_121_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_121_ce0 : OUT STD_LOGIC;
        frame_121_we0 : OUT STD_LOGIC;
        frame_121_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_122_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_122_ce0 : OUT STD_LOGIC;
        frame_122_we0 : OUT STD_LOGIC;
        frame_122_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_123_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_123_ce0 : OUT STD_LOGIC;
        frame_123_we0 : OUT STD_LOGIC;
        frame_123_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_124_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_124_ce0 : OUT STD_LOGIC;
        frame_124_we0 : OUT STD_LOGIC;
        frame_124_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_125_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_125_ce0 : OUT STD_LOGIC;
        frame_125_we0 : OUT STD_LOGIC;
        frame_125_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_126_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_126_ce0 : OUT STD_LOGIC;
        frame_126_we0 : OUT STD_LOGIC;
        frame_126_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_127_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_127_ce0 : OUT STD_LOGIC;
        frame_127_we0 : OUT STD_LOGIC;
        frame_127_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_128_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_128_ce0 : OUT STD_LOGIC;
        frame_128_we0 : OUT STD_LOGIC;
        frame_128_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_129_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_129_ce0 : OUT STD_LOGIC;
        frame_129_we0 : OUT STD_LOGIC;
        frame_129_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_130_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_130_ce0 : OUT STD_LOGIC;
        frame_130_we0 : OUT STD_LOGIC;
        frame_130_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_131_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_131_ce0 : OUT STD_LOGIC;
        frame_131_we0 : OUT STD_LOGIC;
        frame_131_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_132_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_132_ce0 : OUT STD_LOGIC;
        frame_132_we0 : OUT STD_LOGIC;
        frame_132_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_133_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_133_ce0 : OUT STD_LOGIC;
        frame_133_we0 : OUT STD_LOGIC;
        frame_133_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_134_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_134_ce0 : OUT STD_LOGIC;
        frame_134_we0 : OUT STD_LOGIC;
        frame_134_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_135_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_135_ce0 : OUT STD_LOGIC;
        frame_135_we0 : OUT STD_LOGIC;
        frame_135_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_136_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_136_ce0 : OUT STD_LOGIC;
        frame_136_we0 : OUT STD_LOGIC;
        frame_136_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_137_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_137_ce0 : OUT STD_LOGIC;
        frame_137_we0 : OUT STD_LOGIC;
        frame_137_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_138_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_138_ce0 : OUT STD_LOGIC;
        frame_138_we0 : OUT STD_LOGIC;
        frame_138_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_139_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_139_ce0 : OUT STD_LOGIC;
        frame_139_we0 : OUT STD_LOGIC;
        frame_139_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_140_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_140_ce0 : OUT STD_LOGIC;
        frame_140_we0 : OUT STD_LOGIC;
        frame_140_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_141_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_141_ce0 : OUT STD_LOGIC;
        frame_141_we0 : OUT STD_LOGIC;
        frame_141_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_142_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_142_ce0 : OUT STD_LOGIC;
        frame_142_we0 : OUT STD_LOGIC;
        frame_142_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_143_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_143_ce0 : OUT STD_LOGIC;
        frame_143_we0 : OUT STD_LOGIC;
        frame_143_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_144_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_144_ce0 : OUT STD_LOGIC;
        frame_144_we0 : OUT STD_LOGIC;
        frame_144_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_145_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_145_ce0 : OUT STD_LOGIC;
        frame_145_we0 : OUT STD_LOGIC;
        frame_145_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_146_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_146_ce0 : OUT STD_LOGIC;
        frame_146_we0 : OUT STD_LOGIC;
        frame_146_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_147_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_147_ce0 : OUT STD_LOGIC;
        frame_147_we0 : OUT STD_LOGIC;
        frame_147_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_148_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_148_ce0 : OUT STD_LOGIC;
        frame_148_we0 : OUT STD_LOGIC;
        frame_148_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_149_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_149_ce0 : OUT STD_LOGIC;
        frame_149_we0 : OUT STD_LOGIC;
        frame_149_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_150_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_150_ce0 : OUT STD_LOGIC;
        frame_150_we0 : OUT STD_LOGIC;
        frame_150_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_151_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_151_ce0 : OUT STD_LOGIC;
        frame_151_we0 : OUT STD_LOGIC;
        frame_151_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_152_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_152_ce0 : OUT STD_LOGIC;
        frame_152_we0 : OUT STD_LOGIC;
        frame_152_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_153_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_153_ce0 : OUT STD_LOGIC;
        frame_153_we0 : OUT STD_LOGIC;
        frame_153_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_154_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_154_ce0 : OUT STD_LOGIC;
        frame_154_we0 : OUT STD_LOGIC;
        frame_154_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_155_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_155_ce0 : OUT STD_LOGIC;
        frame_155_we0 : OUT STD_LOGIC;
        frame_155_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_156_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_156_ce0 : OUT STD_LOGIC;
        frame_156_we0 : OUT STD_LOGIC;
        frame_156_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_157_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_157_ce0 : OUT STD_LOGIC;
        frame_157_we0 : OUT STD_LOGIC;
        frame_157_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_158_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_158_ce0 : OUT STD_LOGIC;
        frame_158_we0 : OUT STD_LOGIC;
        frame_158_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_159_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_159_ce0 : OUT STD_LOGIC;
        frame_159_we0 : OUT STD_LOGIC;
        frame_159_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_160_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_160_ce0 : OUT STD_LOGIC;
        frame_160_we0 : OUT STD_LOGIC;
        frame_160_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_161_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_161_ce0 : OUT STD_LOGIC;
        frame_161_we0 : OUT STD_LOGIC;
        frame_161_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_162_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_162_ce0 : OUT STD_LOGIC;
        frame_162_we0 : OUT STD_LOGIC;
        frame_162_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_163_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_163_ce0 : OUT STD_LOGIC;
        frame_163_we0 : OUT STD_LOGIC;
        frame_163_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_164_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_164_ce0 : OUT STD_LOGIC;
        frame_164_we0 : OUT STD_LOGIC;
        frame_164_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_165_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_165_ce0 : OUT STD_LOGIC;
        frame_165_we0 : OUT STD_LOGIC;
        frame_165_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_166_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_166_ce0 : OUT STD_LOGIC;
        frame_166_we0 : OUT STD_LOGIC;
        frame_166_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_167_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_167_ce0 : OUT STD_LOGIC;
        frame_167_we0 : OUT STD_LOGIC;
        frame_167_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_168_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_168_ce0 : OUT STD_LOGIC;
        frame_168_we0 : OUT STD_LOGIC;
        frame_168_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_169_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_169_ce0 : OUT STD_LOGIC;
        frame_169_we0 : OUT STD_LOGIC;
        frame_169_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_170_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_170_ce0 : OUT STD_LOGIC;
        frame_170_we0 : OUT STD_LOGIC;
        frame_170_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_171_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_171_ce0 : OUT STD_LOGIC;
        frame_171_we0 : OUT STD_LOGIC;
        frame_171_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_172_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_172_ce0 : OUT STD_LOGIC;
        frame_172_we0 : OUT STD_LOGIC;
        frame_172_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_173_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_173_ce0 : OUT STD_LOGIC;
        frame_173_we0 : OUT STD_LOGIC;
        frame_173_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_174_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_174_ce0 : OUT STD_LOGIC;
        frame_174_we0 : OUT STD_LOGIC;
        frame_174_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_175_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_175_ce0 : OUT STD_LOGIC;
        frame_175_we0 : OUT STD_LOGIC;
        frame_175_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_176_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_176_ce0 : OUT STD_LOGIC;
        frame_176_we0 : OUT STD_LOGIC;
        frame_176_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_177_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_177_ce0 : OUT STD_LOGIC;
        frame_177_we0 : OUT STD_LOGIC;
        frame_177_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_178_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_178_ce0 : OUT STD_LOGIC;
        frame_178_we0 : OUT STD_LOGIC;
        frame_178_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_179_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_179_ce0 : OUT STD_LOGIC;
        frame_179_we0 : OUT STD_LOGIC;
        frame_179_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_180_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_180_ce0 : OUT STD_LOGIC;
        frame_180_we0 : OUT STD_LOGIC;
        frame_180_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_181_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_181_ce0 : OUT STD_LOGIC;
        frame_181_we0 : OUT STD_LOGIC;
        frame_181_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_182_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_182_ce0 : OUT STD_LOGIC;
        frame_182_we0 : OUT STD_LOGIC;
        frame_182_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_183_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_183_ce0 : OUT STD_LOGIC;
        frame_183_we0 : OUT STD_LOGIC;
        frame_183_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_184_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_184_ce0 : OUT STD_LOGIC;
        frame_184_we0 : OUT STD_LOGIC;
        frame_184_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_185_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_185_ce0 : OUT STD_LOGIC;
        frame_185_we0 : OUT STD_LOGIC;
        frame_185_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_186_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_186_ce0 : OUT STD_LOGIC;
        frame_186_we0 : OUT STD_LOGIC;
        frame_186_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_187_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_187_ce0 : OUT STD_LOGIC;
        frame_187_we0 : OUT STD_LOGIC;
        frame_187_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_188_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_188_ce0 : OUT STD_LOGIC;
        frame_188_we0 : OUT STD_LOGIC;
        frame_188_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_189_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_189_ce0 : OUT STD_LOGIC;
        frame_189_we0 : OUT STD_LOGIC;
        frame_189_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_190_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_190_ce0 : OUT STD_LOGIC;
        frame_190_we0 : OUT STD_LOGIC;
        frame_190_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_191_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_191_ce0 : OUT STD_LOGIC;
        frame_191_we0 : OUT STD_LOGIC;
        frame_191_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_192_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_192_ce0 : OUT STD_LOGIC;
        frame_192_we0 : OUT STD_LOGIC;
        frame_192_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_193_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_193_ce0 : OUT STD_LOGIC;
        frame_193_we0 : OUT STD_LOGIC;
        frame_193_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_194_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_194_ce0 : OUT STD_LOGIC;
        frame_194_we0 : OUT STD_LOGIC;
        frame_194_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_195_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_195_ce0 : OUT STD_LOGIC;
        frame_195_we0 : OUT STD_LOGIC;
        frame_195_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_196_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_196_ce0 : OUT STD_LOGIC;
        frame_196_we0 : OUT STD_LOGIC;
        frame_196_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_197_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_197_ce0 : OUT STD_LOGIC;
        frame_197_we0 : OUT STD_LOGIC;
        frame_197_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_198_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_198_ce0 : OUT STD_LOGIC;
        frame_198_we0 : OUT STD_LOGIC;
        frame_198_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_199_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_199_ce0 : OUT STD_LOGIC;
        frame_199_we0 : OUT STD_LOGIC;
        frame_199_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_200_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_200_ce0 : OUT STD_LOGIC;
        frame_200_we0 : OUT STD_LOGIC;
        frame_200_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_201_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_201_ce0 : OUT STD_LOGIC;
        frame_201_we0 : OUT STD_LOGIC;
        frame_201_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_202_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_202_ce0 : OUT STD_LOGIC;
        frame_202_we0 : OUT STD_LOGIC;
        frame_202_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_203_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_203_ce0 : OUT STD_LOGIC;
        frame_203_we0 : OUT STD_LOGIC;
        frame_203_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_204_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_204_ce0 : OUT STD_LOGIC;
        frame_204_we0 : OUT STD_LOGIC;
        frame_204_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_205_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_205_ce0 : OUT STD_LOGIC;
        frame_205_we0 : OUT STD_LOGIC;
        frame_205_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_206_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_206_ce0 : OUT STD_LOGIC;
        frame_206_we0 : OUT STD_LOGIC;
        frame_206_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_207_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_207_ce0 : OUT STD_LOGIC;
        frame_207_we0 : OUT STD_LOGIC;
        frame_207_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_208_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_208_ce0 : OUT STD_LOGIC;
        frame_208_we0 : OUT STD_LOGIC;
        frame_208_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_209_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_209_ce0 : OUT STD_LOGIC;
        frame_209_we0 : OUT STD_LOGIC;
        frame_209_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_210_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_210_ce0 : OUT STD_LOGIC;
        frame_210_we0 : OUT STD_LOGIC;
        frame_210_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_211_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_211_ce0 : OUT STD_LOGIC;
        frame_211_we0 : OUT STD_LOGIC;
        frame_211_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_212_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_212_ce0 : OUT STD_LOGIC;
        frame_212_we0 : OUT STD_LOGIC;
        frame_212_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_213_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_213_ce0 : OUT STD_LOGIC;
        frame_213_we0 : OUT STD_LOGIC;
        frame_213_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_214_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_214_ce0 : OUT STD_LOGIC;
        frame_214_we0 : OUT STD_LOGIC;
        frame_214_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_215_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_215_ce0 : OUT STD_LOGIC;
        frame_215_we0 : OUT STD_LOGIC;
        frame_215_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_216_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_216_ce0 : OUT STD_LOGIC;
        frame_216_we0 : OUT STD_LOGIC;
        frame_216_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_217_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_217_ce0 : OUT STD_LOGIC;
        frame_217_we0 : OUT STD_LOGIC;
        frame_217_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_218_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_218_ce0 : OUT STD_LOGIC;
        frame_218_we0 : OUT STD_LOGIC;
        frame_218_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_219_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_219_ce0 : OUT STD_LOGIC;
        frame_219_we0 : OUT STD_LOGIC;
        frame_219_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_220_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_220_ce0 : OUT STD_LOGIC;
        frame_220_we0 : OUT STD_LOGIC;
        frame_220_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_221_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_221_ce0 : OUT STD_LOGIC;
        frame_221_we0 : OUT STD_LOGIC;
        frame_221_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_222_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_222_ce0 : OUT STD_LOGIC;
        frame_222_we0 : OUT STD_LOGIC;
        frame_222_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_223_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_223_ce0 : OUT STD_LOGIC;
        frame_223_we0 : OUT STD_LOGIC;
        frame_223_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_224_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_224_ce0 : OUT STD_LOGIC;
        frame_224_we0 : OUT STD_LOGIC;
        frame_224_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_225_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_225_ce0 : OUT STD_LOGIC;
        frame_225_we0 : OUT STD_LOGIC;
        frame_225_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_226_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_226_ce0 : OUT STD_LOGIC;
        frame_226_we0 : OUT STD_LOGIC;
        frame_226_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_227_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_227_ce0 : OUT STD_LOGIC;
        frame_227_we0 : OUT STD_LOGIC;
        frame_227_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_228_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_228_ce0 : OUT STD_LOGIC;
        frame_228_we0 : OUT STD_LOGIC;
        frame_228_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_229_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_229_ce0 : OUT STD_LOGIC;
        frame_229_we0 : OUT STD_LOGIC;
        frame_229_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_230_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_230_ce0 : OUT STD_LOGIC;
        frame_230_we0 : OUT STD_LOGIC;
        frame_230_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_231_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_231_ce0 : OUT STD_LOGIC;
        frame_231_we0 : OUT STD_LOGIC;
        frame_231_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_232_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_232_ce0 : OUT STD_LOGIC;
        frame_232_we0 : OUT STD_LOGIC;
        frame_232_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_233_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_233_ce0 : OUT STD_LOGIC;
        frame_233_we0 : OUT STD_LOGIC;
        frame_233_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_234_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_234_ce0 : OUT STD_LOGIC;
        frame_234_we0 : OUT STD_LOGIC;
        frame_234_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_235_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_235_ce0 : OUT STD_LOGIC;
        frame_235_we0 : OUT STD_LOGIC;
        frame_235_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_236_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_236_ce0 : OUT STD_LOGIC;
        frame_236_we0 : OUT STD_LOGIC;
        frame_236_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_237_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_237_ce0 : OUT STD_LOGIC;
        frame_237_we0 : OUT STD_LOGIC;
        frame_237_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_238_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_238_ce0 : OUT STD_LOGIC;
        frame_238_we0 : OUT STD_LOGIC;
        frame_238_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_239_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_239_ce0 : OUT STD_LOGIC;
        frame_239_we0 : OUT STD_LOGIC;
        frame_239_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_240_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_240_ce0 : OUT STD_LOGIC;
        frame_240_we0 : OUT STD_LOGIC;
        frame_240_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_241_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_241_ce0 : OUT STD_LOGIC;
        frame_241_we0 : OUT STD_LOGIC;
        frame_241_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_242_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_242_ce0 : OUT STD_LOGIC;
        frame_242_we0 : OUT STD_LOGIC;
        frame_242_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_243_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_243_ce0 : OUT STD_LOGIC;
        frame_243_we0 : OUT STD_LOGIC;
        frame_243_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_244_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_244_ce0 : OUT STD_LOGIC;
        frame_244_we0 : OUT STD_LOGIC;
        frame_244_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_245_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_245_ce0 : OUT STD_LOGIC;
        frame_245_we0 : OUT STD_LOGIC;
        frame_245_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_246_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_246_ce0 : OUT STD_LOGIC;
        frame_246_we0 : OUT STD_LOGIC;
        frame_246_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_247_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_247_ce0 : OUT STD_LOGIC;
        frame_247_we0 : OUT STD_LOGIC;
        frame_247_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_248_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_248_ce0 : OUT STD_LOGIC;
        frame_248_we0 : OUT STD_LOGIC;
        frame_248_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_249_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_249_ce0 : OUT STD_LOGIC;
        frame_249_we0 : OUT STD_LOGIC;
        frame_249_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_250_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_250_ce0 : OUT STD_LOGIC;
        frame_250_we0 : OUT STD_LOGIC;
        frame_250_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_251_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_251_ce0 : OUT STD_LOGIC;
        frame_251_we0 : OUT STD_LOGIC;
        frame_251_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_252_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_252_ce0 : OUT STD_LOGIC;
        frame_252_we0 : OUT STD_LOGIC;
        frame_252_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_253_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_253_ce0 : OUT STD_LOGIC;
        frame_253_we0 : OUT STD_LOGIC;
        frame_253_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_254_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_254_ce0 : OUT STD_LOGIC;
        frame_254_we0 : OUT STD_LOGIC;
        frame_254_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        S_AXIS_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        S_AXIS_TREADY : OUT STD_LOGIC;
        S_AXIS_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        S_AXIS_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        S_AXIS_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_1_ce0 : OUT STD_LOGIC;
        output_1_we0 : OUT STD_LOGIC;
        output_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_2_ce0 : OUT STD_LOGIC;
        output_2_we0 : OUT STD_LOGIC;
        output_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_3_ce0 : OUT STD_LOGIC;
        output_3_we0 : OUT STD_LOGIC;
        output_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_4_ce0 : OUT STD_LOGIC;
        output_4_we0 : OUT STD_LOGIC;
        output_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_5_ce0 : OUT STD_LOGIC;
        output_5_we0 : OUT STD_LOGIC;
        output_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_6_ce0 : OUT STD_LOGIC;
        output_6_we0 : OUT STD_LOGIC;
        output_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_7_ce0 : OUT STD_LOGIC;
        output_7_we0 : OUT STD_LOGIC;
        output_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_8_ce0 : OUT STD_LOGIC;
        output_8_we0 : OUT STD_LOGIC;
        output_8_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_9_ce0 : OUT STD_LOGIC;
        output_9_we0 : OUT STD_LOGIC;
        output_9_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_10_ce0 : OUT STD_LOGIC;
        output_10_we0 : OUT STD_LOGIC;
        output_10_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_11_ce0 : OUT STD_LOGIC;
        output_11_we0 : OUT STD_LOGIC;
        output_11_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_12_ce0 : OUT STD_LOGIC;
        output_12_we0 : OUT STD_LOGIC;
        output_12_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_13_ce0 : OUT STD_LOGIC;
        output_13_we0 : OUT STD_LOGIC;
        output_13_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_14_ce0 : OUT STD_LOGIC;
        output_14_we0 : OUT STD_LOGIC;
        output_14_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_15_ce0 : OUT STD_LOGIC;
        output_15_we0 : OUT STD_LOGIC;
        output_15_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_16_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_16_ce0 : OUT STD_LOGIC;
        output_16_we0 : OUT STD_LOGIC;
        output_16_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_17_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_17_ce0 : OUT STD_LOGIC;
        output_17_we0 : OUT STD_LOGIC;
        output_17_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_18_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_18_ce0 : OUT STD_LOGIC;
        output_18_we0 : OUT STD_LOGIC;
        output_18_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_19_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_19_ce0 : OUT STD_LOGIC;
        output_19_we0 : OUT STD_LOGIC;
        output_19_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_20_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_20_ce0 : OUT STD_LOGIC;
        output_20_we0 : OUT STD_LOGIC;
        output_20_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_21_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_21_ce0 : OUT STD_LOGIC;
        output_21_we0 : OUT STD_LOGIC;
        output_21_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_22_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_22_ce0 : OUT STD_LOGIC;
        output_22_we0 : OUT STD_LOGIC;
        output_22_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_23_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_23_ce0 : OUT STD_LOGIC;
        output_23_we0 : OUT STD_LOGIC;
        output_23_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_24_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_24_ce0 : OUT STD_LOGIC;
        output_24_we0 : OUT STD_LOGIC;
        output_24_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_25_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_25_ce0 : OUT STD_LOGIC;
        output_25_we0 : OUT STD_LOGIC;
        output_25_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_26_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_26_ce0 : OUT STD_LOGIC;
        output_26_we0 : OUT STD_LOGIC;
        output_26_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_27_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_27_ce0 : OUT STD_LOGIC;
        output_27_we0 : OUT STD_LOGIC;
        output_27_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_28_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_28_ce0 : OUT STD_LOGIC;
        output_28_we0 : OUT STD_LOGIC;
        output_28_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_29_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_29_ce0 : OUT STD_LOGIC;
        output_29_we0 : OUT STD_LOGIC;
        output_29_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_30_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_30_ce0 : OUT STD_LOGIC;
        output_30_we0 : OUT STD_LOGIC;
        output_30_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_31_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_31_ce0 : OUT STD_LOGIC;
        output_31_we0 : OUT STD_LOGIC;
        output_31_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_32_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_32_ce0 : OUT STD_LOGIC;
        output_32_we0 : OUT STD_LOGIC;
        output_32_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_33_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_33_ce0 : OUT STD_LOGIC;
        output_33_we0 : OUT STD_LOGIC;
        output_33_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_34_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_34_ce0 : OUT STD_LOGIC;
        output_34_we0 : OUT STD_LOGIC;
        output_34_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_35_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_35_ce0 : OUT STD_LOGIC;
        output_35_we0 : OUT STD_LOGIC;
        output_35_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_36_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_36_ce0 : OUT STD_LOGIC;
        output_36_we0 : OUT STD_LOGIC;
        output_36_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_37_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_37_ce0 : OUT STD_LOGIC;
        output_37_we0 : OUT STD_LOGIC;
        output_37_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_38_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_38_ce0 : OUT STD_LOGIC;
        output_38_we0 : OUT STD_LOGIC;
        output_38_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_39_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_39_ce0 : OUT STD_LOGIC;
        output_39_we0 : OUT STD_LOGIC;
        output_39_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_40_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_40_ce0 : OUT STD_LOGIC;
        output_40_we0 : OUT STD_LOGIC;
        output_40_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_41_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_41_ce0 : OUT STD_LOGIC;
        output_41_we0 : OUT STD_LOGIC;
        output_41_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_42_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_42_ce0 : OUT STD_LOGIC;
        output_42_we0 : OUT STD_LOGIC;
        output_42_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_43_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_43_ce0 : OUT STD_LOGIC;
        output_43_we0 : OUT STD_LOGIC;
        output_43_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_44_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_44_ce0 : OUT STD_LOGIC;
        output_44_we0 : OUT STD_LOGIC;
        output_44_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_45_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_45_ce0 : OUT STD_LOGIC;
        output_45_we0 : OUT STD_LOGIC;
        output_45_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_46_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_46_ce0 : OUT STD_LOGIC;
        output_46_we0 : OUT STD_LOGIC;
        output_46_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_47_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_47_ce0 : OUT STD_LOGIC;
        output_47_we0 : OUT STD_LOGIC;
        output_47_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_48_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_48_ce0 : OUT STD_LOGIC;
        output_48_we0 : OUT STD_LOGIC;
        output_48_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_49_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_49_ce0 : OUT STD_LOGIC;
        output_49_we0 : OUT STD_LOGIC;
        output_49_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_50_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_50_ce0 : OUT STD_LOGIC;
        output_50_we0 : OUT STD_LOGIC;
        output_50_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_51_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_51_ce0 : OUT STD_LOGIC;
        output_51_we0 : OUT STD_LOGIC;
        output_51_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_52_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_52_ce0 : OUT STD_LOGIC;
        output_52_we0 : OUT STD_LOGIC;
        output_52_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_53_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_53_ce0 : OUT STD_LOGIC;
        output_53_we0 : OUT STD_LOGIC;
        output_53_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_54_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_54_ce0 : OUT STD_LOGIC;
        output_54_we0 : OUT STD_LOGIC;
        output_54_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_55_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_55_ce0 : OUT STD_LOGIC;
        output_55_we0 : OUT STD_LOGIC;
        output_55_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_56_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_56_ce0 : OUT STD_LOGIC;
        output_56_we0 : OUT STD_LOGIC;
        output_56_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_57_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_57_ce0 : OUT STD_LOGIC;
        output_57_we0 : OUT STD_LOGIC;
        output_57_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_58_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_58_ce0 : OUT STD_LOGIC;
        output_58_we0 : OUT STD_LOGIC;
        output_58_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_59_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_59_ce0 : OUT STD_LOGIC;
        output_59_we0 : OUT STD_LOGIC;
        output_59_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_60_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_60_ce0 : OUT STD_LOGIC;
        output_60_we0 : OUT STD_LOGIC;
        output_60_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_61_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_61_ce0 : OUT STD_LOGIC;
        output_61_we0 : OUT STD_LOGIC;
        output_61_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_62_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_62_ce0 : OUT STD_LOGIC;
        output_62_we0 : OUT STD_LOGIC;
        output_62_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_63_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_63_ce0 : OUT STD_LOGIC;
        output_63_we0 : OUT STD_LOGIC;
        output_63_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_64_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_64_ce0 : OUT STD_LOGIC;
        output_64_we0 : OUT STD_LOGIC;
        output_64_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_65_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_65_ce0 : OUT STD_LOGIC;
        output_65_we0 : OUT STD_LOGIC;
        output_65_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_66_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_66_ce0 : OUT STD_LOGIC;
        output_66_we0 : OUT STD_LOGIC;
        output_66_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_67_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_67_ce0 : OUT STD_LOGIC;
        output_67_we0 : OUT STD_LOGIC;
        output_67_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_68_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_68_ce0 : OUT STD_LOGIC;
        output_68_we0 : OUT STD_LOGIC;
        output_68_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_69_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_69_ce0 : OUT STD_LOGIC;
        output_69_we0 : OUT STD_LOGIC;
        output_69_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_70_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_70_ce0 : OUT STD_LOGIC;
        output_70_we0 : OUT STD_LOGIC;
        output_70_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_71_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_71_ce0 : OUT STD_LOGIC;
        output_71_we0 : OUT STD_LOGIC;
        output_71_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_72_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_72_ce0 : OUT STD_LOGIC;
        output_72_we0 : OUT STD_LOGIC;
        output_72_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_73_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_73_ce0 : OUT STD_LOGIC;
        output_73_we0 : OUT STD_LOGIC;
        output_73_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_74_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_74_ce0 : OUT STD_LOGIC;
        output_74_we0 : OUT STD_LOGIC;
        output_74_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_75_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_75_ce0 : OUT STD_LOGIC;
        output_75_we0 : OUT STD_LOGIC;
        output_75_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_76_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_76_ce0 : OUT STD_LOGIC;
        output_76_we0 : OUT STD_LOGIC;
        output_76_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_77_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_77_ce0 : OUT STD_LOGIC;
        output_77_we0 : OUT STD_LOGIC;
        output_77_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_78_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_78_ce0 : OUT STD_LOGIC;
        output_78_we0 : OUT STD_LOGIC;
        output_78_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_79_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_79_ce0 : OUT STD_LOGIC;
        output_79_we0 : OUT STD_LOGIC;
        output_79_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_80_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_80_ce0 : OUT STD_LOGIC;
        output_80_we0 : OUT STD_LOGIC;
        output_80_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_81_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_81_ce0 : OUT STD_LOGIC;
        output_81_we0 : OUT STD_LOGIC;
        output_81_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_82_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_82_ce0 : OUT STD_LOGIC;
        output_82_we0 : OUT STD_LOGIC;
        output_82_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_83_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_83_ce0 : OUT STD_LOGIC;
        output_83_we0 : OUT STD_LOGIC;
        output_83_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        frame_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_ce0 : OUT STD_LOGIC;
        frame_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_1_ce0 : OUT STD_LOGIC;
        frame_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_2_ce0 : OUT STD_LOGIC;
        frame_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_3_ce0 : OUT STD_LOGIC;
        frame_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_4_ce0 : OUT STD_LOGIC;
        frame_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_5_ce0 : OUT STD_LOGIC;
        frame_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_6_ce0 : OUT STD_LOGIC;
        frame_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_7_ce0 : OUT STD_LOGIC;
        frame_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_8_ce0 : OUT STD_LOGIC;
        frame_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_9_ce0 : OUT STD_LOGIC;
        frame_9_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_10_ce0 : OUT STD_LOGIC;
        frame_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_11_ce0 : OUT STD_LOGIC;
        frame_11_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_12_ce0 : OUT STD_LOGIC;
        frame_12_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_13_ce0 : OUT STD_LOGIC;
        frame_13_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_14_ce0 : OUT STD_LOGIC;
        frame_14_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_15_ce0 : OUT STD_LOGIC;
        frame_15_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_16_ce0 : OUT STD_LOGIC;
        frame_16_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_17_ce0 : OUT STD_LOGIC;
        frame_17_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_18_ce0 : OUT STD_LOGIC;
        frame_18_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_19_ce0 : OUT STD_LOGIC;
        frame_19_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_20_ce0 : OUT STD_LOGIC;
        frame_20_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_21_ce0 : OUT STD_LOGIC;
        frame_21_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_22_ce0 : OUT STD_LOGIC;
        frame_22_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_23_ce0 : OUT STD_LOGIC;
        frame_23_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_24_ce0 : OUT STD_LOGIC;
        frame_24_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_25_ce0 : OUT STD_LOGIC;
        frame_25_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_26_ce0 : OUT STD_LOGIC;
        frame_26_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_27_ce0 : OUT STD_LOGIC;
        frame_27_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_28_ce0 : OUT STD_LOGIC;
        frame_28_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_29_ce0 : OUT STD_LOGIC;
        frame_29_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_30_ce0 : OUT STD_LOGIC;
        frame_30_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_31_ce0 : OUT STD_LOGIC;
        frame_31_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_32_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_32_ce0 : OUT STD_LOGIC;
        frame_32_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_33_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_33_ce0 : OUT STD_LOGIC;
        frame_33_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_34_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_34_ce0 : OUT STD_LOGIC;
        frame_34_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_35_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_35_ce0 : OUT STD_LOGIC;
        frame_35_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_36_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_36_ce0 : OUT STD_LOGIC;
        frame_36_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_37_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_37_ce0 : OUT STD_LOGIC;
        frame_37_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_38_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_38_ce0 : OUT STD_LOGIC;
        frame_38_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_39_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_39_ce0 : OUT STD_LOGIC;
        frame_39_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_40_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_40_ce0 : OUT STD_LOGIC;
        frame_40_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_41_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_41_ce0 : OUT STD_LOGIC;
        frame_41_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_42_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_42_ce0 : OUT STD_LOGIC;
        frame_42_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_43_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_43_ce0 : OUT STD_LOGIC;
        frame_43_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_44_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_44_ce0 : OUT STD_LOGIC;
        frame_44_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_45_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_45_ce0 : OUT STD_LOGIC;
        frame_45_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_46_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_46_ce0 : OUT STD_LOGIC;
        frame_46_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_47_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_47_ce0 : OUT STD_LOGIC;
        frame_47_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_48_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_48_ce0 : OUT STD_LOGIC;
        frame_48_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_49_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_49_ce0 : OUT STD_LOGIC;
        frame_49_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_50_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_50_ce0 : OUT STD_LOGIC;
        frame_50_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_51_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_51_ce0 : OUT STD_LOGIC;
        frame_51_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_52_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_52_ce0 : OUT STD_LOGIC;
        frame_52_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_53_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_53_ce0 : OUT STD_LOGIC;
        frame_53_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_54_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_54_ce0 : OUT STD_LOGIC;
        frame_54_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_55_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_55_ce0 : OUT STD_LOGIC;
        frame_55_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_56_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_56_ce0 : OUT STD_LOGIC;
        frame_56_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_57_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_57_ce0 : OUT STD_LOGIC;
        frame_57_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_58_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_58_ce0 : OUT STD_LOGIC;
        frame_58_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_59_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_59_ce0 : OUT STD_LOGIC;
        frame_59_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_60_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_60_ce0 : OUT STD_LOGIC;
        frame_60_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_61_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_61_ce0 : OUT STD_LOGIC;
        frame_61_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_62_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_62_ce0 : OUT STD_LOGIC;
        frame_62_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_63_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_63_ce0 : OUT STD_LOGIC;
        frame_63_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_64_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_64_ce0 : OUT STD_LOGIC;
        frame_64_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_65_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_65_ce0 : OUT STD_LOGIC;
        frame_65_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_66_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_66_ce0 : OUT STD_LOGIC;
        frame_66_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_67_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_67_ce0 : OUT STD_LOGIC;
        frame_67_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_68_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_68_ce0 : OUT STD_LOGIC;
        frame_68_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_69_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_69_ce0 : OUT STD_LOGIC;
        frame_69_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_70_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_70_ce0 : OUT STD_LOGIC;
        frame_70_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_71_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_71_ce0 : OUT STD_LOGIC;
        frame_71_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_72_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_72_ce0 : OUT STD_LOGIC;
        frame_72_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_73_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_73_ce0 : OUT STD_LOGIC;
        frame_73_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_74_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_74_ce0 : OUT STD_LOGIC;
        frame_74_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_75_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_75_ce0 : OUT STD_LOGIC;
        frame_75_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_76_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_76_ce0 : OUT STD_LOGIC;
        frame_76_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_77_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_77_ce0 : OUT STD_LOGIC;
        frame_77_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_78_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_78_ce0 : OUT STD_LOGIC;
        frame_78_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_79_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_79_ce0 : OUT STD_LOGIC;
        frame_79_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_80_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_80_ce0 : OUT STD_LOGIC;
        frame_80_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_81_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_81_ce0 : OUT STD_LOGIC;
        frame_81_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_82_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_82_ce0 : OUT STD_LOGIC;
        frame_82_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_83_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_83_ce0 : OUT STD_LOGIC;
        frame_83_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_84_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_84_ce0 : OUT STD_LOGIC;
        frame_84_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_85_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_85_ce0 : OUT STD_LOGIC;
        frame_85_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_86_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_86_ce0 : OUT STD_LOGIC;
        frame_86_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_87_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_87_ce0 : OUT STD_LOGIC;
        frame_87_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_88_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_88_ce0 : OUT STD_LOGIC;
        frame_88_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_89_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_89_ce0 : OUT STD_LOGIC;
        frame_89_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_90_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_90_ce0 : OUT STD_LOGIC;
        frame_90_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_91_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_91_ce0 : OUT STD_LOGIC;
        frame_91_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_92_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_92_ce0 : OUT STD_LOGIC;
        frame_92_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_93_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_93_ce0 : OUT STD_LOGIC;
        frame_93_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_94_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_94_ce0 : OUT STD_LOGIC;
        frame_94_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_95_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_95_ce0 : OUT STD_LOGIC;
        frame_95_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_96_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_96_ce0 : OUT STD_LOGIC;
        frame_96_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_97_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_97_ce0 : OUT STD_LOGIC;
        frame_97_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_98_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_98_ce0 : OUT STD_LOGIC;
        frame_98_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_99_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_99_ce0 : OUT STD_LOGIC;
        frame_99_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_100_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_100_ce0 : OUT STD_LOGIC;
        frame_100_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_101_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_101_ce0 : OUT STD_LOGIC;
        frame_101_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_102_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_102_ce0 : OUT STD_LOGIC;
        frame_102_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_103_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_103_ce0 : OUT STD_LOGIC;
        frame_103_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_104_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_104_ce0 : OUT STD_LOGIC;
        frame_104_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_105_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_105_ce0 : OUT STD_LOGIC;
        frame_105_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_106_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_106_ce0 : OUT STD_LOGIC;
        frame_106_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_107_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_107_ce0 : OUT STD_LOGIC;
        frame_107_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_108_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_108_ce0 : OUT STD_LOGIC;
        frame_108_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_109_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_109_ce0 : OUT STD_LOGIC;
        frame_109_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_110_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_110_ce0 : OUT STD_LOGIC;
        frame_110_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_111_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_111_ce0 : OUT STD_LOGIC;
        frame_111_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_112_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_112_ce0 : OUT STD_LOGIC;
        frame_112_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_113_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_113_ce0 : OUT STD_LOGIC;
        frame_113_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_114_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_114_ce0 : OUT STD_LOGIC;
        frame_114_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_115_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_115_ce0 : OUT STD_LOGIC;
        frame_115_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_116_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_116_ce0 : OUT STD_LOGIC;
        frame_116_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_117_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_117_ce0 : OUT STD_LOGIC;
        frame_117_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_118_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_118_ce0 : OUT STD_LOGIC;
        frame_118_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_119_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_119_ce0 : OUT STD_LOGIC;
        frame_119_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_120_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_120_ce0 : OUT STD_LOGIC;
        frame_120_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_121_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_121_ce0 : OUT STD_LOGIC;
        frame_121_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_122_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_122_ce0 : OUT STD_LOGIC;
        frame_122_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_123_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_123_ce0 : OUT STD_LOGIC;
        frame_123_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_124_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_124_ce0 : OUT STD_LOGIC;
        frame_124_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_125_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_125_ce0 : OUT STD_LOGIC;
        frame_125_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_126_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_126_ce0 : OUT STD_LOGIC;
        frame_126_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_127_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_127_ce0 : OUT STD_LOGIC;
        frame_127_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_128_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_128_ce0 : OUT STD_LOGIC;
        frame_128_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_129_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_129_ce0 : OUT STD_LOGIC;
        frame_129_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_130_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_130_ce0 : OUT STD_LOGIC;
        frame_130_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_131_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_131_ce0 : OUT STD_LOGIC;
        frame_131_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_132_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_132_ce0 : OUT STD_LOGIC;
        frame_132_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_133_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_133_ce0 : OUT STD_LOGIC;
        frame_133_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_134_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_134_ce0 : OUT STD_LOGIC;
        frame_134_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_135_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_135_ce0 : OUT STD_LOGIC;
        frame_135_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_136_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_136_ce0 : OUT STD_LOGIC;
        frame_136_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_137_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_137_ce0 : OUT STD_LOGIC;
        frame_137_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_138_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_138_ce0 : OUT STD_LOGIC;
        frame_138_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_139_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_139_ce0 : OUT STD_LOGIC;
        frame_139_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_140_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_140_ce0 : OUT STD_LOGIC;
        frame_140_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_141_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_141_ce0 : OUT STD_LOGIC;
        frame_141_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_142_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_142_ce0 : OUT STD_LOGIC;
        frame_142_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_143_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_143_ce0 : OUT STD_LOGIC;
        frame_143_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_144_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_144_ce0 : OUT STD_LOGIC;
        frame_144_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_145_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_145_ce0 : OUT STD_LOGIC;
        frame_145_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_146_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_146_ce0 : OUT STD_LOGIC;
        frame_146_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_147_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_147_ce0 : OUT STD_LOGIC;
        frame_147_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_148_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_148_ce0 : OUT STD_LOGIC;
        frame_148_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_149_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_149_ce0 : OUT STD_LOGIC;
        frame_149_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_150_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_150_ce0 : OUT STD_LOGIC;
        frame_150_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_151_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_151_ce0 : OUT STD_LOGIC;
        frame_151_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_152_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_152_ce0 : OUT STD_LOGIC;
        frame_152_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_153_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_153_ce0 : OUT STD_LOGIC;
        frame_153_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_154_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_154_ce0 : OUT STD_LOGIC;
        frame_154_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_155_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_155_ce0 : OUT STD_LOGIC;
        frame_155_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_156_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_156_ce0 : OUT STD_LOGIC;
        frame_156_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_157_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_157_ce0 : OUT STD_LOGIC;
        frame_157_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_158_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_158_ce0 : OUT STD_LOGIC;
        frame_158_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_159_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_159_ce0 : OUT STD_LOGIC;
        frame_159_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_160_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_160_ce0 : OUT STD_LOGIC;
        frame_160_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_161_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_161_ce0 : OUT STD_LOGIC;
        frame_161_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_162_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_162_ce0 : OUT STD_LOGIC;
        frame_162_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_163_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_163_ce0 : OUT STD_LOGIC;
        frame_163_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_164_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_164_ce0 : OUT STD_LOGIC;
        frame_164_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_165_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_165_ce0 : OUT STD_LOGIC;
        frame_165_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_166_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_166_ce0 : OUT STD_LOGIC;
        frame_166_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_167_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_167_ce0 : OUT STD_LOGIC;
        frame_167_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_168_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_168_ce0 : OUT STD_LOGIC;
        frame_168_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_169_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_169_ce0 : OUT STD_LOGIC;
        frame_169_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_170_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_170_ce0 : OUT STD_LOGIC;
        frame_170_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_171_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_171_ce0 : OUT STD_LOGIC;
        frame_171_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_172_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_172_ce0 : OUT STD_LOGIC;
        frame_172_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_173_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_173_ce0 : OUT STD_LOGIC;
        frame_173_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_174_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_174_ce0 : OUT STD_LOGIC;
        frame_174_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_175_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_175_ce0 : OUT STD_LOGIC;
        frame_175_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_176_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_176_ce0 : OUT STD_LOGIC;
        frame_176_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_177_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_177_ce0 : OUT STD_LOGIC;
        frame_177_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_178_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_178_ce0 : OUT STD_LOGIC;
        frame_178_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_179_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_179_ce0 : OUT STD_LOGIC;
        frame_179_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_180_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_180_ce0 : OUT STD_LOGIC;
        frame_180_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_181_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_181_ce0 : OUT STD_LOGIC;
        frame_181_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_182_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_182_ce0 : OUT STD_LOGIC;
        frame_182_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_183_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_183_ce0 : OUT STD_LOGIC;
        frame_183_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_184_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_184_ce0 : OUT STD_LOGIC;
        frame_184_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_185_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_185_ce0 : OUT STD_LOGIC;
        frame_185_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_186_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_186_ce0 : OUT STD_LOGIC;
        frame_186_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_187_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_187_ce0 : OUT STD_LOGIC;
        frame_187_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_188_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_188_ce0 : OUT STD_LOGIC;
        frame_188_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_189_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_189_ce0 : OUT STD_LOGIC;
        frame_189_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_190_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_190_ce0 : OUT STD_LOGIC;
        frame_190_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_191_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_191_ce0 : OUT STD_LOGIC;
        frame_191_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_192_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_192_ce0 : OUT STD_LOGIC;
        frame_192_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_193_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_193_ce0 : OUT STD_LOGIC;
        frame_193_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_194_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_194_ce0 : OUT STD_LOGIC;
        frame_194_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_195_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_195_ce0 : OUT STD_LOGIC;
        frame_195_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_196_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_196_ce0 : OUT STD_LOGIC;
        frame_196_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_197_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_197_ce0 : OUT STD_LOGIC;
        frame_197_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_198_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_198_ce0 : OUT STD_LOGIC;
        frame_198_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_199_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_199_ce0 : OUT STD_LOGIC;
        frame_199_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_200_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_200_ce0 : OUT STD_LOGIC;
        frame_200_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_201_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_201_ce0 : OUT STD_LOGIC;
        frame_201_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_202_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_202_ce0 : OUT STD_LOGIC;
        frame_202_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_203_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_203_ce0 : OUT STD_LOGIC;
        frame_203_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_204_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_204_ce0 : OUT STD_LOGIC;
        frame_204_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_205_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_205_ce0 : OUT STD_LOGIC;
        frame_205_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_206_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_206_ce0 : OUT STD_LOGIC;
        frame_206_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_207_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_207_ce0 : OUT STD_LOGIC;
        frame_207_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_208_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_208_ce0 : OUT STD_LOGIC;
        frame_208_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_209_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_209_ce0 : OUT STD_LOGIC;
        frame_209_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_210_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_210_ce0 : OUT STD_LOGIC;
        frame_210_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_211_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_211_ce0 : OUT STD_LOGIC;
        frame_211_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_212_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_212_ce0 : OUT STD_LOGIC;
        frame_212_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_213_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_213_ce0 : OUT STD_LOGIC;
        frame_213_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_214_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_214_ce0 : OUT STD_LOGIC;
        frame_214_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_215_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_215_ce0 : OUT STD_LOGIC;
        frame_215_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_216_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_216_ce0 : OUT STD_LOGIC;
        frame_216_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_217_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_217_ce0 : OUT STD_LOGIC;
        frame_217_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_218_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_218_ce0 : OUT STD_LOGIC;
        frame_218_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_219_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_219_ce0 : OUT STD_LOGIC;
        frame_219_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_220_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_220_ce0 : OUT STD_LOGIC;
        frame_220_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_221_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_221_ce0 : OUT STD_LOGIC;
        frame_221_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_222_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_222_ce0 : OUT STD_LOGIC;
        frame_222_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_223_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_223_ce0 : OUT STD_LOGIC;
        frame_223_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_224_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_224_ce0 : OUT STD_LOGIC;
        frame_224_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_225_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_225_ce0 : OUT STD_LOGIC;
        frame_225_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_226_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_226_ce0 : OUT STD_LOGIC;
        frame_226_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_227_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_227_ce0 : OUT STD_LOGIC;
        frame_227_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_228_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_228_ce0 : OUT STD_LOGIC;
        frame_228_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_229_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_229_ce0 : OUT STD_LOGIC;
        frame_229_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_230_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_230_ce0 : OUT STD_LOGIC;
        frame_230_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_231_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_231_ce0 : OUT STD_LOGIC;
        frame_231_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_232_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_232_ce0 : OUT STD_LOGIC;
        frame_232_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_233_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_233_ce0 : OUT STD_LOGIC;
        frame_233_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_234_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_234_ce0 : OUT STD_LOGIC;
        frame_234_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_235_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_235_ce0 : OUT STD_LOGIC;
        frame_235_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_236_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_236_ce0 : OUT STD_LOGIC;
        frame_236_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_237_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_237_ce0 : OUT STD_LOGIC;
        frame_237_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_238_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_238_ce0 : OUT STD_LOGIC;
        frame_238_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_239_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_239_ce0 : OUT STD_LOGIC;
        frame_239_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_240_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_240_ce0 : OUT STD_LOGIC;
        frame_240_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_241_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_241_ce0 : OUT STD_LOGIC;
        frame_241_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_242_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_242_ce0 : OUT STD_LOGIC;
        frame_242_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_243_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_243_ce0 : OUT STD_LOGIC;
        frame_243_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_244_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_244_ce0 : OUT STD_LOGIC;
        frame_244_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_245_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_245_ce0 : OUT STD_LOGIC;
        frame_245_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_246_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_246_ce0 : OUT STD_LOGIC;
        frame_246_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_247_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_247_ce0 : OUT STD_LOGIC;
        frame_247_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_248_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_248_ce0 : OUT STD_LOGIC;
        frame_248_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_249_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_249_ce0 : OUT STD_LOGIC;
        frame_249_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_250_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_250_ce0 : OUT STD_LOGIC;
        frame_250_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_251_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_251_ce0 : OUT STD_LOGIC;
        frame_251_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_252_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_252_ce0 : OUT STD_LOGIC;
        frame_252_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_253_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_253_ce0 : OUT STD_LOGIC;
        frame_253_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        frame_254_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        frame_254_ce0 : OUT STD_LOGIC;
        frame_254_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        M_AXIS_TREADY : IN STD_LOGIC;
        M_AXIS_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        M_AXIS_TVALID : OUT STD_LOGIC;
        M_AXIS_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        M_AXIS_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        M_AXIS_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        output_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_1_ce0 : OUT STD_LOGIC;
        output_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_2_ce0 : OUT STD_LOGIC;
        output_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_3_ce0 : OUT STD_LOGIC;
        output_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_4_ce0 : OUT STD_LOGIC;
        output_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_5_ce0 : OUT STD_LOGIC;
        output_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_6_ce0 : OUT STD_LOGIC;
        output_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_7_ce0 : OUT STD_LOGIC;
        output_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_8_ce0 : OUT STD_LOGIC;
        output_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_9_ce0 : OUT STD_LOGIC;
        output_9_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_10_ce0 : OUT STD_LOGIC;
        output_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_11_ce0 : OUT STD_LOGIC;
        output_11_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_12_ce0 : OUT STD_LOGIC;
        output_12_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_13_ce0 : OUT STD_LOGIC;
        output_13_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_14_ce0 : OUT STD_LOGIC;
        output_14_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_15_ce0 : OUT STD_LOGIC;
        output_15_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_16_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_16_ce0 : OUT STD_LOGIC;
        output_16_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_17_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_17_ce0 : OUT STD_LOGIC;
        output_17_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_18_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_18_ce0 : OUT STD_LOGIC;
        output_18_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_19_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_19_ce0 : OUT STD_LOGIC;
        output_19_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_20_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_20_ce0 : OUT STD_LOGIC;
        output_20_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_21_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_21_ce0 : OUT STD_LOGIC;
        output_21_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_22_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_22_ce0 : OUT STD_LOGIC;
        output_22_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_23_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_23_ce0 : OUT STD_LOGIC;
        output_23_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_24_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_24_ce0 : OUT STD_LOGIC;
        output_24_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_25_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_25_ce0 : OUT STD_LOGIC;
        output_25_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_26_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_26_ce0 : OUT STD_LOGIC;
        output_26_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_27_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_27_ce0 : OUT STD_LOGIC;
        output_27_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_28_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_28_ce0 : OUT STD_LOGIC;
        output_28_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_29_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_29_ce0 : OUT STD_LOGIC;
        output_29_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_30_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_30_ce0 : OUT STD_LOGIC;
        output_30_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_31_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_31_ce0 : OUT STD_LOGIC;
        output_31_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_32_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_32_ce0 : OUT STD_LOGIC;
        output_32_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_33_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_33_ce0 : OUT STD_LOGIC;
        output_33_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_34_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_34_ce0 : OUT STD_LOGIC;
        output_34_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_35_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_35_ce0 : OUT STD_LOGIC;
        output_35_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_36_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_36_ce0 : OUT STD_LOGIC;
        output_36_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_37_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_37_ce0 : OUT STD_LOGIC;
        output_37_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_38_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_38_ce0 : OUT STD_LOGIC;
        output_38_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_39_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_39_ce0 : OUT STD_LOGIC;
        output_39_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_40_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_40_ce0 : OUT STD_LOGIC;
        output_40_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_41_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_41_ce0 : OUT STD_LOGIC;
        output_41_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_42_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_42_ce0 : OUT STD_LOGIC;
        output_42_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_43_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_43_ce0 : OUT STD_LOGIC;
        output_43_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_44_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_44_ce0 : OUT STD_LOGIC;
        output_44_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_45_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_45_ce0 : OUT STD_LOGIC;
        output_45_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_46_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_46_ce0 : OUT STD_LOGIC;
        output_46_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_47_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_47_ce0 : OUT STD_LOGIC;
        output_47_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_48_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_48_ce0 : OUT STD_LOGIC;
        output_48_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_49_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_49_ce0 : OUT STD_LOGIC;
        output_49_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_50_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_50_ce0 : OUT STD_LOGIC;
        output_50_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_51_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_51_ce0 : OUT STD_LOGIC;
        output_51_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_52_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_52_ce0 : OUT STD_LOGIC;
        output_52_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_53_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_53_ce0 : OUT STD_LOGIC;
        output_53_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_54_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_54_ce0 : OUT STD_LOGIC;
        output_54_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_55_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_55_ce0 : OUT STD_LOGIC;
        output_55_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_56_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_56_ce0 : OUT STD_LOGIC;
        output_56_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_57_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_57_ce0 : OUT STD_LOGIC;
        output_57_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_58_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_58_ce0 : OUT STD_LOGIC;
        output_58_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_59_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_59_ce0 : OUT STD_LOGIC;
        output_59_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_60_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_60_ce0 : OUT STD_LOGIC;
        output_60_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_61_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_61_ce0 : OUT STD_LOGIC;
        output_61_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_62_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_62_ce0 : OUT STD_LOGIC;
        output_62_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_63_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_63_ce0 : OUT STD_LOGIC;
        output_63_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_64_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_64_ce0 : OUT STD_LOGIC;
        output_64_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_65_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_65_ce0 : OUT STD_LOGIC;
        output_65_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_66_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_66_ce0 : OUT STD_LOGIC;
        output_66_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_67_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_67_ce0 : OUT STD_LOGIC;
        output_67_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_68_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_68_ce0 : OUT STD_LOGIC;
        output_68_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_69_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_69_ce0 : OUT STD_LOGIC;
        output_69_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_70_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_70_ce0 : OUT STD_LOGIC;
        output_70_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_71_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_71_ce0 : OUT STD_LOGIC;
        output_71_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_72_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_72_ce0 : OUT STD_LOGIC;
        output_72_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_73_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_73_ce0 : OUT STD_LOGIC;
        output_73_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_74_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_74_ce0 : OUT STD_LOGIC;
        output_74_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_75_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_75_ce0 : OUT STD_LOGIC;
        output_75_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_76_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_76_ce0 : OUT STD_LOGIC;
        output_76_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_77_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_77_ce0 : OUT STD_LOGIC;
        output_77_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_78_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_78_ce0 : OUT STD_LOGIC;
        output_78_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_79_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_79_ce0 : OUT STD_LOGIC;
        output_79_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_80_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_80_ce0 : OUT STD_LOGIC;
        output_80_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_81_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_81_ce0 : OUT STD_LOGIC;
        output_81_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_82_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_82_ce0 : OUT STD_LOGIC;
        output_82_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_83_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_83_ce0 : OUT STD_LOGIC;
        output_83_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_84_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        output_84_ce0 : OUT STD_LOGIC;
        output_84_q0 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sobel_hls_frame_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sobel_hls_output_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sobel_hls_output_1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sobel_hls_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    frame_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_address0,
        ce0 => frame_ce0,
        we0 => frame_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_d0,
        q0 => frame_q0);

    frame_1_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_1_address0,
        ce0 => frame_1_ce0,
        we0 => frame_1_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_1_d0,
        q0 => frame_1_q0);

    frame_2_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_2_address0,
        ce0 => frame_2_ce0,
        we0 => frame_2_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_2_d0,
        q0 => frame_2_q0);

    frame_3_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_3_address0,
        ce0 => frame_3_ce0,
        we0 => frame_3_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_3_d0,
        q0 => frame_3_q0);

    frame_4_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_4_address0,
        ce0 => frame_4_ce0,
        we0 => frame_4_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_4_d0,
        q0 => frame_4_q0);

    frame_5_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_5_address0,
        ce0 => frame_5_ce0,
        we0 => frame_5_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_5_d0,
        q0 => frame_5_q0);

    frame_6_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_6_address0,
        ce0 => frame_6_ce0,
        we0 => frame_6_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_6_d0,
        q0 => frame_6_q0);

    frame_7_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_7_address0,
        ce0 => frame_7_ce0,
        we0 => frame_7_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_7_d0,
        q0 => frame_7_q0);

    frame_8_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_8_address0,
        ce0 => frame_8_ce0,
        we0 => frame_8_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_8_d0,
        q0 => frame_8_q0);

    frame_9_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_9_address0,
        ce0 => frame_9_ce0,
        we0 => frame_9_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_9_d0,
        q0 => frame_9_q0);

    frame_10_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_10_address0,
        ce0 => frame_10_ce0,
        we0 => frame_10_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_10_d0,
        q0 => frame_10_q0);

    frame_11_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_11_address0,
        ce0 => frame_11_ce0,
        we0 => frame_11_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_11_d0,
        q0 => frame_11_q0);

    frame_12_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_12_address0,
        ce0 => frame_12_ce0,
        we0 => frame_12_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_12_d0,
        q0 => frame_12_q0);

    frame_13_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_13_address0,
        ce0 => frame_13_ce0,
        we0 => frame_13_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_13_d0,
        q0 => frame_13_q0);

    frame_14_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_14_address0,
        ce0 => frame_14_ce0,
        we0 => frame_14_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_14_d0,
        q0 => frame_14_q0);

    frame_15_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_15_address0,
        ce0 => frame_15_ce0,
        we0 => frame_15_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_15_d0,
        q0 => frame_15_q0);

    frame_16_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_16_address0,
        ce0 => frame_16_ce0,
        we0 => frame_16_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_16_d0,
        q0 => frame_16_q0);

    frame_17_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_17_address0,
        ce0 => frame_17_ce0,
        we0 => frame_17_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_17_d0,
        q0 => frame_17_q0);

    frame_18_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_18_address0,
        ce0 => frame_18_ce0,
        we0 => frame_18_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_18_d0,
        q0 => frame_18_q0);

    frame_19_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_19_address0,
        ce0 => frame_19_ce0,
        we0 => frame_19_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_19_d0,
        q0 => frame_19_q0);

    frame_20_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_20_address0,
        ce0 => frame_20_ce0,
        we0 => frame_20_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_20_d0,
        q0 => frame_20_q0);

    frame_21_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_21_address0,
        ce0 => frame_21_ce0,
        we0 => frame_21_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_21_d0,
        q0 => frame_21_q0);

    frame_22_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_22_address0,
        ce0 => frame_22_ce0,
        we0 => frame_22_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_22_d0,
        q0 => frame_22_q0);

    frame_23_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_23_address0,
        ce0 => frame_23_ce0,
        we0 => frame_23_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_23_d0,
        q0 => frame_23_q0);

    frame_24_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_24_address0,
        ce0 => frame_24_ce0,
        we0 => frame_24_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_24_d0,
        q0 => frame_24_q0);

    frame_25_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_25_address0,
        ce0 => frame_25_ce0,
        we0 => frame_25_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_25_d0,
        q0 => frame_25_q0);

    frame_26_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_26_address0,
        ce0 => frame_26_ce0,
        we0 => frame_26_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_26_d0,
        q0 => frame_26_q0);

    frame_27_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_27_address0,
        ce0 => frame_27_ce0,
        we0 => frame_27_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_27_d0,
        q0 => frame_27_q0);

    frame_28_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_28_address0,
        ce0 => frame_28_ce0,
        we0 => frame_28_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_28_d0,
        q0 => frame_28_q0);

    frame_29_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_29_address0,
        ce0 => frame_29_ce0,
        we0 => frame_29_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_29_d0,
        q0 => frame_29_q0);

    frame_30_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_30_address0,
        ce0 => frame_30_ce0,
        we0 => frame_30_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_30_d0,
        q0 => frame_30_q0);

    frame_31_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_31_address0,
        ce0 => frame_31_ce0,
        we0 => frame_31_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_31_d0,
        q0 => frame_31_q0);

    frame_32_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_32_address0,
        ce0 => frame_32_ce0,
        we0 => frame_32_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_32_d0,
        q0 => frame_32_q0);

    frame_33_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_33_address0,
        ce0 => frame_33_ce0,
        we0 => frame_33_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_33_d0,
        q0 => frame_33_q0);

    frame_34_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_34_address0,
        ce0 => frame_34_ce0,
        we0 => frame_34_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_34_d0,
        q0 => frame_34_q0);

    frame_35_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_35_address0,
        ce0 => frame_35_ce0,
        we0 => frame_35_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_35_d0,
        q0 => frame_35_q0);

    frame_36_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_36_address0,
        ce0 => frame_36_ce0,
        we0 => frame_36_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_36_d0,
        q0 => frame_36_q0);

    frame_37_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_37_address0,
        ce0 => frame_37_ce0,
        we0 => frame_37_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_37_d0,
        q0 => frame_37_q0);

    frame_38_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_38_address0,
        ce0 => frame_38_ce0,
        we0 => frame_38_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_38_d0,
        q0 => frame_38_q0);

    frame_39_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_39_address0,
        ce0 => frame_39_ce0,
        we0 => frame_39_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_39_d0,
        q0 => frame_39_q0);

    frame_40_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_40_address0,
        ce0 => frame_40_ce0,
        we0 => frame_40_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_40_d0,
        q0 => frame_40_q0);

    frame_41_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_41_address0,
        ce0 => frame_41_ce0,
        we0 => frame_41_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_41_d0,
        q0 => frame_41_q0);

    frame_42_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_42_address0,
        ce0 => frame_42_ce0,
        we0 => frame_42_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_42_d0,
        q0 => frame_42_q0);

    frame_43_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_43_address0,
        ce0 => frame_43_ce0,
        we0 => frame_43_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_43_d0,
        q0 => frame_43_q0);

    frame_44_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_44_address0,
        ce0 => frame_44_ce0,
        we0 => frame_44_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_44_d0,
        q0 => frame_44_q0);

    frame_45_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_45_address0,
        ce0 => frame_45_ce0,
        we0 => frame_45_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_45_d0,
        q0 => frame_45_q0);

    frame_46_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_46_address0,
        ce0 => frame_46_ce0,
        we0 => frame_46_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_46_d0,
        q0 => frame_46_q0);

    frame_47_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_47_address0,
        ce0 => frame_47_ce0,
        we0 => frame_47_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_47_d0,
        q0 => frame_47_q0);

    frame_48_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_48_address0,
        ce0 => frame_48_ce0,
        we0 => frame_48_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_48_d0,
        q0 => frame_48_q0);

    frame_49_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_49_address0,
        ce0 => frame_49_ce0,
        we0 => frame_49_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_49_d0,
        q0 => frame_49_q0);

    frame_50_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_50_address0,
        ce0 => frame_50_ce0,
        we0 => frame_50_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_50_d0,
        q0 => frame_50_q0);

    frame_51_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_51_address0,
        ce0 => frame_51_ce0,
        we0 => frame_51_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_51_d0,
        q0 => frame_51_q0);

    frame_52_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_52_address0,
        ce0 => frame_52_ce0,
        we0 => frame_52_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_52_d0,
        q0 => frame_52_q0);

    frame_53_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_53_address0,
        ce0 => frame_53_ce0,
        we0 => frame_53_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_53_d0,
        q0 => frame_53_q0);

    frame_54_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_54_address0,
        ce0 => frame_54_ce0,
        we0 => frame_54_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_54_d0,
        q0 => frame_54_q0);

    frame_55_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_55_address0,
        ce0 => frame_55_ce0,
        we0 => frame_55_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_55_d0,
        q0 => frame_55_q0);

    frame_56_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_56_address0,
        ce0 => frame_56_ce0,
        we0 => frame_56_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_56_d0,
        q0 => frame_56_q0);

    frame_57_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_57_address0,
        ce0 => frame_57_ce0,
        we0 => frame_57_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_57_d0,
        q0 => frame_57_q0);

    frame_58_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_58_address0,
        ce0 => frame_58_ce0,
        we0 => frame_58_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_58_d0,
        q0 => frame_58_q0);

    frame_59_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_59_address0,
        ce0 => frame_59_ce0,
        we0 => frame_59_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_59_d0,
        q0 => frame_59_q0);

    frame_60_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_60_address0,
        ce0 => frame_60_ce0,
        we0 => frame_60_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_60_d0,
        q0 => frame_60_q0);

    frame_61_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_61_address0,
        ce0 => frame_61_ce0,
        we0 => frame_61_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_61_d0,
        q0 => frame_61_q0);

    frame_62_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_62_address0,
        ce0 => frame_62_ce0,
        we0 => frame_62_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_62_d0,
        q0 => frame_62_q0);

    frame_63_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_63_address0,
        ce0 => frame_63_ce0,
        we0 => frame_63_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_63_d0,
        q0 => frame_63_q0);

    frame_64_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_64_address0,
        ce0 => frame_64_ce0,
        we0 => frame_64_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_64_d0,
        q0 => frame_64_q0);

    frame_65_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_65_address0,
        ce0 => frame_65_ce0,
        we0 => frame_65_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_65_d0,
        q0 => frame_65_q0);

    frame_66_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_66_address0,
        ce0 => frame_66_ce0,
        we0 => frame_66_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_66_d0,
        q0 => frame_66_q0);

    frame_67_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_67_address0,
        ce0 => frame_67_ce0,
        we0 => frame_67_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_67_d0,
        q0 => frame_67_q0);

    frame_68_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_68_address0,
        ce0 => frame_68_ce0,
        we0 => frame_68_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_68_d0,
        q0 => frame_68_q0);

    frame_69_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_69_address0,
        ce0 => frame_69_ce0,
        we0 => frame_69_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_69_d0,
        q0 => frame_69_q0);

    frame_70_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_70_address0,
        ce0 => frame_70_ce0,
        we0 => frame_70_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_70_d0,
        q0 => frame_70_q0);

    frame_71_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_71_address0,
        ce0 => frame_71_ce0,
        we0 => frame_71_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_71_d0,
        q0 => frame_71_q0);

    frame_72_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_72_address0,
        ce0 => frame_72_ce0,
        we0 => frame_72_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_72_d0,
        q0 => frame_72_q0);

    frame_73_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_73_address0,
        ce0 => frame_73_ce0,
        we0 => frame_73_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_73_d0,
        q0 => frame_73_q0);

    frame_74_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_74_address0,
        ce0 => frame_74_ce0,
        we0 => frame_74_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_74_d0,
        q0 => frame_74_q0);

    frame_75_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_75_address0,
        ce0 => frame_75_ce0,
        we0 => frame_75_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_75_d0,
        q0 => frame_75_q0);

    frame_76_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_76_address0,
        ce0 => frame_76_ce0,
        we0 => frame_76_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_76_d0,
        q0 => frame_76_q0);

    frame_77_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_77_address0,
        ce0 => frame_77_ce0,
        we0 => frame_77_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_77_d0,
        q0 => frame_77_q0);

    frame_78_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_78_address0,
        ce0 => frame_78_ce0,
        we0 => frame_78_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_78_d0,
        q0 => frame_78_q0);

    frame_79_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_79_address0,
        ce0 => frame_79_ce0,
        we0 => frame_79_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_79_d0,
        q0 => frame_79_q0);

    frame_80_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_80_address0,
        ce0 => frame_80_ce0,
        we0 => frame_80_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_80_d0,
        q0 => frame_80_q0);

    frame_81_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_81_address0,
        ce0 => frame_81_ce0,
        we0 => frame_81_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_81_d0,
        q0 => frame_81_q0);

    frame_82_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_82_address0,
        ce0 => frame_82_ce0,
        we0 => frame_82_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_82_d0,
        q0 => frame_82_q0);

    frame_83_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_83_address0,
        ce0 => frame_83_ce0,
        we0 => frame_83_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_83_d0,
        q0 => frame_83_q0);

    frame_84_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_84_address0,
        ce0 => frame_84_ce0,
        we0 => frame_84_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_84_d0,
        q0 => frame_84_q0);

    frame_85_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_85_address0,
        ce0 => frame_85_ce0,
        we0 => frame_85_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_85_d0,
        q0 => frame_85_q0);

    frame_86_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_86_address0,
        ce0 => frame_86_ce0,
        we0 => frame_86_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_86_d0,
        q0 => frame_86_q0);

    frame_87_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_87_address0,
        ce0 => frame_87_ce0,
        we0 => frame_87_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_87_d0,
        q0 => frame_87_q0);

    frame_88_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_88_address0,
        ce0 => frame_88_ce0,
        we0 => frame_88_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_88_d0,
        q0 => frame_88_q0);

    frame_89_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_89_address0,
        ce0 => frame_89_ce0,
        we0 => frame_89_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_89_d0,
        q0 => frame_89_q0);

    frame_90_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_90_address0,
        ce0 => frame_90_ce0,
        we0 => frame_90_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_90_d0,
        q0 => frame_90_q0);

    frame_91_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_91_address0,
        ce0 => frame_91_ce0,
        we0 => frame_91_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_91_d0,
        q0 => frame_91_q0);

    frame_92_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_92_address0,
        ce0 => frame_92_ce0,
        we0 => frame_92_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_92_d0,
        q0 => frame_92_q0);

    frame_93_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_93_address0,
        ce0 => frame_93_ce0,
        we0 => frame_93_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_93_d0,
        q0 => frame_93_q0);

    frame_94_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_94_address0,
        ce0 => frame_94_ce0,
        we0 => frame_94_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_94_d0,
        q0 => frame_94_q0);

    frame_95_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_95_address0,
        ce0 => frame_95_ce0,
        we0 => frame_95_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_95_d0,
        q0 => frame_95_q0);

    frame_96_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_96_address0,
        ce0 => frame_96_ce0,
        we0 => frame_96_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_96_d0,
        q0 => frame_96_q0);

    frame_97_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_97_address0,
        ce0 => frame_97_ce0,
        we0 => frame_97_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_97_d0,
        q0 => frame_97_q0);

    frame_98_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_98_address0,
        ce0 => frame_98_ce0,
        we0 => frame_98_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_98_d0,
        q0 => frame_98_q0);

    frame_99_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_99_address0,
        ce0 => frame_99_ce0,
        we0 => frame_99_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_99_d0,
        q0 => frame_99_q0);

    frame_100_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_100_address0,
        ce0 => frame_100_ce0,
        we0 => frame_100_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_100_d0,
        q0 => frame_100_q0);

    frame_101_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_101_address0,
        ce0 => frame_101_ce0,
        we0 => frame_101_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_101_d0,
        q0 => frame_101_q0);

    frame_102_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_102_address0,
        ce0 => frame_102_ce0,
        we0 => frame_102_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_102_d0,
        q0 => frame_102_q0);

    frame_103_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_103_address0,
        ce0 => frame_103_ce0,
        we0 => frame_103_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_103_d0,
        q0 => frame_103_q0);

    frame_104_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_104_address0,
        ce0 => frame_104_ce0,
        we0 => frame_104_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_104_d0,
        q0 => frame_104_q0);

    frame_105_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_105_address0,
        ce0 => frame_105_ce0,
        we0 => frame_105_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_105_d0,
        q0 => frame_105_q0);

    frame_106_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_106_address0,
        ce0 => frame_106_ce0,
        we0 => frame_106_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_106_d0,
        q0 => frame_106_q0);

    frame_107_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_107_address0,
        ce0 => frame_107_ce0,
        we0 => frame_107_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_107_d0,
        q0 => frame_107_q0);

    frame_108_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_108_address0,
        ce0 => frame_108_ce0,
        we0 => frame_108_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_108_d0,
        q0 => frame_108_q0);

    frame_109_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_109_address0,
        ce0 => frame_109_ce0,
        we0 => frame_109_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_109_d0,
        q0 => frame_109_q0);

    frame_110_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_110_address0,
        ce0 => frame_110_ce0,
        we0 => frame_110_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_110_d0,
        q0 => frame_110_q0);

    frame_111_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_111_address0,
        ce0 => frame_111_ce0,
        we0 => frame_111_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_111_d0,
        q0 => frame_111_q0);

    frame_112_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_112_address0,
        ce0 => frame_112_ce0,
        we0 => frame_112_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_112_d0,
        q0 => frame_112_q0);

    frame_113_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_113_address0,
        ce0 => frame_113_ce0,
        we0 => frame_113_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_113_d0,
        q0 => frame_113_q0);

    frame_114_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_114_address0,
        ce0 => frame_114_ce0,
        we0 => frame_114_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_114_d0,
        q0 => frame_114_q0);

    frame_115_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_115_address0,
        ce0 => frame_115_ce0,
        we0 => frame_115_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_115_d0,
        q0 => frame_115_q0);

    frame_116_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_116_address0,
        ce0 => frame_116_ce0,
        we0 => frame_116_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_116_d0,
        q0 => frame_116_q0);

    frame_117_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_117_address0,
        ce0 => frame_117_ce0,
        we0 => frame_117_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_117_d0,
        q0 => frame_117_q0);

    frame_118_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_118_address0,
        ce0 => frame_118_ce0,
        we0 => frame_118_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_118_d0,
        q0 => frame_118_q0);

    frame_119_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_119_address0,
        ce0 => frame_119_ce0,
        we0 => frame_119_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_119_d0,
        q0 => frame_119_q0);

    frame_120_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_120_address0,
        ce0 => frame_120_ce0,
        we0 => frame_120_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_120_d0,
        q0 => frame_120_q0);

    frame_121_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_121_address0,
        ce0 => frame_121_ce0,
        we0 => frame_121_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_121_d0,
        q0 => frame_121_q0);

    frame_122_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_122_address0,
        ce0 => frame_122_ce0,
        we0 => frame_122_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_122_d0,
        q0 => frame_122_q0);

    frame_123_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_123_address0,
        ce0 => frame_123_ce0,
        we0 => frame_123_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_123_d0,
        q0 => frame_123_q0);

    frame_124_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_124_address0,
        ce0 => frame_124_ce0,
        we0 => frame_124_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_124_d0,
        q0 => frame_124_q0);

    frame_125_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_125_address0,
        ce0 => frame_125_ce0,
        we0 => frame_125_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_125_d0,
        q0 => frame_125_q0);

    frame_126_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_126_address0,
        ce0 => frame_126_ce0,
        we0 => frame_126_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_126_d0,
        q0 => frame_126_q0);

    frame_127_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_127_address0,
        ce0 => frame_127_ce0,
        we0 => frame_127_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_127_d0,
        q0 => frame_127_q0);

    frame_128_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_128_address0,
        ce0 => frame_128_ce0,
        we0 => frame_128_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_128_d0,
        q0 => frame_128_q0);

    frame_129_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_129_address0,
        ce0 => frame_129_ce0,
        we0 => frame_129_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_129_d0,
        q0 => frame_129_q0);

    frame_130_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_130_address0,
        ce0 => frame_130_ce0,
        we0 => frame_130_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_130_d0,
        q0 => frame_130_q0);

    frame_131_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_131_address0,
        ce0 => frame_131_ce0,
        we0 => frame_131_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_131_d0,
        q0 => frame_131_q0);

    frame_132_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_132_address0,
        ce0 => frame_132_ce0,
        we0 => frame_132_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_132_d0,
        q0 => frame_132_q0);

    frame_133_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_133_address0,
        ce0 => frame_133_ce0,
        we0 => frame_133_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_133_d0,
        q0 => frame_133_q0);

    frame_134_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_134_address0,
        ce0 => frame_134_ce0,
        we0 => frame_134_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_134_d0,
        q0 => frame_134_q0);

    frame_135_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_135_address0,
        ce0 => frame_135_ce0,
        we0 => frame_135_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_135_d0,
        q0 => frame_135_q0);

    frame_136_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_136_address0,
        ce0 => frame_136_ce0,
        we0 => frame_136_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_136_d0,
        q0 => frame_136_q0);

    frame_137_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_137_address0,
        ce0 => frame_137_ce0,
        we0 => frame_137_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_137_d0,
        q0 => frame_137_q0);

    frame_138_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_138_address0,
        ce0 => frame_138_ce0,
        we0 => frame_138_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_138_d0,
        q0 => frame_138_q0);

    frame_139_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_139_address0,
        ce0 => frame_139_ce0,
        we0 => frame_139_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_139_d0,
        q0 => frame_139_q0);

    frame_140_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_140_address0,
        ce0 => frame_140_ce0,
        we0 => frame_140_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_140_d0,
        q0 => frame_140_q0);

    frame_141_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_141_address0,
        ce0 => frame_141_ce0,
        we0 => frame_141_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_141_d0,
        q0 => frame_141_q0);

    frame_142_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_142_address0,
        ce0 => frame_142_ce0,
        we0 => frame_142_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_142_d0,
        q0 => frame_142_q0);

    frame_143_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_143_address0,
        ce0 => frame_143_ce0,
        we0 => frame_143_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_143_d0,
        q0 => frame_143_q0);

    frame_144_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_144_address0,
        ce0 => frame_144_ce0,
        we0 => frame_144_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_144_d0,
        q0 => frame_144_q0);

    frame_145_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_145_address0,
        ce0 => frame_145_ce0,
        we0 => frame_145_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_145_d0,
        q0 => frame_145_q0);

    frame_146_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_146_address0,
        ce0 => frame_146_ce0,
        we0 => frame_146_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_146_d0,
        q0 => frame_146_q0);

    frame_147_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_147_address0,
        ce0 => frame_147_ce0,
        we0 => frame_147_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_147_d0,
        q0 => frame_147_q0);

    frame_148_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_148_address0,
        ce0 => frame_148_ce0,
        we0 => frame_148_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_148_d0,
        q0 => frame_148_q0);

    frame_149_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_149_address0,
        ce0 => frame_149_ce0,
        we0 => frame_149_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_149_d0,
        q0 => frame_149_q0);

    frame_150_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_150_address0,
        ce0 => frame_150_ce0,
        we0 => frame_150_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_150_d0,
        q0 => frame_150_q0);

    frame_151_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_151_address0,
        ce0 => frame_151_ce0,
        we0 => frame_151_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_151_d0,
        q0 => frame_151_q0);

    frame_152_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_152_address0,
        ce0 => frame_152_ce0,
        we0 => frame_152_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_152_d0,
        q0 => frame_152_q0);

    frame_153_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_153_address0,
        ce0 => frame_153_ce0,
        we0 => frame_153_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_153_d0,
        q0 => frame_153_q0);

    frame_154_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_154_address0,
        ce0 => frame_154_ce0,
        we0 => frame_154_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_154_d0,
        q0 => frame_154_q0);

    frame_155_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_155_address0,
        ce0 => frame_155_ce0,
        we0 => frame_155_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_155_d0,
        q0 => frame_155_q0);

    frame_156_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_156_address0,
        ce0 => frame_156_ce0,
        we0 => frame_156_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_156_d0,
        q0 => frame_156_q0);

    frame_157_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_157_address0,
        ce0 => frame_157_ce0,
        we0 => frame_157_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_157_d0,
        q0 => frame_157_q0);

    frame_158_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_158_address0,
        ce0 => frame_158_ce0,
        we0 => frame_158_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_158_d0,
        q0 => frame_158_q0);

    frame_159_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_159_address0,
        ce0 => frame_159_ce0,
        we0 => frame_159_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_159_d0,
        q0 => frame_159_q0);

    frame_160_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_160_address0,
        ce0 => frame_160_ce0,
        we0 => frame_160_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_160_d0,
        q0 => frame_160_q0);

    frame_161_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_161_address0,
        ce0 => frame_161_ce0,
        we0 => frame_161_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_161_d0,
        q0 => frame_161_q0);

    frame_162_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_162_address0,
        ce0 => frame_162_ce0,
        we0 => frame_162_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_162_d0,
        q0 => frame_162_q0);

    frame_163_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_163_address0,
        ce0 => frame_163_ce0,
        we0 => frame_163_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_163_d0,
        q0 => frame_163_q0);

    frame_164_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_164_address0,
        ce0 => frame_164_ce0,
        we0 => frame_164_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_164_d0,
        q0 => frame_164_q0);

    frame_165_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_165_address0,
        ce0 => frame_165_ce0,
        we0 => frame_165_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_165_d0,
        q0 => frame_165_q0);

    frame_166_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_166_address0,
        ce0 => frame_166_ce0,
        we0 => frame_166_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_166_d0,
        q0 => frame_166_q0);

    frame_167_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_167_address0,
        ce0 => frame_167_ce0,
        we0 => frame_167_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_167_d0,
        q0 => frame_167_q0);

    frame_168_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_168_address0,
        ce0 => frame_168_ce0,
        we0 => frame_168_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_168_d0,
        q0 => frame_168_q0);

    frame_169_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_169_address0,
        ce0 => frame_169_ce0,
        we0 => frame_169_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_169_d0,
        q0 => frame_169_q0);

    frame_170_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_170_address0,
        ce0 => frame_170_ce0,
        we0 => frame_170_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_170_d0,
        q0 => frame_170_q0);

    frame_171_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_171_address0,
        ce0 => frame_171_ce0,
        we0 => frame_171_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_171_d0,
        q0 => frame_171_q0);

    frame_172_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_172_address0,
        ce0 => frame_172_ce0,
        we0 => frame_172_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_172_d0,
        q0 => frame_172_q0);

    frame_173_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_173_address0,
        ce0 => frame_173_ce0,
        we0 => frame_173_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_173_d0,
        q0 => frame_173_q0);

    frame_174_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_174_address0,
        ce0 => frame_174_ce0,
        we0 => frame_174_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_174_d0,
        q0 => frame_174_q0);

    frame_175_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_175_address0,
        ce0 => frame_175_ce0,
        we0 => frame_175_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_175_d0,
        q0 => frame_175_q0);

    frame_176_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_176_address0,
        ce0 => frame_176_ce0,
        we0 => frame_176_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_176_d0,
        q0 => frame_176_q0);

    frame_177_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_177_address0,
        ce0 => frame_177_ce0,
        we0 => frame_177_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_177_d0,
        q0 => frame_177_q0);

    frame_178_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_178_address0,
        ce0 => frame_178_ce0,
        we0 => frame_178_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_178_d0,
        q0 => frame_178_q0);

    frame_179_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_179_address0,
        ce0 => frame_179_ce0,
        we0 => frame_179_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_179_d0,
        q0 => frame_179_q0);

    frame_180_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_180_address0,
        ce0 => frame_180_ce0,
        we0 => frame_180_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_180_d0,
        q0 => frame_180_q0);

    frame_181_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_181_address0,
        ce0 => frame_181_ce0,
        we0 => frame_181_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_181_d0,
        q0 => frame_181_q0);

    frame_182_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_182_address0,
        ce0 => frame_182_ce0,
        we0 => frame_182_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_182_d0,
        q0 => frame_182_q0);

    frame_183_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_183_address0,
        ce0 => frame_183_ce0,
        we0 => frame_183_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_183_d0,
        q0 => frame_183_q0);

    frame_184_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_184_address0,
        ce0 => frame_184_ce0,
        we0 => frame_184_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_184_d0,
        q0 => frame_184_q0);

    frame_185_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_185_address0,
        ce0 => frame_185_ce0,
        we0 => frame_185_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_185_d0,
        q0 => frame_185_q0);

    frame_186_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_186_address0,
        ce0 => frame_186_ce0,
        we0 => frame_186_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_186_d0,
        q0 => frame_186_q0);

    frame_187_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_187_address0,
        ce0 => frame_187_ce0,
        we0 => frame_187_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_187_d0,
        q0 => frame_187_q0);

    frame_188_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_188_address0,
        ce0 => frame_188_ce0,
        we0 => frame_188_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_188_d0,
        q0 => frame_188_q0);

    frame_189_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_189_address0,
        ce0 => frame_189_ce0,
        we0 => frame_189_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_189_d0,
        q0 => frame_189_q0);

    frame_190_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_190_address0,
        ce0 => frame_190_ce0,
        we0 => frame_190_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_190_d0,
        q0 => frame_190_q0);

    frame_191_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_191_address0,
        ce0 => frame_191_ce0,
        we0 => frame_191_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_191_d0,
        q0 => frame_191_q0);

    frame_192_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_192_address0,
        ce0 => frame_192_ce0,
        we0 => frame_192_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_192_d0,
        q0 => frame_192_q0);

    frame_193_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_193_address0,
        ce0 => frame_193_ce0,
        we0 => frame_193_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_193_d0,
        q0 => frame_193_q0);

    frame_194_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_194_address0,
        ce0 => frame_194_ce0,
        we0 => frame_194_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_194_d0,
        q0 => frame_194_q0);

    frame_195_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_195_address0,
        ce0 => frame_195_ce0,
        we0 => frame_195_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_195_d0,
        q0 => frame_195_q0);

    frame_196_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_196_address0,
        ce0 => frame_196_ce0,
        we0 => frame_196_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_196_d0,
        q0 => frame_196_q0);

    frame_197_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_197_address0,
        ce0 => frame_197_ce0,
        we0 => frame_197_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_197_d0,
        q0 => frame_197_q0);

    frame_198_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_198_address0,
        ce0 => frame_198_ce0,
        we0 => frame_198_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_198_d0,
        q0 => frame_198_q0);

    frame_199_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_199_address0,
        ce0 => frame_199_ce0,
        we0 => frame_199_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_199_d0,
        q0 => frame_199_q0);

    frame_200_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_200_address0,
        ce0 => frame_200_ce0,
        we0 => frame_200_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_200_d0,
        q0 => frame_200_q0);

    frame_201_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_201_address0,
        ce0 => frame_201_ce0,
        we0 => frame_201_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_201_d0,
        q0 => frame_201_q0);

    frame_202_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_202_address0,
        ce0 => frame_202_ce0,
        we0 => frame_202_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_202_d0,
        q0 => frame_202_q0);

    frame_203_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_203_address0,
        ce0 => frame_203_ce0,
        we0 => frame_203_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_203_d0,
        q0 => frame_203_q0);

    frame_204_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_204_address0,
        ce0 => frame_204_ce0,
        we0 => frame_204_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_204_d0,
        q0 => frame_204_q0);

    frame_205_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_205_address0,
        ce0 => frame_205_ce0,
        we0 => frame_205_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_205_d0,
        q0 => frame_205_q0);

    frame_206_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_206_address0,
        ce0 => frame_206_ce0,
        we0 => frame_206_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_206_d0,
        q0 => frame_206_q0);

    frame_207_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_207_address0,
        ce0 => frame_207_ce0,
        we0 => frame_207_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_207_d0,
        q0 => frame_207_q0);

    frame_208_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_208_address0,
        ce0 => frame_208_ce0,
        we0 => frame_208_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_208_d0,
        q0 => frame_208_q0);

    frame_209_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_209_address0,
        ce0 => frame_209_ce0,
        we0 => frame_209_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_209_d0,
        q0 => frame_209_q0);

    frame_210_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_210_address0,
        ce0 => frame_210_ce0,
        we0 => frame_210_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_210_d0,
        q0 => frame_210_q0);

    frame_211_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_211_address0,
        ce0 => frame_211_ce0,
        we0 => frame_211_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_211_d0,
        q0 => frame_211_q0);

    frame_212_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_212_address0,
        ce0 => frame_212_ce0,
        we0 => frame_212_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_212_d0,
        q0 => frame_212_q0);

    frame_213_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_213_address0,
        ce0 => frame_213_ce0,
        we0 => frame_213_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_213_d0,
        q0 => frame_213_q0);

    frame_214_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_214_address0,
        ce0 => frame_214_ce0,
        we0 => frame_214_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_214_d0,
        q0 => frame_214_q0);

    frame_215_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_215_address0,
        ce0 => frame_215_ce0,
        we0 => frame_215_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_215_d0,
        q0 => frame_215_q0);

    frame_216_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_216_address0,
        ce0 => frame_216_ce0,
        we0 => frame_216_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_216_d0,
        q0 => frame_216_q0);

    frame_217_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_217_address0,
        ce0 => frame_217_ce0,
        we0 => frame_217_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_217_d0,
        q0 => frame_217_q0);

    frame_218_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_218_address0,
        ce0 => frame_218_ce0,
        we0 => frame_218_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_218_d0,
        q0 => frame_218_q0);

    frame_219_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_219_address0,
        ce0 => frame_219_ce0,
        we0 => frame_219_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_219_d0,
        q0 => frame_219_q0);

    frame_220_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_220_address0,
        ce0 => frame_220_ce0,
        we0 => frame_220_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_220_d0,
        q0 => frame_220_q0);

    frame_221_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_221_address0,
        ce0 => frame_221_ce0,
        we0 => frame_221_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_221_d0,
        q0 => frame_221_q0);

    frame_222_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_222_address0,
        ce0 => frame_222_ce0,
        we0 => frame_222_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_222_d0,
        q0 => frame_222_q0);

    frame_223_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_223_address0,
        ce0 => frame_223_ce0,
        we0 => frame_223_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_223_d0,
        q0 => frame_223_q0);

    frame_224_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_224_address0,
        ce0 => frame_224_ce0,
        we0 => frame_224_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_224_d0,
        q0 => frame_224_q0);

    frame_225_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_225_address0,
        ce0 => frame_225_ce0,
        we0 => frame_225_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_225_d0,
        q0 => frame_225_q0);

    frame_226_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_226_address0,
        ce0 => frame_226_ce0,
        we0 => frame_226_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_226_d0,
        q0 => frame_226_q0);

    frame_227_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_227_address0,
        ce0 => frame_227_ce0,
        we0 => frame_227_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_227_d0,
        q0 => frame_227_q0);

    frame_228_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_228_address0,
        ce0 => frame_228_ce0,
        we0 => frame_228_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_228_d0,
        q0 => frame_228_q0);

    frame_229_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_229_address0,
        ce0 => frame_229_ce0,
        we0 => frame_229_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_229_d0,
        q0 => frame_229_q0);

    frame_230_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_230_address0,
        ce0 => frame_230_ce0,
        we0 => frame_230_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_230_d0,
        q0 => frame_230_q0);

    frame_231_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_231_address0,
        ce0 => frame_231_ce0,
        we0 => frame_231_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_231_d0,
        q0 => frame_231_q0);

    frame_232_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_232_address0,
        ce0 => frame_232_ce0,
        we0 => frame_232_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_232_d0,
        q0 => frame_232_q0);

    frame_233_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_233_address0,
        ce0 => frame_233_ce0,
        we0 => frame_233_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_233_d0,
        q0 => frame_233_q0);

    frame_234_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_234_address0,
        ce0 => frame_234_ce0,
        we0 => frame_234_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_234_d0,
        q0 => frame_234_q0);

    frame_235_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_235_address0,
        ce0 => frame_235_ce0,
        we0 => frame_235_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_235_d0,
        q0 => frame_235_q0);

    frame_236_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_236_address0,
        ce0 => frame_236_ce0,
        we0 => frame_236_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_236_d0,
        q0 => frame_236_q0);

    frame_237_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_237_address0,
        ce0 => frame_237_ce0,
        we0 => frame_237_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_237_d0,
        q0 => frame_237_q0);

    frame_238_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_238_address0,
        ce0 => frame_238_ce0,
        we0 => frame_238_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_238_d0,
        q0 => frame_238_q0);

    frame_239_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_239_address0,
        ce0 => frame_239_ce0,
        we0 => frame_239_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_239_d0,
        q0 => frame_239_q0);

    frame_240_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_240_address0,
        ce0 => frame_240_ce0,
        we0 => frame_240_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_240_d0,
        q0 => frame_240_q0);

    frame_241_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_241_address0,
        ce0 => frame_241_ce0,
        we0 => frame_241_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_241_d0,
        q0 => frame_241_q0);

    frame_242_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_242_address0,
        ce0 => frame_242_ce0,
        we0 => frame_242_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_242_d0,
        q0 => frame_242_q0);

    frame_243_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_243_address0,
        ce0 => frame_243_ce0,
        we0 => frame_243_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_243_d0,
        q0 => frame_243_q0);

    frame_244_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_244_address0,
        ce0 => frame_244_ce0,
        we0 => frame_244_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_244_d0,
        q0 => frame_244_q0);

    frame_245_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_245_address0,
        ce0 => frame_245_ce0,
        we0 => frame_245_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_245_d0,
        q0 => frame_245_q0);

    frame_246_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_246_address0,
        ce0 => frame_246_ce0,
        we0 => frame_246_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_246_d0,
        q0 => frame_246_q0);

    frame_247_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_247_address0,
        ce0 => frame_247_ce0,
        we0 => frame_247_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_247_d0,
        q0 => frame_247_q0);

    frame_248_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_248_address0,
        ce0 => frame_248_ce0,
        we0 => frame_248_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_248_d0,
        q0 => frame_248_q0);

    frame_249_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_249_address0,
        ce0 => frame_249_ce0,
        we0 => frame_249_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_249_d0,
        q0 => frame_249_q0);

    frame_250_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_250_address0,
        ce0 => frame_250_ce0,
        we0 => frame_250_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_250_d0,
        q0 => frame_250_q0);

    frame_251_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_251_address0,
        ce0 => frame_251_ce0,
        we0 => frame_251_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_251_d0,
        q0 => frame_251_q0);

    frame_252_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_252_address0,
        ce0 => frame_252_ce0,
        we0 => frame_252_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_252_d0,
        q0 => frame_252_q0);

    frame_253_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_253_address0,
        ce0 => frame_253_ce0,
        we0 => frame_253_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_253_d0,
        q0 => frame_253_q0);

    frame_254_U : component sobel_hls_frame_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 29,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_254_address0,
        ce0 => frame_254_ce0,
        we0 => frame_254_we0,
        d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_254_d0,
        q0 => frame_254_q0);

    output_U : component sobel_hls_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_address0,
        ce0 => output_ce0,
        we0 => output_we0,
        d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_r_d0,
        q0 => output_q0);

    output_1_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_1_address0,
        ce0 => output_1_ce0,
        we0 => output_1_we0,
        d0 => output_1_d0,
        q0 => output_1_q0);

    output_2_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_2_address0,
        ce0 => output_2_ce0,
        we0 => output_2_we0,
        d0 => output_2_d0,
        q0 => output_2_q0);

    output_3_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_3_address0,
        ce0 => output_3_ce0,
        we0 => output_3_we0,
        d0 => output_3_d0,
        q0 => output_3_q0);

    output_4_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_4_address0,
        ce0 => output_4_ce0,
        we0 => output_4_we0,
        d0 => output_4_d0,
        q0 => output_4_q0);

    output_5_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_5_address0,
        ce0 => output_5_ce0,
        we0 => output_5_we0,
        d0 => output_5_d0,
        q0 => output_5_q0);

    output_6_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_6_address0,
        ce0 => output_6_ce0,
        we0 => output_6_we0,
        d0 => output_6_d0,
        q0 => output_6_q0);

    output_7_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_7_address0,
        ce0 => output_7_ce0,
        we0 => output_7_we0,
        d0 => output_7_d0,
        q0 => output_7_q0);

    output_8_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_8_address0,
        ce0 => output_8_ce0,
        we0 => output_8_we0,
        d0 => output_8_d0,
        q0 => output_8_q0);

    output_9_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_9_address0,
        ce0 => output_9_ce0,
        we0 => output_9_we0,
        d0 => output_9_d0,
        q0 => output_9_q0);

    output_10_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_10_address0,
        ce0 => output_10_ce0,
        we0 => output_10_we0,
        d0 => output_10_d0,
        q0 => output_10_q0);

    output_11_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_11_address0,
        ce0 => output_11_ce0,
        we0 => output_11_we0,
        d0 => output_11_d0,
        q0 => output_11_q0);

    output_12_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_12_address0,
        ce0 => output_12_ce0,
        we0 => output_12_we0,
        d0 => output_12_d0,
        q0 => output_12_q0);

    output_13_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_13_address0,
        ce0 => output_13_ce0,
        we0 => output_13_we0,
        d0 => output_13_d0,
        q0 => output_13_q0);

    output_14_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_14_address0,
        ce0 => output_14_ce0,
        we0 => output_14_we0,
        d0 => output_14_d0,
        q0 => output_14_q0);

    output_15_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_15_address0,
        ce0 => output_15_ce0,
        we0 => output_15_we0,
        d0 => output_15_d0,
        q0 => output_15_q0);

    output_16_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_16_address0,
        ce0 => output_16_ce0,
        we0 => output_16_we0,
        d0 => output_16_d0,
        q0 => output_16_q0);

    output_17_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_17_address0,
        ce0 => output_17_ce0,
        we0 => output_17_we0,
        d0 => output_17_d0,
        q0 => output_17_q0);

    output_18_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_18_address0,
        ce0 => output_18_ce0,
        we0 => output_18_we0,
        d0 => output_18_d0,
        q0 => output_18_q0);

    output_19_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_19_address0,
        ce0 => output_19_ce0,
        we0 => output_19_we0,
        d0 => output_19_d0,
        q0 => output_19_q0);

    output_20_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_20_address0,
        ce0 => output_20_ce0,
        we0 => output_20_we0,
        d0 => output_20_d0,
        q0 => output_20_q0);

    output_21_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_21_address0,
        ce0 => output_21_ce0,
        we0 => output_21_we0,
        d0 => output_21_d0,
        q0 => output_21_q0);

    output_22_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_22_address0,
        ce0 => output_22_ce0,
        we0 => output_22_we0,
        d0 => output_22_d0,
        q0 => output_22_q0);

    output_23_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_23_address0,
        ce0 => output_23_ce0,
        we0 => output_23_we0,
        d0 => output_23_d0,
        q0 => output_23_q0);

    output_24_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_24_address0,
        ce0 => output_24_ce0,
        we0 => output_24_we0,
        d0 => output_24_d0,
        q0 => output_24_q0);

    output_25_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_25_address0,
        ce0 => output_25_ce0,
        we0 => output_25_we0,
        d0 => output_25_d0,
        q0 => output_25_q0);

    output_26_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_26_address0,
        ce0 => output_26_ce0,
        we0 => output_26_we0,
        d0 => output_26_d0,
        q0 => output_26_q0);

    output_27_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_27_address0,
        ce0 => output_27_ce0,
        we0 => output_27_we0,
        d0 => output_27_d0,
        q0 => output_27_q0);

    output_28_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_28_address0,
        ce0 => output_28_ce0,
        we0 => output_28_we0,
        d0 => output_28_d0,
        q0 => output_28_q0);

    output_29_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_29_address0,
        ce0 => output_29_ce0,
        we0 => output_29_we0,
        d0 => output_29_d0,
        q0 => output_29_q0);

    output_30_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_30_address0,
        ce0 => output_30_ce0,
        we0 => output_30_we0,
        d0 => output_30_d0,
        q0 => output_30_q0);

    output_31_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_31_address0,
        ce0 => output_31_ce0,
        we0 => output_31_we0,
        d0 => output_31_d0,
        q0 => output_31_q0);

    output_32_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_32_address0,
        ce0 => output_32_ce0,
        we0 => output_32_we0,
        d0 => output_32_d0,
        q0 => output_32_q0);

    output_33_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_33_address0,
        ce0 => output_33_ce0,
        we0 => output_33_we0,
        d0 => output_33_d0,
        q0 => output_33_q0);

    output_34_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_34_address0,
        ce0 => output_34_ce0,
        we0 => output_34_we0,
        d0 => output_34_d0,
        q0 => output_34_q0);

    output_35_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_35_address0,
        ce0 => output_35_ce0,
        we0 => output_35_we0,
        d0 => output_35_d0,
        q0 => output_35_q0);

    output_36_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_36_address0,
        ce0 => output_36_ce0,
        we0 => output_36_we0,
        d0 => output_36_d0,
        q0 => output_36_q0);

    output_37_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_37_address0,
        ce0 => output_37_ce0,
        we0 => output_37_we0,
        d0 => output_37_d0,
        q0 => output_37_q0);

    output_38_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_38_address0,
        ce0 => output_38_ce0,
        we0 => output_38_we0,
        d0 => output_38_d0,
        q0 => output_38_q0);

    output_39_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_39_address0,
        ce0 => output_39_ce0,
        we0 => output_39_we0,
        d0 => output_39_d0,
        q0 => output_39_q0);

    output_40_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_40_address0,
        ce0 => output_40_ce0,
        we0 => output_40_we0,
        d0 => output_40_d0,
        q0 => output_40_q0);

    output_41_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_41_address0,
        ce0 => output_41_ce0,
        we0 => output_41_we0,
        d0 => output_41_d0,
        q0 => output_41_q0);

    output_42_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_42_address0,
        ce0 => output_42_ce0,
        we0 => output_42_we0,
        d0 => output_42_d0,
        q0 => output_42_q0);

    output_43_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_43_address0,
        ce0 => output_43_ce0,
        we0 => output_43_we0,
        d0 => output_43_d0,
        q0 => output_43_q0);

    output_44_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_44_address0,
        ce0 => output_44_ce0,
        we0 => output_44_we0,
        d0 => output_44_d0,
        q0 => output_44_q0);

    output_45_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_45_address0,
        ce0 => output_45_ce0,
        we0 => output_45_we0,
        d0 => output_45_d0,
        q0 => output_45_q0);

    output_46_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_46_address0,
        ce0 => output_46_ce0,
        we0 => output_46_we0,
        d0 => output_46_d0,
        q0 => output_46_q0);

    output_47_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_47_address0,
        ce0 => output_47_ce0,
        we0 => output_47_we0,
        d0 => output_47_d0,
        q0 => output_47_q0);

    output_48_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_48_address0,
        ce0 => output_48_ce0,
        we0 => output_48_we0,
        d0 => output_48_d0,
        q0 => output_48_q0);

    output_49_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_49_address0,
        ce0 => output_49_ce0,
        we0 => output_49_we0,
        d0 => output_49_d0,
        q0 => output_49_q0);

    output_50_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_50_address0,
        ce0 => output_50_ce0,
        we0 => output_50_we0,
        d0 => output_50_d0,
        q0 => output_50_q0);

    output_51_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_51_address0,
        ce0 => output_51_ce0,
        we0 => output_51_we0,
        d0 => output_51_d0,
        q0 => output_51_q0);

    output_52_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_52_address0,
        ce0 => output_52_ce0,
        we0 => output_52_we0,
        d0 => output_52_d0,
        q0 => output_52_q0);

    output_53_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_53_address0,
        ce0 => output_53_ce0,
        we0 => output_53_we0,
        d0 => output_53_d0,
        q0 => output_53_q0);

    output_54_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_54_address0,
        ce0 => output_54_ce0,
        we0 => output_54_we0,
        d0 => output_54_d0,
        q0 => output_54_q0);

    output_55_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_55_address0,
        ce0 => output_55_ce0,
        we0 => output_55_we0,
        d0 => output_55_d0,
        q0 => output_55_q0);

    output_56_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_56_address0,
        ce0 => output_56_ce0,
        we0 => output_56_we0,
        d0 => output_56_d0,
        q0 => output_56_q0);

    output_57_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_57_address0,
        ce0 => output_57_ce0,
        we0 => output_57_we0,
        d0 => output_57_d0,
        q0 => output_57_q0);

    output_58_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_58_address0,
        ce0 => output_58_ce0,
        we0 => output_58_we0,
        d0 => output_58_d0,
        q0 => output_58_q0);

    output_59_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_59_address0,
        ce0 => output_59_ce0,
        we0 => output_59_we0,
        d0 => output_59_d0,
        q0 => output_59_q0);

    output_60_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_60_address0,
        ce0 => output_60_ce0,
        we0 => output_60_we0,
        d0 => output_60_d0,
        q0 => output_60_q0);

    output_61_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_61_address0,
        ce0 => output_61_ce0,
        we0 => output_61_we0,
        d0 => output_61_d0,
        q0 => output_61_q0);

    output_62_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_62_address0,
        ce0 => output_62_ce0,
        we0 => output_62_we0,
        d0 => output_62_d0,
        q0 => output_62_q0);

    output_63_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_63_address0,
        ce0 => output_63_ce0,
        we0 => output_63_we0,
        d0 => output_63_d0,
        q0 => output_63_q0);

    output_64_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_64_address0,
        ce0 => output_64_ce0,
        we0 => output_64_we0,
        d0 => output_64_d0,
        q0 => output_64_q0);

    output_65_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_65_address0,
        ce0 => output_65_ce0,
        we0 => output_65_we0,
        d0 => output_65_d0,
        q0 => output_65_q0);

    output_66_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_66_address0,
        ce0 => output_66_ce0,
        we0 => output_66_we0,
        d0 => output_66_d0,
        q0 => output_66_q0);

    output_67_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_67_address0,
        ce0 => output_67_ce0,
        we0 => output_67_we0,
        d0 => output_67_d0,
        q0 => output_67_q0);

    output_68_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_68_address0,
        ce0 => output_68_ce0,
        we0 => output_68_we0,
        d0 => output_68_d0,
        q0 => output_68_q0);

    output_69_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_69_address0,
        ce0 => output_69_ce0,
        we0 => output_69_we0,
        d0 => output_69_d0,
        q0 => output_69_q0);

    output_70_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_70_address0,
        ce0 => output_70_ce0,
        we0 => output_70_we0,
        d0 => output_70_d0,
        q0 => output_70_q0);

    output_71_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_71_address0,
        ce0 => output_71_ce0,
        we0 => output_71_we0,
        d0 => output_71_d0,
        q0 => output_71_q0);

    output_72_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_72_address0,
        ce0 => output_72_ce0,
        we0 => output_72_we0,
        d0 => output_72_d0,
        q0 => output_72_q0);

    output_73_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_73_address0,
        ce0 => output_73_ce0,
        we0 => output_73_we0,
        d0 => output_73_d0,
        q0 => output_73_q0);

    output_74_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_74_address0,
        ce0 => output_74_ce0,
        we0 => output_74_we0,
        d0 => output_74_d0,
        q0 => output_74_q0);

    output_75_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_75_address0,
        ce0 => output_75_ce0,
        we0 => output_75_we0,
        d0 => output_75_d0,
        q0 => output_75_q0);

    output_76_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_76_address0,
        ce0 => output_76_ce0,
        we0 => output_76_we0,
        d0 => output_76_d0,
        q0 => output_76_q0);

    output_77_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_77_address0,
        ce0 => output_77_ce0,
        we0 => output_77_we0,
        d0 => output_77_d0,
        q0 => output_77_q0);

    output_78_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_78_address0,
        ce0 => output_78_ce0,
        we0 => output_78_we0,
        d0 => output_78_d0,
        q0 => output_78_q0);

    output_79_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_79_address0,
        ce0 => output_79_ce0,
        we0 => output_79_we0,
        d0 => output_79_d0,
        q0 => output_79_q0);

    output_80_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_80_address0,
        ce0 => output_80_ce0,
        we0 => output_80_we0,
        d0 => output_80_d0,
        q0 => output_80_q0);

    output_81_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_81_address0,
        ce0 => output_81_ce0,
        we0 => output_81_we0,
        d0 => output_81_d0,
        q0 => output_81_q0);

    output_82_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_82_address0,
        ce0 => output_82_ce0,
        we0 => output_82_we0,
        d0 => output_82_d0,
        q0 => output_82_q0);

    output_83_U : component sobel_hls_output_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_83_address0,
        ce0 => output_83_ce0,
        we0 => output_83_we0,
        d0 => output_83_d0,
        q0 => output_83_q0);

    output_84_U : component sobel_hls_output_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 85,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => output_84_address0,
        ce0 => output_84_ce0,
        we0 => output_84_we0,
        d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_84_d0,
        q0 => output_84_q0);

    grp_sobel_hls_Pipeline_1_fu_1418 : component sobel_hls_sobel_hls_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_sobel_hls_Pipeline_1_fu_1418_ap_start,
        ap_done => grp_sobel_hls_Pipeline_1_fu_1418_ap_done,
        ap_idle => grp_sobel_hls_Pipeline_1_fu_1418_ap_idle,
        ap_ready => grp_sobel_hls_Pipeline_1_fu_1418_ap_ready,
        output_84_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_84_address0,
        output_84_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_84_ce0,
        output_84_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_84_we0,
        output_84_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_84_d0,
        output_83_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_83_address0,
        output_83_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_83_ce0,
        output_83_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_83_we0,
        output_83_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_83_d0,
        output_82_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_82_address0,
        output_82_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_82_ce0,
        output_82_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_82_we0,
        output_82_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_82_d0,
        output_81_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_81_address0,
        output_81_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_81_ce0,
        output_81_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_81_we0,
        output_81_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_81_d0,
        output_80_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_80_address0,
        output_80_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_80_ce0,
        output_80_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_80_we0,
        output_80_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_80_d0,
        output_79_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_79_address0,
        output_79_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_79_ce0,
        output_79_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_79_we0,
        output_79_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_79_d0,
        output_78_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_78_address0,
        output_78_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_78_ce0,
        output_78_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_78_we0,
        output_78_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_78_d0,
        output_77_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_77_address0,
        output_77_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_77_ce0,
        output_77_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_77_we0,
        output_77_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_77_d0,
        output_76_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_76_address0,
        output_76_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_76_ce0,
        output_76_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_76_we0,
        output_76_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_76_d0,
        output_75_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_75_address0,
        output_75_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_75_ce0,
        output_75_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_75_we0,
        output_75_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_75_d0,
        output_74_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_74_address0,
        output_74_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_74_ce0,
        output_74_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_74_we0,
        output_74_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_74_d0,
        output_73_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_73_address0,
        output_73_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_73_ce0,
        output_73_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_73_we0,
        output_73_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_73_d0,
        output_72_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_72_address0,
        output_72_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_72_ce0,
        output_72_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_72_we0,
        output_72_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_72_d0,
        output_71_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_71_address0,
        output_71_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_71_ce0,
        output_71_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_71_we0,
        output_71_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_71_d0,
        output_70_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_70_address0,
        output_70_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_70_ce0,
        output_70_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_70_we0,
        output_70_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_70_d0,
        output_69_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_69_address0,
        output_69_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_69_ce0,
        output_69_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_69_we0,
        output_69_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_69_d0,
        output_68_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_68_address0,
        output_68_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_68_ce0,
        output_68_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_68_we0,
        output_68_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_68_d0,
        output_67_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_67_address0,
        output_67_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_67_ce0,
        output_67_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_67_we0,
        output_67_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_67_d0,
        output_66_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_66_address0,
        output_66_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_66_ce0,
        output_66_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_66_we0,
        output_66_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_66_d0,
        output_65_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_65_address0,
        output_65_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_65_ce0,
        output_65_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_65_we0,
        output_65_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_65_d0,
        output_64_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_64_address0,
        output_64_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_64_ce0,
        output_64_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_64_we0,
        output_64_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_64_d0,
        output_63_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_63_address0,
        output_63_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_63_ce0,
        output_63_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_63_we0,
        output_63_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_63_d0,
        output_62_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_62_address0,
        output_62_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_62_ce0,
        output_62_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_62_we0,
        output_62_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_62_d0,
        output_61_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_61_address0,
        output_61_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_61_ce0,
        output_61_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_61_we0,
        output_61_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_61_d0,
        output_60_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_60_address0,
        output_60_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_60_ce0,
        output_60_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_60_we0,
        output_60_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_60_d0,
        output_59_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_59_address0,
        output_59_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_59_ce0,
        output_59_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_59_we0,
        output_59_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_59_d0,
        output_58_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_58_address0,
        output_58_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_58_ce0,
        output_58_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_58_we0,
        output_58_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_58_d0,
        output_57_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_57_address0,
        output_57_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_57_ce0,
        output_57_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_57_we0,
        output_57_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_57_d0,
        output_56_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_56_address0,
        output_56_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_56_ce0,
        output_56_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_56_we0,
        output_56_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_56_d0,
        output_55_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_55_address0,
        output_55_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_55_ce0,
        output_55_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_55_we0,
        output_55_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_55_d0,
        output_54_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_54_address0,
        output_54_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_54_ce0,
        output_54_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_54_we0,
        output_54_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_54_d0,
        output_53_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_53_address0,
        output_53_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_53_ce0,
        output_53_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_53_we0,
        output_53_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_53_d0,
        output_52_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_52_address0,
        output_52_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_52_ce0,
        output_52_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_52_we0,
        output_52_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_52_d0,
        output_51_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_51_address0,
        output_51_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_51_ce0,
        output_51_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_51_we0,
        output_51_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_51_d0,
        output_50_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_50_address0,
        output_50_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_50_ce0,
        output_50_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_50_we0,
        output_50_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_50_d0,
        output_49_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_49_address0,
        output_49_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_49_ce0,
        output_49_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_49_we0,
        output_49_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_49_d0,
        output_48_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_48_address0,
        output_48_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_48_ce0,
        output_48_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_48_we0,
        output_48_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_48_d0,
        output_47_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_47_address0,
        output_47_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_47_ce0,
        output_47_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_47_we0,
        output_47_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_47_d0,
        output_46_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_46_address0,
        output_46_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_46_ce0,
        output_46_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_46_we0,
        output_46_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_46_d0,
        output_45_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_45_address0,
        output_45_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_45_ce0,
        output_45_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_45_we0,
        output_45_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_45_d0,
        output_44_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_44_address0,
        output_44_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_44_ce0,
        output_44_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_44_we0,
        output_44_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_44_d0,
        output_43_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_43_address0,
        output_43_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_43_ce0,
        output_43_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_43_we0,
        output_43_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_43_d0,
        output_42_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_42_address0,
        output_42_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_42_ce0,
        output_42_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_42_we0,
        output_42_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_42_d0,
        output_41_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_41_address0,
        output_41_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_41_ce0,
        output_41_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_41_we0,
        output_41_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_41_d0,
        output_40_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_40_address0,
        output_40_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_40_ce0,
        output_40_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_40_we0,
        output_40_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_40_d0,
        output_39_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_39_address0,
        output_39_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_39_ce0,
        output_39_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_39_we0,
        output_39_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_39_d0,
        output_38_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_38_address0,
        output_38_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_38_ce0,
        output_38_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_38_we0,
        output_38_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_38_d0,
        output_37_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_37_address0,
        output_37_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_37_ce0,
        output_37_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_37_we0,
        output_37_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_37_d0,
        output_36_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_36_address0,
        output_36_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_36_ce0,
        output_36_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_36_we0,
        output_36_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_36_d0,
        output_35_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_35_address0,
        output_35_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_35_ce0,
        output_35_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_35_we0,
        output_35_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_35_d0,
        output_34_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_34_address0,
        output_34_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_34_ce0,
        output_34_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_34_we0,
        output_34_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_34_d0,
        output_33_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_33_address0,
        output_33_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_33_ce0,
        output_33_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_33_we0,
        output_33_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_33_d0,
        output_32_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_32_address0,
        output_32_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_32_ce0,
        output_32_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_32_we0,
        output_32_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_32_d0,
        output_31_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_31_address0,
        output_31_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_31_ce0,
        output_31_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_31_we0,
        output_31_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_31_d0,
        output_30_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_30_address0,
        output_30_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_30_ce0,
        output_30_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_30_we0,
        output_30_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_30_d0,
        output_29_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_29_address0,
        output_29_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_29_ce0,
        output_29_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_29_we0,
        output_29_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_29_d0,
        output_28_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_28_address0,
        output_28_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_28_ce0,
        output_28_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_28_we0,
        output_28_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_28_d0,
        output_27_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_27_address0,
        output_27_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_27_ce0,
        output_27_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_27_we0,
        output_27_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_27_d0,
        output_26_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_26_address0,
        output_26_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_26_ce0,
        output_26_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_26_we0,
        output_26_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_26_d0,
        output_25_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_25_address0,
        output_25_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_25_ce0,
        output_25_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_25_we0,
        output_25_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_25_d0,
        output_24_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_24_address0,
        output_24_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_24_ce0,
        output_24_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_24_we0,
        output_24_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_24_d0,
        output_23_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_23_address0,
        output_23_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_23_ce0,
        output_23_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_23_we0,
        output_23_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_23_d0,
        output_22_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_22_address0,
        output_22_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_22_ce0,
        output_22_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_22_we0,
        output_22_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_22_d0,
        output_21_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_21_address0,
        output_21_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_21_ce0,
        output_21_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_21_we0,
        output_21_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_21_d0,
        output_20_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_20_address0,
        output_20_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_20_ce0,
        output_20_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_20_we0,
        output_20_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_20_d0,
        output_19_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_19_address0,
        output_19_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_19_ce0,
        output_19_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_19_we0,
        output_19_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_19_d0,
        output_18_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_18_address0,
        output_18_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_18_ce0,
        output_18_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_18_we0,
        output_18_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_18_d0,
        output_17_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_17_address0,
        output_17_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_17_ce0,
        output_17_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_17_we0,
        output_17_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_17_d0,
        output_16_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_16_address0,
        output_16_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_16_ce0,
        output_16_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_16_we0,
        output_16_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_16_d0,
        output_15_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_15_address0,
        output_15_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_15_ce0,
        output_15_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_15_we0,
        output_15_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_15_d0,
        output_14_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_14_address0,
        output_14_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_14_ce0,
        output_14_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_14_we0,
        output_14_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_14_d0,
        output_13_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_13_address0,
        output_13_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_13_ce0,
        output_13_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_13_we0,
        output_13_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_13_d0,
        output_12_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_12_address0,
        output_12_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_12_ce0,
        output_12_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_12_we0,
        output_12_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_12_d0,
        output_11_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_11_address0,
        output_11_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_11_ce0,
        output_11_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_11_we0,
        output_11_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_11_d0,
        output_10_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_10_address0,
        output_10_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_10_ce0,
        output_10_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_10_we0,
        output_10_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_10_d0,
        output_9_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_9_address0,
        output_9_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_9_ce0,
        output_9_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_9_we0,
        output_9_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_9_d0,
        output_8_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_8_address0,
        output_8_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_8_ce0,
        output_8_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_8_we0,
        output_8_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_8_d0,
        output_7_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_7_address0,
        output_7_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_7_ce0,
        output_7_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_7_we0,
        output_7_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_7_d0,
        output_6_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_6_address0,
        output_6_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_6_ce0,
        output_6_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_6_we0,
        output_6_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_6_d0,
        output_5_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_5_address0,
        output_5_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_5_ce0,
        output_5_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_5_we0,
        output_5_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_5_d0,
        output_4_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_4_address0,
        output_4_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_4_ce0,
        output_4_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_4_we0,
        output_4_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_4_d0,
        output_3_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_3_address0,
        output_3_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_3_ce0,
        output_3_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_3_we0,
        output_3_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_3_d0,
        output_2_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_2_address0,
        output_2_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_2_ce0,
        output_2_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_2_we0,
        output_2_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_2_d0,
        output_1_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_1_address0,
        output_1_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_1_ce0,
        output_1_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_1_we0,
        output_1_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_1_d0,
        output_r_address0 => grp_sobel_hls_Pipeline_1_fu_1418_output_r_address0,
        output_r_ce0 => grp_sobel_hls_Pipeline_1_fu_1418_output_r_ce0,
        output_r_we0 => grp_sobel_hls_Pipeline_1_fu_1418_output_r_we0,
        output_r_d0 => grp_sobel_hls_Pipeline_1_fu_1418_output_r_d0);

    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592 : component sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_ap_start,
        ap_done => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_ap_done,
        ap_idle => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_ap_idle,
        ap_ready => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_ap_ready,
        S_AXIS_TVALID => S_AXIS_TVALID_int_regslice,
        frame_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_address0,
        frame_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_ce0,
        frame_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_we0,
        frame_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_d0,
        frame_1_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_1_address0,
        frame_1_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_1_ce0,
        frame_1_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_1_we0,
        frame_1_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_1_d0,
        frame_2_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_2_address0,
        frame_2_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_2_ce0,
        frame_2_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_2_we0,
        frame_2_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_2_d0,
        frame_3_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_3_address0,
        frame_3_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_3_ce0,
        frame_3_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_3_we0,
        frame_3_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_3_d0,
        frame_4_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_4_address0,
        frame_4_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_4_ce0,
        frame_4_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_4_we0,
        frame_4_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_4_d0,
        frame_5_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_5_address0,
        frame_5_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_5_ce0,
        frame_5_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_5_we0,
        frame_5_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_5_d0,
        frame_6_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_6_address0,
        frame_6_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_6_ce0,
        frame_6_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_6_we0,
        frame_6_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_6_d0,
        frame_7_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_7_address0,
        frame_7_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_7_ce0,
        frame_7_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_7_we0,
        frame_7_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_7_d0,
        frame_8_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_8_address0,
        frame_8_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_8_ce0,
        frame_8_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_8_we0,
        frame_8_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_8_d0,
        frame_9_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_9_address0,
        frame_9_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_9_ce0,
        frame_9_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_9_we0,
        frame_9_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_9_d0,
        frame_10_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_10_address0,
        frame_10_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_10_ce0,
        frame_10_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_10_we0,
        frame_10_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_10_d0,
        frame_11_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_11_address0,
        frame_11_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_11_ce0,
        frame_11_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_11_we0,
        frame_11_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_11_d0,
        frame_12_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_12_address0,
        frame_12_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_12_ce0,
        frame_12_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_12_we0,
        frame_12_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_12_d0,
        frame_13_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_13_address0,
        frame_13_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_13_ce0,
        frame_13_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_13_we0,
        frame_13_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_13_d0,
        frame_14_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_14_address0,
        frame_14_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_14_ce0,
        frame_14_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_14_we0,
        frame_14_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_14_d0,
        frame_15_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_15_address0,
        frame_15_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_15_ce0,
        frame_15_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_15_we0,
        frame_15_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_15_d0,
        frame_16_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_16_address0,
        frame_16_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_16_ce0,
        frame_16_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_16_we0,
        frame_16_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_16_d0,
        frame_17_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_17_address0,
        frame_17_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_17_ce0,
        frame_17_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_17_we0,
        frame_17_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_17_d0,
        frame_18_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_18_address0,
        frame_18_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_18_ce0,
        frame_18_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_18_we0,
        frame_18_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_18_d0,
        frame_19_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_19_address0,
        frame_19_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_19_ce0,
        frame_19_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_19_we0,
        frame_19_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_19_d0,
        frame_20_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_20_address0,
        frame_20_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_20_ce0,
        frame_20_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_20_we0,
        frame_20_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_20_d0,
        frame_21_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_21_address0,
        frame_21_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_21_ce0,
        frame_21_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_21_we0,
        frame_21_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_21_d0,
        frame_22_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_22_address0,
        frame_22_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_22_ce0,
        frame_22_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_22_we0,
        frame_22_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_22_d0,
        frame_23_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_23_address0,
        frame_23_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_23_ce0,
        frame_23_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_23_we0,
        frame_23_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_23_d0,
        frame_24_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_24_address0,
        frame_24_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_24_ce0,
        frame_24_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_24_we0,
        frame_24_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_24_d0,
        frame_25_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_25_address0,
        frame_25_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_25_ce0,
        frame_25_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_25_we0,
        frame_25_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_25_d0,
        frame_26_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_26_address0,
        frame_26_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_26_ce0,
        frame_26_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_26_we0,
        frame_26_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_26_d0,
        frame_27_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_27_address0,
        frame_27_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_27_ce0,
        frame_27_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_27_we0,
        frame_27_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_27_d0,
        frame_28_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_28_address0,
        frame_28_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_28_ce0,
        frame_28_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_28_we0,
        frame_28_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_28_d0,
        frame_29_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_29_address0,
        frame_29_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_29_ce0,
        frame_29_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_29_we0,
        frame_29_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_29_d0,
        frame_30_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_30_address0,
        frame_30_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_30_ce0,
        frame_30_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_30_we0,
        frame_30_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_30_d0,
        frame_31_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_31_address0,
        frame_31_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_31_ce0,
        frame_31_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_31_we0,
        frame_31_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_31_d0,
        frame_32_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_32_address0,
        frame_32_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_32_ce0,
        frame_32_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_32_we0,
        frame_32_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_32_d0,
        frame_33_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_33_address0,
        frame_33_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_33_ce0,
        frame_33_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_33_we0,
        frame_33_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_33_d0,
        frame_34_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_34_address0,
        frame_34_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_34_ce0,
        frame_34_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_34_we0,
        frame_34_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_34_d0,
        frame_35_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_35_address0,
        frame_35_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_35_ce0,
        frame_35_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_35_we0,
        frame_35_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_35_d0,
        frame_36_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_36_address0,
        frame_36_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_36_ce0,
        frame_36_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_36_we0,
        frame_36_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_36_d0,
        frame_37_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_37_address0,
        frame_37_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_37_ce0,
        frame_37_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_37_we0,
        frame_37_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_37_d0,
        frame_38_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_38_address0,
        frame_38_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_38_ce0,
        frame_38_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_38_we0,
        frame_38_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_38_d0,
        frame_39_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_39_address0,
        frame_39_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_39_ce0,
        frame_39_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_39_we0,
        frame_39_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_39_d0,
        frame_40_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_40_address0,
        frame_40_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_40_ce0,
        frame_40_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_40_we0,
        frame_40_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_40_d0,
        frame_41_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_41_address0,
        frame_41_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_41_ce0,
        frame_41_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_41_we0,
        frame_41_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_41_d0,
        frame_42_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_42_address0,
        frame_42_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_42_ce0,
        frame_42_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_42_we0,
        frame_42_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_42_d0,
        frame_43_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_43_address0,
        frame_43_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_43_ce0,
        frame_43_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_43_we0,
        frame_43_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_43_d0,
        frame_44_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_44_address0,
        frame_44_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_44_ce0,
        frame_44_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_44_we0,
        frame_44_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_44_d0,
        frame_45_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_45_address0,
        frame_45_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_45_ce0,
        frame_45_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_45_we0,
        frame_45_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_45_d0,
        frame_46_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_46_address0,
        frame_46_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_46_ce0,
        frame_46_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_46_we0,
        frame_46_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_46_d0,
        frame_47_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_47_address0,
        frame_47_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_47_ce0,
        frame_47_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_47_we0,
        frame_47_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_47_d0,
        frame_48_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_48_address0,
        frame_48_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_48_ce0,
        frame_48_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_48_we0,
        frame_48_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_48_d0,
        frame_49_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_49_address0,
        frame_49_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_49_ce0,
        frame_49_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_49_we0,
        frame_49_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_49_d0,
        frame_50_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_50_address0,
        frame_50_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_50_ce0,
        frame_50_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_50_we0,
        frame_50_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_50_d0,
        frame_51_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_51_address0,
        frame_51_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_51_ce0,
        frame_51_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_51_we0,
        frame_51_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_51_d0,
        frame_52_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_52_address0,
        frame_52_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_52_ce0,
        frame_52_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_52_we0,
        frame_52_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_52_d0,
        frame_53_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_53_address0,
        frame_53_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_53_ce0,
        frame_53_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_53_we0,
        frame_53_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_53_d0,
        frame_54_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_54_address0,
        frame_54_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_54_ce0,
        frame_54_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_54_we0,
        frame_54_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_54_d0,
        frame_55_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_55_address0,
        frame_55_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_55_ce0,
        frame_55_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_55_we0,
        frame_55_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_55_d0,
        frame_56_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_56_address0,
        frame_56_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_56_ce0,
        frame_56_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_56_we0,
        frame_56_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_56_d0,
        frame_57_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_57_address0,
        frame_57_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_57_ce0,
        frame_57_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_57_we0,
        frame_57_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_57_d0,
        frame_58_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_58_address0,
        frame_58_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_58_ce0,
        frame_58_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_58_we0,
        frame_58_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_58_d0,
        frame_59_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_59_address0,
        frame_59_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_59_ce0,
        frame_59_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_59_we0,
        frame_59_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_59_d0,
        frame_60_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_60_address0,
        frame_60_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_60_ce0,
        frame_60_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_60_we0,
        frame_60_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_60_d0,
        frame_61_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_61_address0,
        frame_61_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_61_ce0,
        frame_61_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_61_we0,
        frame_61_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_61_d0,
        frame_62_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_62_address0,
        frame_62_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_62_ce0,
        frame_62_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_62_we0,
        frame_62_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_62_d0,
        frame_63_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_63_address0,
        frame_63_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_63_ce0,
        frame_63_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_63_we0,
        frame_63_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_63_d0,
        frame_64_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_64_address0,
        frame_64_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_64_ce0,
        frame_64_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_64_we0,
        frame_64_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_64_d0,
        frame_65_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_65_address0,
        frame_65_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_65_ce0,
        frame_65_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_65_we0,
        frame_65_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_65_d0,
        frame_66_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_66_address0,
        frame_66_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_66_ce0,
        frame_66_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_66_we0,
        frame_66_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_66_d0,
        frame_67_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_67_address0,
        frame_67_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_67_ce0,
        frame_67_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_67_we0,
        frame_67_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_67_d0,
        frame_68_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_68_address0,
        frame_68_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_68_ce0,
        frame_68_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_68_we0,
        frame_68_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_68_d0,
        frame_69_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_69_address0,
        frame_69_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_69_ce0,
        frame_69_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_69_we0,
        frame_69_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_69_d0,
        frame_70_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_70_address0,
        frame_70_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_70_ce0,
        frame_70_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_70_we0,
        frame_70_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_70_d0,
        frame_71_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_71_address0,
        frame_71_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_71_ce0,
        frame_71_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_71_we0,
        frame_71_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_71_d0,
        frame_72_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_72_address0,
        frame_72_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_72_ce0,
        frame_72_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_72_we0,
        frame_72_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_72_d0,
        frame_73_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_73_address0,
        frame_73_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_73_ce0,
        frame_73_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_73_we0,
        frame_73_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_73_d0,
        frame_74_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_74_address0,
        frame_74_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_74_ce0,
        frame_74_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_74_we0,
        frame_74_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_74_d0,
        frame_75_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_75_address0,
        frame_75_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_75_ce0,
        frame_75_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_75_we0,
        frame_75_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_75_d0,
        frame_76_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_76_address0,
        frame_76_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_76_ce0,
        frame_76_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_76_we0,
        frame_76_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_76_d0,
        frame_77_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_77_address0,
        frame_77_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_77_ce0,
        frame_77_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_77_we0,
        frame_77_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_77_d0,
        frame_78_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_78_address0,
        frame_78_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_78_ce0,
        frame_78_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_78_we0,
        frame_78_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_78_d0,
        frame_79_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_79_address0,
        frame_79_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_79_ce0,
        frame_79_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_79_we0,
        frame_79_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_79_d0,
        frame_80_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_80_address0,
        frame_80_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_80_ce0,
        frame_80_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_80_we0,
        frame_80_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_80_d0,
        frame_81_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_81_address0,
        frame_81_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_81_ce0,
        frame_81_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_81_we0,
        frame_81_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_81_d0,
        frame_82_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_82_address0,
        frame_82_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_82_ce0,
        frame_82_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_82_we0,
        frame_82_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_82_d0,
        frame_83_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_83_address0,
        frame_83_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_83_ce0,
        frame_83_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_83_we0,
        frame_83_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_83_d0,
        frame_84_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_84_address0,
        frame_84_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_84_ce0,
        frame_84_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_84_we0,
        frame_84_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_84_d0,
        frame_85_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_85_address0,
        frame_85_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_85_ce0,
        frame_85_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_85_we0,
        frame_85_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_85_d0,
        frame_86_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_86_address0,
        frame_86_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_86_ce0,
        frame_86_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_86_we0,
        frame_86_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_86_d0,
        frame_87_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_87_address0,
        frame_87_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_87_ce0,
        frame_87_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_87_we0,
        frame_87_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_87_d0,
        frame_88_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_88_address0,
        frame_88_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_88_ce0,
        frame_88_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_88_we0,
        frame_88_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_88_d0,
        frame_89_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_89_address0,
        frame_89_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_89_ce0,
        frame_89_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_89_we0,
        frame_89_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_89_d0,
        frame_90_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_90_address0,
        frame_90_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_90_ce0,
        frame_90_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_90_we0,
        frame_90_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_90_d0,
        frame_91_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_91_address0,
        frame_91_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_91_ce0,
        frame_91_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_91_we0,
        frame_91_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_91_d0,
        frame_92_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_92_address0,
        frame_92_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_92_ce0,
        frame_92_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_92_we0,
        frame_92_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_92_d0,
        frame_93_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_93_address0,
        frame_93_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_93_ce0,
        frame_93_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_93_we0,
        frame_93_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_93_d0,
        frame_94_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_94_address0,
        frame_94_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_94_ce0,
        frame_94_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_94_we0,
        frame_94_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_94_d0,
        frame_95_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_95_address0,
        frame_95_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_95_ce0,
        frame_95_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_95_we0,
        frame_95_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_95_d0,
        frame_96_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_96_address0,
        frame_96_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_96_ce0,
        frame_96_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_96_we0,
        frame_96_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_96_d0,
        frame_97_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_97_address0,
        frame_97_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_97_ce0,
        frame_97_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_97_we0,
        frame_97_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_97_d0,
        frame_98_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_98_address0,
        frame_98_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_98_ce0,
        frame_98_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_98_we0,
        frame_98_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_98_d0,
        frame_99_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_99_address0,
        frame_99_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_99_ce0,
        frame_99_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_99_we0,
        frame_99_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_99_d0,
        frame_100_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_100_address0,
        frame_100_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_100_ce0,
        frame_100_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_100_we0,
        frame_100_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_100_d0,
        frame_101_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_101_address0,
        frame_101_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_101_ce0,
        frame_101_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_101_we0,
        frame_101_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_101_d0,
        frame_102_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_102_address0,
        frame_102_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_102_ce0,
        frame_102_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_102_we0,
        frame_102_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_102_d0,
        frame_103_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_103_address0,
        frame_103_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_103_ce0,
        frame_103_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_103_we0,
        frame_103_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_103_d0,
        frame_104_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_104_address0,
        frame_104_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_104_ce0,
        frame_104_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_104_we0,
        frame_104_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_104_d0,
        frame_105_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_105_address0,
        frame_105_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_105_ce0,
        frame_105_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_105_we0,
        frame_105_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_105_d0,
        frame_106_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_106_address0,
        frame_106_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_106_ce0,
        frame_106_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_106_we0,
        frame_106_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_106_d0,
        frame_107_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_107_address0,
        frame_107_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_107_ce0,
        frame_107_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_107_we0,
        frame_107_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_107_d0,
        frame_108_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_108_address0,
        frame_108_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_108_ce0,
        frame_108_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_108_we0,
        frame_108_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_108_d0,
        frame_109_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_109_address0,
        frame_109_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_109_ce0,
        frame_109_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_109_we0,
        frame_109_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_109_d0,
        frame_110_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_110_address0,
        frame_110_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_110_ce0,
        frame_110_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_110_we0,
        frame_110_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_110_d0,
        frame_111_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_111_address0,
        frame_111_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_111_ce0,
        frame_111_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_111_we0,
        frame_111_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_111_d0,
        frame_112_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_112_address0,
        frame_112_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_112_ce0,
        frame_112_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_112_we0,
        frame_112_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_112_d0,
        frame_113_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_113_address0,
        frame_113_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_113_ce0,
        frame_113_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_113_we0,
        frame_113_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_113_d0,
        frame_114_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_114_address0,
        frame_114_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_114_ce0,
        frame_114_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_114_we0,
        frame_114_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_114_d0,
        frame_115_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_115_address0,
        frame_115_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_115_ce0,
        frame_115_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_115_we0,
        frame_115_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_115_d0,
        frame_116_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_116_address0,
        frame_116_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_116_ce0,
        frame_116_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_116_we0,
        frame_116_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_116_d0,
        frame_117_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_117_address0,
        frame_117_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_117_ce0,
        frame_117_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_117_we0,
        frame_117_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_117_d0,
        frame_118_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_118_address0,
        frame_118_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_118_ce0,
        frame_118_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_118_we0,
        frame_118_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_118_d0,
        frame_119_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_119_address0,
        frame_119_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_119_ce0,
        frame_119_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_119_we0,
        frame_119_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_119_d0,
        frame_120_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_120_address0,
        frame_120_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_120_ce0,
        frame_120_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_120_we0,
        frame_120_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_120_d0,
        frame_121_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_121_address0,
        frame_121_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_121_ce0,
        frame_121_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_121_we0,
        frame_121_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_121_d0,
        frame_122_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_122_address0,
        frame_122_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_122_ce0,
        frame_122_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_122_we0,
        frame_122_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_122_d0,
        frame_123_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_123_address0,
        frame_123_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_123_ce0,
        frame_123_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_123_we0,
        frame_123_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_123_d0,
        frame_124_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_124_address0,
        frame_124_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_124_ce0,
        frame_124_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_124_we0,
        frame_124_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_124_d0,
        frame_125_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_125_address0,
        frame_125_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_125_ce0,
        frame_125_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_125_we0,
        frame_125_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_125_d0,
        frame_126_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_126_address0,
        frame_126_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_126_ce0,
        frame_126_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_126_we0,
        frame_126_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_126_d0,
        frame_127_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_127_address0,
        frame_127_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_127_ce0,
        frame_127_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_127_we0,
        frame_127_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_127_d0,
        frame_128_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_128_address0,
        frame_128_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_128_ce0,
        frame_128_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_128_we0,
        frame_128_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_128_d0,
        frame_129_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_129_address0,
        frame_129_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_129_ce0,
        frame_129_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_129_we0,
        frame_129_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_129_d0,
        frame_130_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_130_address0,
        frame_130_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_130_ce0,
        frame_130_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_130_we0,
        frame_130_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_130_d0,
        frame_131_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_131_address0,
        frame_131_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_131_ce0,
        frame_131_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_131_we0,
        frame_131_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_131_d0,
        frame_132_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_132_address0,
        frame_132_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_132_ce0,
        frame_132_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_132_we0,
        frame_132_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_132_d0,
        frame_133_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_133_address0,
        frame_133_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_133_ce0,
        frame_133_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_133_we0,
        frame_133_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_133_d0,
        frame_134_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_134_address0,
        frame_134_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_134_ce0,
        frame_134_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_134_we0,
        frame_134_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_134_d0,
        frame_135_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_135_address0,
        frame_135_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_135_ce0,
        frame_135_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_135_we0,
        frame_135_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_135_d0,
        frame_136_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_136_address0,
        frame_136_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_136_ce0,
        frame_136_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_136_we0,
        frame_136_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_136_d0,
        frame_137_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_137_address0,
        frame_137_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_137_ce0,
        frame_137_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_137_we0,
        frame_137_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_137_d0,
        frame_138_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_138_address0,
        frame_138_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_138_ce0,
        frame_138_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_138_we0,
        frame_138_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_138_d0,
        frame_139_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_139_address0,
        frame_139_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_139_ce0,
        frame_139_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_139_we0,
        frame_139_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_139_d0,
        frame_140_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_140_address0,
        frame_140_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_140_ce0,
        frame_140_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_140_we0,
        frame_140_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_140_d0,
        frame_141_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_141_address0,
        frame_141_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_141_ce0,
        frame_141_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_141_we0,
        frame_141_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_141_d0,
        frame_142_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_142_address0,
        frame_142_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_142_ce0,
        frame_142_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_142_we0,
        frame_142_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_142_d0,
        frame_143_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_143_address0,
        frame_143_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_143_ce0,
        frame_143_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_143_we0,
        frame_143_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_143_d0,
        frame_144_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_144_address0,
        frame_144_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_144_ce0,
        frame_144_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_144_we0,
        frame_144_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_144_d0,
        frame_145_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_145_address0,
        frame_145_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_145_ce0,
        frame_145_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_145_we0,
        frame_145_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_145_d0,
        frame_146_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_146_address0,
        frame_146_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_146_ce0,
        frame_146_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_146_we0,
        frame_146_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_146_d0,
        frame_147_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_147_address0,
        frame_147_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_147_ce0,
        frame_147_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_147_we0,
        frame_147_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_147_d0,
        frame_148_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_148_address0,
        frame_148_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_148_ce0,
        frame_148_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_148_we0,
        frame_148_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_148_d0,
        frame_149_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_149_address0,
        frame_149_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_149_ce0,
        frame_149_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_149_we0,
        frame_149_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_149_d0,
        frame_150_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_150_address0,
        frame_150_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_150_ce0,
        frame_150_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_150_we0,
        frame_150_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_150_d0,
        frame_151_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_151_address0,
        frame_151_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_151_ce0,
        frame_151_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_151_we0,
        frame_151_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_151_d0,
        frame_152_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_152_address0,
        frame_152_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_152_ce0,
        frame_152_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_152_we0,
        frame_152_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_152_d0,
        frame_153_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_153_address0,
        frame_153_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_153_ce0,
        frame_153_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_153_we0,
        frame_153_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_153_d0,
        frame_154_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_154_address0,
        frame_154_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_154_ce0,
        frame_154_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_154_we0,
        frame_154_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_154_d0,
        frame_155_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_155_address0,
        frame_155_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_155_ce0,
        frame_155_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_155_we0,
        frame_155_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_155_d0,
        frame_156_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_156_address0,
        frame_156_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_156_ce0,
        frame_156_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_156_we0,
        frame_156_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_156_d0,
        frame_157_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_157_address0,
        frame_157_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_157_ce0,
        frame_157_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_157_we0,
        frame_157_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_157_d0,
        frame_158_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_158_address0,
        frame_158_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_158_ce0,
        frame_158_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_158_we0,
        frame_158_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_158_d0,
        frame_159_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_159_address0,
        frame_159_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_159_ce0,
        frame_159_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_159_we0,
        frame_159_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_159_d0,
        frame_160_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_160_address0,
        frame_160_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_160_ce0,
        frame_160_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_160_we0,
        frame_160_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_160_d0,
        frame_161_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_161_address0,
        frame_161_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_161_ce0,
        frame_161_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_161_we0,
        frame_161_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_161_d0,
        frame_162_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_162_address0,
        frame_162_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_162_ce0,
        frame_162_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_162_we0,
        frame_162_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_162_d0,
        frame_163_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_163_address0,
        frame_163_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_163_ce0,
        frame_163_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_163_we0,
        frame_163_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_163_d0,
        frame_164_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_164_address0,
        frame_164_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_164_ce0,
        frame_164_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_164_we0,
        frame_164_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_164_d0,
        frame_165_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_165_address0,
        frame_165_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_165_ce0,
        frame_165_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_165_we0,
        frame_165_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_165_d0,
        frame_166_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_166_address0,
        frame_166_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_166_ce0,
        frame_166_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_166_we0,
        frame_166_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_166_d0,
        frame_167_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_167_address0,
        frame_167_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_167_ce0,
        frame_167_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_167_we0,
        frame_167_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_167_d0,
        frame_168_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_168_address0,
        frame_168_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_168_ce0,
        frame_168_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_168_we0,
        frame_168_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_168_d0,
        frame_169_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_169_address0,
        frame_169_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_169_ce0,
        frame_169_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_169_we0,
        frame_169_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_169_d0,
        frame_170_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_170_address0,
        frame_170_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_170_ce0,
        frame_170_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_170_we0,
        frame_170_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_170_d0,
        frame_171_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_171_address0,
        frame_171_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_171_ce0,
        frame_171_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_171_we0,
        frame_171_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_171_d0,
        frame_172_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_172_address0,
        frame_172_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_172_ce0,
        frame_172_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_172_we0,
        frame_172_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_172_d0,
        frame_173_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_173_address0,
        frame_173_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_173_ce0,
        frame_173_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_173_we0,
        frame_173_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_173_d0,
        frame_174_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_174_address0,
        frame_174_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_174_ce0,
        frame_174_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_174_we0,
        frame_174_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_174_d0,
        frame_175_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_175_address0,
        frame_175_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_175_ce0,
        frame_175_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_175_we0,
        frame_175_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_175_d0,
        frame_176_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_176_address0,
        frame_176_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_176_ce0,
        frame_176_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_176_we0,
        frame_176_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_176_d0,
        frame_177_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_177_address0,
        frame_177_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_177_ce0,
        frame_177_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_177_we0,
        frame_177_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_177_d0,
        frame_178_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_178_address0,
        frame_178_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_178_ce0,
        frame_178_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_178_we0,
        frame_178_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_178_d0,
        frame_179_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_179_address0,
        frame_179_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_179_ce0,
        frame_179_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_179_we0,
        frame_179_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_179_d0,
        frame_180_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_180_address0,
        frame_180_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_180_ce0,
        frame_180_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_180_we0,
        frame_180_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_180_d0,
        frame_181_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_181_address0,
        frame_181_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_181_ce0,
        frame_181_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_181_we0,
        frame_181_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_181_d0,
        frame_182_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_182_address0,
        frame_182_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_182_ce0,
        frame_182_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_182_we0,
        frame_182_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_182_d0,
        frame_183_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_183_address0,
        frame_183_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_183_ce0,
        frame_183_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_183_we0,
        frame_183_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_183_d0,
        frame_184_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_184_address0,
        frame_184_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_184_ce0,
        frame_184_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_184_we0,
        frame_184_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_184_d0,
        frame_185_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_185_address0,
        frame_185_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_185_ce0,
        frame_185_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_185_we0,
        frame_185_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_185_d0,
        frame_186_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_186_address0,
        frame_186_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_186_ce0,
        frame_186_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_186_we0,
        frame_186_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_186_d0,
        frame_187_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_187_address0,
        frame_187_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_187_ce0,
        frame_187_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_187_we0,
        frame_187_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_187_d0,
        frame_188_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_188_address0,
        frame_188_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_188_ce0,
        frame_188_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_188_we0,
        frame_188_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_188_d0,
        frame_189_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_189_address0,
        frame_189_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_189_ce0,
        frame_189_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_189_we0,
        frame_189_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_189_d0,
        frame_190_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_190_address0,
        frame_190_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_190_ce0,
        frame_190_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_190_we0,
        frame_190_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_190_d0,
        frame_191_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_191_address0,
        frame_191_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_191_ce0,
        frame_191_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_191_we0,
        frame_191_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_191_d0,
        frame_192_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_192_address0,
        frame_192_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_192_ce0,
        frame_192_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_192_we0,
        frame_192_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_192_d0,
        frame_193_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_193_address0,
        frame_193_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_193_ce0,
        frame_193_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_193_we0,
        frame_193_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_193_d0,
        frame_194_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_194_address0,
        frame_194_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_194_ce0,
        frame_194_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_194_we0,
        frame_194_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_194_d0,
        frame_195_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_195_address0,
        frame_195_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_195_ce0,
        frame_195_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_195_we0,
        frame_195_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_195_d0,
        frame_196_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_196_address0,
        frame_196_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_196_ce0,
        frame_196_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_196_we0,
        frame_196_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_196_d0,
        frame_197_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_197_address0,
        frame_197_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_197_ce0,
        frame_197_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_197_we0,
        frame_197_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_197_d0,
        frame_198_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_198_address0,
        frame_198_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_198_ce0,
        frame_198_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_198_we0,
        frame_198_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_198_d0,
        frame_199_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_199_address0,
        frame_199_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_199_ce0,
        frame_199_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_199_we0,
        frame_199_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_199_d0,
        frame_200_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_200_address0,
        frame_200_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_200_ce0,
        frame_200_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_200_we0,
        frame_200_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_200_d0,
        frame_201_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_201_address0,
        frame_201_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_201_ce0,
        frame_201_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_201_we0,
        frame_201_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_201_d0,
        frame_202_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_202_address0,
        frame_202_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_202_ce0,
        frame_202_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_202_we0,
        frame_202_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_202_d0,
        frame_203_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_203_address0,
        frame_203_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_203_ce0,
        frame_203_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_203_we0,
        frame_203_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_203_d0,
        frame_204_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_204_address0,
        frame_204_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_204_ce0,
        frame_204_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_204_we0,
        frame_204_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_204_d0,
        frame_205_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_205_address0,
        frame_205_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_205_ce0,
        frame_205_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_205_we0,
        frame_205_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_205_d0,
        frame_206_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_206_address0,
        frame_206_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_206_ce0,
        frame_206_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_206_we0,
        frame_206_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_206_d0,
        frame_207_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_207_address0,
        frame_207_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_207_ce0,
        frame_207_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_207_we0,
        frame_207_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_207_d0,
        frame_208_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_208_address0,
        frame_208_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_208_ce0,
        frame_208_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_208_we0,
        frame_208_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_208_d0,
        frame_209_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_209_address0,
        frame_209_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_209_ce0,
        frame_209_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_209_we0,
        frame_209_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_209_d0,
        frame_210_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_210_address0,
        frame_210_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_210_ce0,
        frame_210_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_210_we0,
        frame_210_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_210_d0,
        frame_211_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_211_address0,
        frame_211_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_211_ce0,
        frame_211_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_211_we0,
        frame_211_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_211_d0,
        frame_212_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_212_address0,
        frame_212_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_212_ce0,
        frame_212_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_212_we0,
        frame_212_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_212_d0,
        frame_213_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_213_address0,
        frame_213_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_213_ce0,
        frame_213_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_213_we0,
        frame_213_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_213_d0,
        frame_214_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_214_address0,
        frame_214_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_214_ce0,
        frame_214_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_214_we0,
        frame_214_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_214_d0,
        frame_215_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_215_address0,
        frame_215_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_215_ce0,
        frame_215_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_215_we0,
        frame_215_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_215_d0,
        frame_216_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_216_address0,
        frame_216_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_216_ce0,
        frame_216_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_216_we0,
        frame_216_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_216_d0,
        frame_217_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_217_address0,
        frame_217_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_217_ce0,
        frame_217_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_217_we0,
        frame_217_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_217_d0,
        frame_218_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_218_address0,
        frame_218_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_218_ce0,
        frame_218_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_218_we0,
        frame_218_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_218_d0,
        frame_219_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_219_address0,
        frame_219_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_219_ce0,
        frame_219_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_219_we0,
        frame_219_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_219_d0,
        frame_220_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_220_address0,
        frame_220_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_220_ce0,
        frame_220_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_220_we0,
        frame_220_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_220_d0,
        frame_221_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_221_address0,
        frame_221_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_221_ce0,
        frame_221_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_221_we0,
        frame_221_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_221_d0,
        frame_222_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_222_address0,
        frame_222_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_222_ce0,
        frame_222_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_222_we0,
        frame_222_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_222_d0,
        frame_223_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_223_address0,
        frame_223_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_223_ce0,
        frame_223_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_223_we0,
        frame_223_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_223_d0,
        frame_224_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_224_address0,
        frame_224_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_224_ce0,
        frame_224_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_224_we0,
        frame_224_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_224_d0,
        frame_225_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_225_address0,
        frame_225_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_225_ce0,
        frame_225_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_225_we0,
        frame_225_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_225_d0,
        frame_226_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_226_address0,
        frame_226_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_226_ce0,
        frame_226_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_226_we0,
        frame_226_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_226_d0,
        frame_227_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_227_address0,
        frame_227_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_227_ce0,
        frame_227_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_227_we0,
        frame_227_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_227_d0,
        frame_228_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_228_address0,
        frame_228_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_228_ce0,
        frame_228_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_228_we0,
        frame_228_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_228_d0,
        frame_229_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_229_address0,
        frame_229_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_229_ce0,
        frame_229_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_229_we0,
        frame_229_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_229_d0,
        frame_230_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_230_address0,
        frame_230_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_230_ce0,
        frame_230_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_230_we0,
        frame_230_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_230_d0,
        frame_231_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_231_address0,
        frame_231_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_231_ce0,
        frame_231_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_231_we0,
        frame_231_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_231_d0,
        frame_232_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_232_address0,
        frame_232_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_232_ce0,
        frame_232_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_232_we0,
        frame_232_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_232_d0,
        frame_233_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_233_address0,
        frame_233_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_233_ce0,
        frame_233_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_233_we0,
        frame_233_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_233_d0,
        frame_234_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_234_address0,
        frame_234_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_234_ce0,
        frame_234_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_234_we0,
        frame_234_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_234_d0,
        frame_235_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_235_address0,
        frame_235_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_235_ce0,
        frame_235_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_235_we0,
        frame_235_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_235_d0,
        frame_236_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_236_address0,
        frame_236_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_236_ce0,
        frame_236_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_236_we0,
        frame_236_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_236_d0,
        frame_237_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_237_address0,
        frame_237_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_237_ce0,
        frame_237_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_237_we0,
        frame_237_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_237_d0,
        frame_238_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_238_address0,
        frame_238_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_238_ce0,
        frame_238_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_238_we0,
        frame_238_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_238_d0,
        frame_239_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_239_address0,
        frame_239_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_239_ce0,
        frame_239_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_239_we0,
        frame_239_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_239_d0,
        frame_240_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_240_address0,
        frame_240_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_240_ce0,
        frame_240_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_240_we0,
        frame_240_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_240_d0,
        frame_241_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_241_address0,
        frame_241_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_241_ce0,
        frame_241_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_241_we0,
        frame_241_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_241_d0,
        frame_242_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_242_address0,
        frame_242_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_242_ce0,
        frame_242_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_242_we0,
        frame_242_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_242_d0,
        frame_243_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_243_address0,
        frame_243_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_243_ce0,
        frame_243_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_243_we0,
        frame_243_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_243_d0,
        frame_244_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_244_address0,
        frame_244_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_244_ce0,
        frame_244_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_244_we0,
        frame_244_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_244_d0,
        frame_245_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_245_address0,
        frame_245_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_245_ce0,
        frame_245_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_245_we0,
        frame_245_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_245_d0,
        frame_246_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_246_address0,
        frame_246_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_246_ce0,
        frame_246_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_246_we0,
        frame_246_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_246_d0,
        frame_247_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_247_address0,
        frame_247_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_247_ce0,
        frame_247_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_247_we0,
        frame_247_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_247_d0,
        frame_248_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_248_address0,
        frame_248_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_248_ce0,
        frame_248_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_248_we0,
        frame_248_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_248_d0,
        frame_249_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_249_address0,
        frame_249_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_249_ce0,
        frame_249_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_249_we0,
        frame_249_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_249_d0,
        frame_250_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_250_address0,
        frame_250_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_250_ce0,
        frame_250_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_250_we0,
        frame_250_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_250_d0,
        frame_251_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_251_address0,
        frame_251_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_251_ce0,
        frame_251_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_251_we0,
        frame_251_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_251_d0,
        frame_252_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_252_address0,
        frame_252_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_252_ce0,
        frame_252_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_252_we0,
        frame_252_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_252_d0,
        frame_253_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_253_address0,
        frame_253_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_253_ce0,
        frame_253_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_253_we0,
        frame_253_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_253_d0,
        frame_254_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_254_address0,
        frame_254_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_254_ce0,
        frame_254_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_254_we0,
        frame_254_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_254_d0,
        S_AXIS_TDATA => S_AXIS_TDATA_int_regslice,
        S_AXIS_TREADY => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_S_AXIS_TREADY,
        S_AXIS_TKEEP => S_AXIS_TKEEP_int_regslice,
        S_AXIS_TSTRB => S_AXIS_TSTRB_int_regslice,
        S_AXIS_TLAST => S_AXIS_TLAST_int_regslice);

    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859 : component sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_start,
        ap_done => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_done,
        ap_idle => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_idle,
        ap_ready => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_ready,
        output_1_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_1_address0,
        output_1_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_1_ce0,
        output_1_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_1_we0,
        output_1_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_1_d0,
        output_2_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_2_address0,
        output_2_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_2_ce0,
        output_2_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_2_we0,
        output_2_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_2_d0,
        output_3_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_3_address0,
        output_3_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_3_ce0,
        output_3_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_3_we0,
        output_3_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_3_d0,
        output_4_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_4_address0,
        output_4_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_4_ce0,
        output_4_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_4_we0,
        output_4_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_4_d0,
        output_5_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_5_address0,
        output_5_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_5_ce0,
        output_5_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_5_we0,
        output_5_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_5_d0,
        output_6_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_6_address0,
        output_6_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_6_ce0,
        output_6_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_6_we0,
        output_6_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_6_d0,
        output_7_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_7_address0,
        output_7_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_7_ce0,
        output_7_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_7_we0,
        output_7_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_7_d0,
        output_8_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_8_address0,
        output_8_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_8_ce0,
        output_8_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_8_we0,
        output_8_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_8_d0,
        output_9_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_9_address0,
        output_9_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_9_ce0,
        output_9_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_9_we0,
        output_9_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_9_d0,
        output_10_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_10_address0,
        output_10_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_10_ce0,
        output_10_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_10_we0,
        output_10_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_10_d0,
        output_11_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_11_address0,
        output_11_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_11_ce0,
        output_11_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_11_we0,
        output_11_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_11_d0,
        output_12_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_12_address0,
        output_12_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_12_ce0,
        output_12_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_12_we0,
        output_12_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_12_d0,
        output_13_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_13_address0,
        output_13_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_13_ce0,
        output_13_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_13_we0,
        output_13_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_13_d0,
        output_14_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_14_address0,
        output_14_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_14_ce0,
        output_14_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_14_we0,
        output_14_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_14_d0,
        output_15_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_15_address0,
        output_15_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_15_ce0,
        output_15_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_15_we0,
        output_15_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_15_d0,
        output_16_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_16_address0,
        output_16_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_16_ce0,
        output_16_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_16_we0,
        output_16_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_16_d0,
        output_17_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_17_address0,
        output_17_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_17_ce0,
        output_17_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_17_we0,
        output_17_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_17_d0,
        output_18_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_18_address0,
        output_18_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_18_ce0,
        output_18_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_18_we0,
        output_18_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_18_d0,
        output_19_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_19_address0,
        output_19_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_19_ce0,
        output_19_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_19_we0,
        output_19_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_19_d0,
        output_20_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_20_address0,
        output_20_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_20_ce0,
        output_20_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_20_we0,
        output_20_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_20_d0,
        output_21_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_21_address0,
        output_21_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_21_ce0,
        output_21_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_21_we0,
        output_21_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_21_d0,
        output_22_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_22_address0,
        output_22_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_22_ce0,
        output_22_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_22_we0,
        output_22_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_22_d0,
        output_23_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_23_address0,
        output_23_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_23_ce0,
        output_23_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_23_we0,
        output_23_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_23_d0,
        output_24_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_24_address0,
        output_24_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_24_ce0,
        output_24_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_24_we0,
        output_24_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_24_d0,
        output_25_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_25_address0,
        output_25_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_25_ce0,
        output_25_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_25_we0,
        output_25_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_25_d0,
        output_26_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_26_address0,
        output_26_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_26_ce0,
        output_26_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_26_we0,
        output_26_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_26_d0,
        output_27_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_27_address0,
        output_27_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_27_ce0,
        output_27_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_27_we0,
        output_27_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_27_d0,
        output_28_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_28_address0,
        output_28_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_28_ce0,
        output_28_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_28_we0,
        output_28_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_28_d0,
        output_29_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_29_address0,
        output_29_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_29_ce0,
        output_29_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_29_we0,
        output_29_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_29_d0,
        output_30_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_30_address0,
        output_30_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_30_ce0,
        output_30_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_30_we0,
        output_30_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_30_d0,
        output_31_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_31_address0,
        output_31_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_31_ce0,
        output_31_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_31_we0,
        output_31_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_31_d0,
        output_32_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_32_address0,
        output_32_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_32_ce0,
        output_32_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_32_we0,
        output_32_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_32_d0,
        output_33_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_33_address0,
        output_33_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_33_ce0,
        output_33_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_33_we0,
        output_33_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_33_d0,
        output_34_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_34_address0,
        output_34_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_34_ce0,
        output_34_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_34_we0,
        output_34_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_34_d0,
        output_35_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_35_address0,
        output_35_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_35_ce0,
        output_35_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_35_we0,
        output_35_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_35_d0,
        output_36_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_36_address0,
        output_36_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_36_ce0,
        output_36_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_36_we0,
        output_36_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_36_d0,
        output_37_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_37_address0,
        output_37_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_37_ce0,
        output_37_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_37_we0,
        output_37_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_37_d0,
        output_38_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_38_address0,
        output_38_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_38_ce0,
        output_38_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_38_we0,
        output_38_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_38_d0,
        output_39_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_39_address0,
        output_39_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_39_ce0,
        output_39_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_39_we0,
        output_39_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_39_d0,
        output_40_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_40_address0,
        output_40_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_40_ce0,
        output_40_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_40_we0,
        output_40_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_40_d0,
        output_41_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_41_address0,
        output_41_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_41_ce0,
        output_41_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_41_we0,
        output_41_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_41_d0,
        output_42_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_42_address0,
        output_42_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_42_ce0,
        output_42_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_42_we0,
        output_42_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_42_d0,
        output_43_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_43_address0,
        output_43_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_43_ce0,
        output_43_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_43_we0,
        output_43_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_43_d0,
        output_44_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_44_address0,
        output_44_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_44_ce0,
        output_44_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_44_we0,
        output_44_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_44_d0,
        output_45_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_45_address0,
        output_45_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_45_ce0,
        output_45_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_45_we0,
        output_45_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_45_d0,
        output_46_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_46_address0,
        output_46_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_46_ce0,
        output_46_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_46_we0,
        output_46_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_46_d0,
        output_47_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_47_address0,
        output_47_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_47_ce0,
        output_47_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_47_we0,
        output_47_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_47_d0,
        output_48_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_48_address0,
        output_48_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_48_ce0,
        output_48_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_48_we0,
        output_48_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_48_d0,
        output_49_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_49_address0,
        output_49_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_49_ce0,
        output_49_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_49_we0,
        output_49_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_49_d0,
        output_50_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_50_address0,
        output_50_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_50_ce0,
        output_50_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_50_we0,
        output_50_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_50_d0,
        output_51_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_51_address0,
        output_51_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_51_ce0,
        output_51_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_51_we0,
        output_51_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_51_d0,
        output_52_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_52_address0,
        output_52_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_52_ce0,
        output_52_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_52_we0,
        output_52_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_52_d0,
        output_53_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_53_address0,
        output_53_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_53_ce0,
        output_53_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_53_we0,
        output_53_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_53_d0,
        output_54_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_54_address0,
        output_54_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_54_ce0,
        output_54_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_54_we0,
        output_54_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_54_d0,
        output_55_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_55_address0,
        output_55_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_55_ce0,
        output_55_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_55_we0,
        output_55_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_55_d0,
        output_56_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_56_address0,
        output_56_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_56_ce0,
        output_56_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_56_we0,
        output_56_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_56_d0,
        output_57_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_57_address0,
        output_57_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_57_ce0,
        output_57_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_57_we0,
        output_57_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_57_d0,
        output_58_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_58_address0,
        output_58_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_58_ce0,
        output_58_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_58_we0,
        output_58_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_58_d0,
        output_59_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_59_address0,
        output_59_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_59_ce0,
        output_59_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_59_we0,
        output_59_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_59_d0,
        output_60_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_60_address0,
        output_60_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_60_ce0,
        output_60_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_60_we0,
        output_60_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_60_d0,
        output_61_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_61_address0,
        output_61_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_61_ce0,
        output_61_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_61_we0,
        output_61_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_61_d0,
        output_62_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_62_address0,
        output_62_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_62_ce0,
        output_62_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_62_we0,
        output_62_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_62_d0,
        output_63_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_63_address0,
        output_63_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_63_ce0,
        output_63_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_63_we0,
        output_63_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_63_d0,
        output_64_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_64_address0,
        output_64_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_64_ce0,
        output_64_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_64_we0,
        output_64_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_64_d0,
        output_65_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_65_address0,
        output_65_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_65_ce0,
        output_65_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_65_we0,
        output_65_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_65_d0,
        output_66_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_66_address0,
        output_66_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_66_ce0,
        output_66_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_66_we0,
        output_66_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_66_d0,
        output_67_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_67_address0,
        output_67_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_67_ce0,
        output_67_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_67_we0,
        output_67_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_67_d0,
        output_68_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_68_address0,
        output_68_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_68_ce0,
        output_68_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_68_we0,
        output_68_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_68_d0,
        output_69_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_69_address0,
        output_69_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_69_ce0,
        output_69_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_69_we0,
        output_69_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_69_d0,
        output_70_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_70_address0,
        output_70_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_70_ce0,
        output_70_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_70_we0,
        output_70_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_70_d0,
        output_71_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_71_address0,
        output_71_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_71_ce0,
        output_71_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_71_we0,
        output_71_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_71_d0,
        output_72_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_72_address0,
        output_72_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_72_ce0,
        output_72_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_72_we0,
        output_72_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_72_d0,
        output_73_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_73_address0,
        output_73_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_73_ce0,
        output_73_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_73_we0,
        output_73_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_73_d0,
        output_74_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_74_address0,
        output_74_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_74_ce0,
        output_74_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_74_we0,
        output_74_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_74_d0,
        output_75_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_75_address0,
        output_75_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_75_ce0,
        output_75_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_75_we0,
        output_75_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_75_d0,
        output_76_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_76_address0,
        output_76_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_76_ce0,
        output_76_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_76_we0,
        output_76_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_76_d0,
        output_77_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_77_address0,
        output_77_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_77_ce0,
        output_77_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_77_we0,
        output_77_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_77_d0,
        output_78_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_78_address0,
        output_78_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_78_ce0,
        output_78_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_78_we0,
        output_78_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_78_d0,
        output_79_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_79_address0,
        output_79_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_79_ce0,
        output_79_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_79_we0,
        output_79_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_79_d0,
        output_80_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_80_address0,
        output_80_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_80_ce0,
        output_80_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_80_we0,
        output_80_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_80_d0,
        output_81_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_81_address0,
        output_81_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_81_ce0,
        output_81_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_81_we0,
        output_81_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_81_d0,
        output_82_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_82_address0,
        output_82_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_82_ce0,
        output_82_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_82_we0,
        output_82_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_82_d0,
        output_83_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_83_address0,
        output_83_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_83_ce0,
        output_83_we0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_83_we0,
        output_83_d0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_83_d0,
        frame_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_address0,
        frame_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_ce0,
        frame_q0 => frame_q0,
        frame_1_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_1_address0,
        frame_1_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_1_ce0,
        frame_1_q0 => frame_1_q0,
        frame_2_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_2_address0,
        frame_2_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_2_ce0,
        frame_2_q0 => frame_2_q0,
        frame_3_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_3_address0,
        frame_3_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_3_ce0,
        frame_3_q0 => frame_3_q0,
        frame_4_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_4_address0,
        frame_4_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_4_ce0,
        frame_4_q0 => frame_4_q0,
        frame_5_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_5_address0,
        frame_5_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_5_ce0,
        frame_5_q0 => frame_5_q0,
        frame_6_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_6_address0,
        frame_6_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_6_ce0,
        frame_6_q0 => frame_6_q0,
        frame_7_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_7_address0,
        frame_7_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_7_ce0,
        frame_7_q0 => frame_7_q0,
        frame_8_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_8_address0,
        frame_8_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_8_ce0,
        frame_8_q0 => frame_8_q0,
        frame_9_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_9_address0,
        frame_9_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_9_ce0,
        frame_9_q0 => frame_9_q0,
        frame_10_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_10_address0,
        frame_10_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_10_ce0,
        frame_10_q0 => frame_10_q0,
        frame_11_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_11_address0,
        frame_11_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_11_ce0,
        frame_11_q0 => frame_11_q0,
        frame_12_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_12_address0,
        frame_12_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_12_ce0,
        frame_12_q0 => frame_12_q0,
        frame_13_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_13_address0,
        frame_13_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_13_ce0,
        frame_13_q0 => frame_13_q0,
        frame_14_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_14_address0,
        frame_14_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_14_ce0,
        frame_14_q0 => frame_14_q0,
        frame_15_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_15_address0,
        frame_15_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_15_ce0,
        frame_15_q0 => frame_15_q0,
        frame_16_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_16_address0,
        frame_16_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_16_ce0,
        frame_16_q0 => frame_16_q0,
        frame_17_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_17_address0,
        frame_17_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_17_ce0,
        frame_17_q0 => frame_17_q0,
        frame_18_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_18_address0,
        frame_18_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_18_ce0,
        frame_18_q0 => frame_18_q0,
        frame_19_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_19_address0,
        frame_19_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_19_ce0,
        frame_19_q0 => frame_19_q0,
        frame_20_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_20_address0,
        frame_20_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_20_ce0,
        frame_20_q0 => frame_20_q0,
        frame_21_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_21_address0,
        frame_21_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_21_ce0,
        frame_21_q0 => frame_21_q0,
        frame_22_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_22_address0,
        frame_22_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_22_ce0,
        frame_22_q0 => frame_22_q0,
        frame_23_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_23_address0,
        frame_23_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_23_ce0,
        frame_23_q0 => frame_23_q0,
        frame_24_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_24_address0,
        frame_24_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_24_ce0,
        frame_24_q0 => frame_24_q0,
        frame_25_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_25_address0,
        frame_25_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_25_ce0,
        frame_25_q0 => frame_25_q0,
        frame_26_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_26_address0,
        frame_26_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_26_ce0,
        frame_26_q0 => frame_26_q0,
        frame_27_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_27_address0,
        frame_27_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_27_ce0,
        frame_27_q0 => frame_27_q0,
        frame_28_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_28_address0,
        frame_28_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_28_ce0,
        frame_28_q0 => frame_28_q0,
        frame_29_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_29_address0,
        frame_29_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_29_ce0,
        frame_29_q0 => frame_29_q0,
        frame_30_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_30_address0,
        frame_30_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_30_ce0,
        frame_30_q0 => frame_30_q0,
        frame_31_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_31_address0,
        frame_31_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_31_ce0,
        frame_31_q0 => frame_31_q0,
        frame_32_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_32_address0,
        frame_32_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_32_ce0,
        frame_32_q0 => frame_32_q0,
        frame_33_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_33_address0,
        frame_33_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_33_ce0,
        frame_33_q0 => frame_33_q0,
        frame_34_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_34_address0,
        frame_34_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_34_ce0,
        frame_34_q0 => frame_34_q0,
        frame_35_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_35_address0,
        frame_35_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_35_ce0,
        frame_35_q0 => frame_35_q0,
        frame_36_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_36_address0,
        frame_36_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_36_ce0,
        frame_36_q0 => frame_36_q0,
        frame_37_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_37_address0,
        frame_37_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_37_ce0,
        frame_37_q0 => frame_37_q0,
        frame_38_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_38_address0,
        frame_38_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_38_ce0,
        frame_38_q0 => frame_38_q0,
        frame_39_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_39_address0,
        frame_39_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_39_ce0,
        frame_39_q0 => frame_39_q0,
        frame_40_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_40_address0,
        frame_40_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_40_ce0,
        frame_40_q0 => frame_40_q0,
        frame_41_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_41_address0,
        frame_41_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_41_ce0,
        frame_41_q0 => frame_41_q0,
        frame_42_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_42_address0,
        frame_42_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_42_ce0,
        frame_42_q0 => frame_42_q0,
        frame_43_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_43_address0,
        frame_43_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_43_ce0,
        frame_43_q0 => frame_43_q0,
        frame_44_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_44_address0,
        frame_44_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_44_ce0,
        frame_44_q0 => frame_44_q0,
        frame_45_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_45_address0,
        frame_45_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_45_ce0,
        frame_45_q0 => frame_45_q0,
        frame_46_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_46_address0,
        frame_46_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_46_ce0,
        frame_46_q0 => frame_46_q0,
        frame_47_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_47_address0,
        frame_47_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_47_ce0,
        frame_47_q0 => frame_47_q0,
        frame_48_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_48_address0,
        frame_48_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_48_ce0,
        frame_48_q0 => frame_48_q0,
        frame_49_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_49_address0,
        frame_49_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_49_ce0,
        frame_49_q0 => frame_49_q0,
        frame_50_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_50_address0,
        frame_50_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_50_ce0,
        frame_50_q0 => frame_50_q0,
        frame_51_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_51_address0,
        frame_51_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_51_ce0,
        frame_51_q0 => frame_51_q0,
        frame_52_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_52_address0,
        frame_52_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_52_ce0,
        frame_52_q0 => frame_52_q0,
        frame_53_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_53_address0,
        frame_53_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_53_ce0,
        frame_53_q0 => frame_53_q0,
        frame_54_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_54_address0,
        frame_54_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_54_ce0,
        frame_54_q0 => frame_54_q0,
        frame_55_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_55_address0,
        frame_55_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_55_ce0,
        frame_55_q0 => frame_55_q0,
        frame_56_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_56_address0,
        frame_56_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_56_ce0,
        frame_56_q0 => frame_56_q0,
        frame_57_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_57_address0,
        frame_57_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_57_ce0,
        frame_57_q0 => frame_57_q0,
        frame_58_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_58_address0,
        frame_58_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_58_ce0,
        frame_58_q0 => frame_58_q0,
        frame_59_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_59_address0,
        frame_59_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_59_ce0,
        frame_59_q0 => frame_59_q0,
        frame_60_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_60_address0,
        frame_60_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_60_ce0,
        frame_60_q0 => frame_60_q0,
        frame_61_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_61_address0,
        frame_61_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_61_ce0,
        frame_61_q0 => frame_61_q0,
        frame_62_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_62_address0,
        frame_62_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_62_ce0,
        frame_62_q0 => frame_62_q0,
        frame_63_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_63_address0,
        frame_63_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_63_ce0,
        frame_63_q0 => frame_63_q0,
        frame_64_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_64_address0,
        frame_64_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_64_ce0,
        frame_64_q0 => frame_64_q0,
        frame_65_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_65_address0,
        frame_65_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_65_ce0,
        frame_65_q0 => frame_65_q0,
        frame_66_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_66_address0,
        frame_66_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_66_ce0,
        frame_66_q0 => frame_66_q0,
        frame_67_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_67_address0,
        frame_67_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_67_ce0,
        frame_67_q0 => frame_67_q0,
        frame_68_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_68_address0,
        frame_68_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_68_ce0,
        frame_68_q0 => frame_68_q0,
        frame_69_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_69_address0,
        frame_69_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_69_ce0,
        frame_69_q0 => frame_69_q0,
        frame_70_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_70_address0,
        frame_70_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_70_ce0,
        frame_70_q0 => frame_70_q0,
        frame_71_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_71_address0,
        frame_71_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_71_ce0,
        frame_71_q0 => frame_71_q0,
        frame_72_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_72_address0,
        frame_72_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_72_ce0,
        frame_72_q0 => frame_72_q0,
        frame_73_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_73_address0,
        frame_73_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_73_ce0,
        frame_73_q0 => frame_73_q0,
        frame_74_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_74_address0,
        frame_74_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_74_ce0,
        frame_74_q0 => frame_74_q0,
        frame_75_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_75_address0,
        frame_75_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_75_ce0,
        frame_75_q0 => frame_75_q0,
        frame_76_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_76_address0,
        frame_76_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_76_ce0,
        frame_76_q0 => frame_76_q0,
        frame_77_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_77_address0,
        frame_77_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_77_ce0,
        frame_77_q0 => frame_77_q0,
        frame_78_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_78_address0,
        frame_78_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_78_ce0,
        frame_78_q0 => frame_78_q0,
        frame_79_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_79_address0,
        frame_79_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_79_ce0,
        frame_79_q0 => frame_79_q0,
        frame_80_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_80_address0,
        frame_80_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_80_ce0,
        frame_80_q0 => frame_80_q0,
        frame_81_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_81_address0,
        frame_81_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_81_ce0,
        frame_81_q0 => frame_81_q0,
        frame_82_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_82_address0,
        frame_82_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_82_ce0,
        frame_82_q0 => frame_82_q0,
        frame_83_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_83_address0,
        frame_83_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_83_ce0,
        frame_83_q0 => frame_83_q0,
        frame_84_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_84_address0,
        frame_84_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_84_ce0,
        frame_84_q0 => frame_84_q0,
        frame_85_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_85_address0,
        frame_85_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_85_ce0,
        frame_85_q0 => frame_85_q0,
        frame_86_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_86_address0,
        frame_86_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_86_ce0,
        frame_86_q0 => frame_86_q0,
        frame_87_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_87_address0,
        frame_87_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_87_ce0,
        frame_87_q0 => frame_87_q0,
        frame_88_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_88_address0,
        frame_88_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_88_ce0,
        frame_88_q0 => frame_88_q0,
        frame_89_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_89_address0,
        frame_89_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_89_ce0,
        frame_89_q0 => frame_89_q0,
        frame_90_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_90_address0,
        frame_90_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_90_ce0,
        frame_90_q0 => frame_90_q0,
        frame_91_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_91_address0,
        frame_91_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_91_ce0,
        frame_91_q0 => frame_91_q0,
        frame_92_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_92_address0,
        frame_92_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_92_ce0,
        frame_92_q0 => frame_92_q0,
        frame_93_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_93_address0,
        frame_93_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_93_ce0,
        frame_93_q0 => frame_93_q0,
        frame_94_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_94_address0,
        frame_94_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_94_ce0,
        frame_94_q0 => frame_94_q0,
        frame_95_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_95_address0,
        frame_95_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_95_ce0,
        frame_95_q0 => frame_95_q0,
        frame_96_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_96_address0,
        frame_96_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_96_ce0,
        frame_96_q0 => frame_96_q0,
        frame_97_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_97_address0,
        frame_97_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_97_ce0,
        frame_97_q0 => frame_97_q0,
        frame_98_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_98_address0,
        frame_98_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_98_ce0,
        frame_98_q0 => frame_98_q0,
        frame_99_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_99_address0,
        frame_99_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_99_ce0,
        frame_99_q0 => frame_99_q0,
        frame_100_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_100_address0,
        frame_100_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_100_ce0,
        frame_100_q0 => frame_100_q0,
        frame_101_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_101_address0,
        frame_101_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_101_ce0,
        frame_101_q0 => frame_101_q0,
        frame_102_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_102_address0,
        frame_102_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_102_ce0,
        frame_102_q0 => frame_102_q0,
        frame_103_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_103_address0,
        frame_103_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_103_ce0,
        frame_103_q0 => frame_103_q0,
        frame_104_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_104_address0,
        frame_104_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_104_ce0,
        frame_104_q0 => frame_104_q0,
        frame_105_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_105_address0,
        frame_105_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_105_ce0,
        frame_105_q0 => frame_105_q0,
        frame_106_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_106_address0,
        frame_106_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_106_ce0,
        frame_106_q0 => frame_106_q0,
        frame_107_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_107_address0,
        frame_107_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_107_ce0,
        frame_107_q0 => frame_107_q0,
        frame_108_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_108_address0,
        frame_108_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_108_ce0,
        frame_108_q0 => frame_108_q0,
        frame_109_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_109_address0,
        frame_109_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_109_ce0,
        frame_109_q0 => frame_109_q0,
        frame_110_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_110_address0,
        frame_110_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_110_ce0,
        frame_110_q0 => frame_110_q0,
        frame_111_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_111_address0,
        frame_111_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_111_ce0,
        frame_111_q0 => frame_111_q0,
        frame_112_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_112_address0,
        frame_112_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_112_ce0,
        frame_112_q0 => frame_112_q0,
        frame_113_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_113_address0,
        frame_113_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_113_ce0,
        frame_113_q0 => frame_113_q0,
        frame_114_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_114_address0,
        frame_114_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_114_ce0,
        frame_114_q0 => frame_114_q0,
        frame_115_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_115_address0,
        frame_115_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_115_ce0,
        frame_115_q0 => frame_115_q0,
        frame_116_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_116_address0,
        frame_116_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_116_ce0,
        frame_116_q0 => frame_116_q0,
        frame_117_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_117_address0,
        frame_117_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_117_ce0,
        frame_117_q0 => frame_117_q0,
        frame_118_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_118_address0,
        frame_118_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_118_ce0,
        frame_118_q0 => frame_118_q0,
        frame_119_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_119_address0,
        frame_119_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_119_ce0,
        frame_119_q0 => frame_119_q0,
        frame_120_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_120_address0,
        frame_120_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_120_ce0,
        frame_120_q0 => frame_120_q0,
        frame_121_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_121_address0,
        frame_121_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_121_ce0,
        frame_121_q0 => frame_121_q0,
        frame_122_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_122_address0,
        frame_122_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_122_ce0,
        frame_122_q0 => frame_122_q0,
        frame_123_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_123_address0,
        frame_123_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_123_ce0,
        frame_123_q0 => frame_123_q0,
        frame_124_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_124_address0,
        frame_124_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_124_ce0,
        frame_124_q0 => frame_124_q0,
        frame_125_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_125_address0,
        frame_125_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_125_ce0,
        frame_125_q0 => frame_125_q0,
        frame_126_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_126_address0,
        frame_126_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_126_ce0,
        frame_126_q0 => frame_126_q0,
        frame_127_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_127_address0,
        frame_127_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_127_ce0,
        frame_127_q0 => frame_127_q0,
        frame_128_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_128_address0,
        frame_128_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_128_ce0,
        frame_128_q0 => frame_128_q0,
        frame_129_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_129_address0,
        frame_129_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_129_ce0,
        frame_129_q0 => frame_129_q0,
        frame_130_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_130_address0,
        frame_130_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_130_ce0,
        frame_130_q0 => frame_130_q0,
        frame_131_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_131_address0,
        frame_131_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_131_ce0,
        frame_131_q0 => frame_131_q0,
        frame_132_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_132_address0,
        frame_132_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_132_ce0,
        frame_132_q0 => frame_132_q0,
        frame_133_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_133_address0,
        frame_133_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_133_ce0,
        frame_133_q0 => frame_133_q0,
        frame_134_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_134_address0,
        frame_134_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_134_ce0,
        frame_134_q0 => frame_134_q0,
        frame_135_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_135_address0,
        frame_135_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_135_ce0,
        frame_135_q0 => frame_135_q0,
        frame_136_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_136_address0,
        frame_136_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_136_ce0,
        frame_136_q0 => frame_136_q0,
        frame_137_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_137_address0,
        frame_137_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_137_ce0,
        frame_137_q0 => frame_137_q0,
        frame_138_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_138_address0,
        frame_138_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_138_ce0,
        frame_138_q0 => frame_138_q0,
        frame_139_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_139_address0,
        frame_139_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_139_ce0,
        frame_139_q0 => frame_139_q0,
        frame_140_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_140_address0,
        frame_140_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_140_ce0,
        frame_140_q0 => frame_140_q0,
        frame_141_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_141_address0,
        frame_141_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_141_ce0,
        frame_141_q0 => frame_141_q0,
        frame_142_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_142_address0,
        frame_142_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_142_ce0,
        frame_142_q0 => frame_142_q0,
        frame_143_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_143_address0,
        frame_143_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_143_ce0,
        frame_143_q0 => frame_143_q0,
        frame_144_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_144_address0,
        frame_144_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_144_ce0,
        frame_144_q0 => frame_144_q0,
        frame_145_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_145_address0,
        frame_145_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_145_ce0,
        frame_145_q0 => frame_145_q0,
        frame_146_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_146_address0,
        frame_146_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_146_ce0,
        frame_146_q0 => frame_146_q0,
        frame_147_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_147_address0,
        frame_147_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_147_ce0,
        frame_147_q0 => frame_147_q0,
        frame_148_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_148_address0,
        frame_148_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_148_ce0,
        frame_148_q0 => frame_148_q0,
        frame_149_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_149_address0,
        frame_149_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_149_ce0,
        frame_149_q0 => frame_149_q0,
        frame_150_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_150_address0,
        frame_150_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_150_ce0,
        frame_150_q0 => frame_150_q0,
        frame_151_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_151_address0,
        frame_151_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_151_ce0,
        frame_151_q0 => frame_151_q0,
        frame_152_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_152_address0,
        frame_152_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_152_ce0,
        frame_152_q0 => frame_152_q0,
        frame_153_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_153_address0,
        frame_153_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_153_ce0,
        frame_153_q0 => frame_153_q0,
        frame_154_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_154_address0,
        frame_154_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_154_ce0,
        frame_154_q0 => frame_154_q0,
        frame_155_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_155_address0,
        frame_155_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_155_ce0,
        frame_155_q0 => frame_155_q0,
        frame_156_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_156_address0,
        frame_156_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_156_ce0,
        frame_156_q0 => frame_156_q0,
        frame_157_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_157_address0,
        frame_157_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_157_ce0,
        frame_157_q0 => frame_157_q0,
        frame_158_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_158_address0,
        frame_158_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_158_ce0,
        frame_158_q0 => frame_158_q0,
        frame_159_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_159_address0,
        frame_159_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_159_ce0,
        frame_159_q0 => frame_159_q0,
        frame_160_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_160_address0,
        frame_160_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_160_ce0,
        frame_160_q0 => frame_160_q0,
        frame_161_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_161_address0,
        frame_161_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_161_ce0,
        frame_161_q0 => frame_161_q0,
        frame_162_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_162_address0,
        frame_162_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_162_ce0,
        frame_162_q0 => frame_162_q0,
        frame_163_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_163_address0,
        frame_163_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_163_ce0,
        frame_163_q0 => frame_163_q0,
        frame_164_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_164_address0,
        frame_164_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_164_ce0,
        frame_164_q0 => frame_164_q0,
        frame_165_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_165_address0,
        frame_165_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_165_ce0,
        frame_165_q0 => frame_165_q0,
        frame_166_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_166_address0,
        frame_166_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_166_ce0,
        frame_166_q0 => frame_166_q0,
        frame_167_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_167_address0,
        frame_167_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_167_ce0,
        frame_167_q0 => frame_167_q0,
        frame_168_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_168_address0,
        frame_168_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_168_ce0,
        frame_168_q0 => frame_168_q0,
        frame_169_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_169_address0,
        frame_169_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_169_ce0,
        frame_169_q0 => frame_169_q0,
        frame_170_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_170_address0,
        frame_170_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_170_ce0,
        frame_170_q0 => frame_170_q0,
        frame_171_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_171_address0,
        frame_171_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_171_ce0,
        frame_171_q0 => frame_171_q0,
        frame_172_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_172_address0,
        frame_172_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_172_ce0,
        frame_172_q0 => frame_172_q0,
        frame_173_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_173_address0,
        frame_173_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_173_ce0,
        frame_173_q0 => frame_173_q0,
        frame_174_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_174_address0,
        frame_174_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_174_ce0,
        frame_174_q0 => frame_174_q0,
        frame_175_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_175_address0,
        frame_175_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_175_ce0,
        frame_175_q0 => frame_175_q0,
        frame_176_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_176_address0,
        frame_176_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_176_ce0,
        frame_176_q0 => frame_176_q0,
        frame_177_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_177_address0,
        frame_177_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_177_ce0,
        frame_177_q0 => frame_177_q0,
        frame_178_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_178_address0,
        frame_178_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_178_ce0,
        frame_178_q0 => frame_178_q0,
        frame_179_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_179_address0,
        frame_179_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_179_ce0,
        frame_179_q0 => frame_179_q0,
        frame_180_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_180_address0,
        frame_180_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_180_ce0,
        frame_180_q0 => frame_180_q0,
        frame_181_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_181_address0,
        frame_181_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_181_ce0,
        frame_181_q0 => frame_181_q0,
        frame_182_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_182_address0,
        frame_182_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_182_ce0,
        frame_182_q0 => frame_182_q0,
        frame_183_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_183_address0,
        frame_183_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_183_ce0,
        frame_183_q0 => frame_183_q0,
        frame_184_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_184_address0,
        frame_184_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_184_ce0,
        frame_184_q0 => frame_184_q0,
        frame_185_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_185_address0,
        frame_185_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_185_ce0,
        frame_185_q0 => frame_185_q0,
        frame_186_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_186_address0,
        frame_186_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_186_ce0,
        frame_186_q0 => frame_186_q0,
        frame_187_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_187_address0,
        frame_187_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_187_ce0,
        frame_187_q0 => frame_187_q0,
        frame_188_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_188_address0,
        frame_188_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_188_ce0,
        frame_188_q0 => frame_188_q0,
        frame_189_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_189_address0,
        frame_189_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_189_ce0,
        frame_189_q0 => frame_189_q0,
        frame_190_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_190_address0,
        frame_190_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_190_ce0,
        frame_190_q0 => frame_190_q0,
        frame_191_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_191_address0,
        frame_191_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_191_ce0,
        frame_191_q0 => frame_191_q0,
        frame_192_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_192_address0,
        frame_192_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_192_ce0,
        frame_192_q0 => frame_192_q0,
        frame_193_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_193_address0,
        frame_193_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_193_ce0,
        frame_193_q0 => frame_193_q0,
        frame_194_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_194_address0,
        frame_194_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_194_ce0,
        frame_194_q0 => frame_194_q0,
        frame_195_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_195_address0,
        frame_195_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_195_ce0,
        frame_195_q0 => frame_195_q0,
        frame_196_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_196_address0,
        frame_196_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_196_ce0,
        frame_196_q0 => frame_196_q0,
        frame_197_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_197_address0,
        frame_197_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_197_ce0,
        frame_197_q0 => frame_197_q0,
        frame_198_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_198_address0,
        frame_198_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_198_ce0,
        frame_198_q0 => frame_198_q0,
        frame_199_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_199_address0,
        frame_199_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_199_ce0,
        frame_199_q0 => frame_199_q0,
        frame_200_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_200_address0,
        frame_200_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_200_ce0,
        frame_200_q0 => frame_200_q0,
        frame_201_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_201_address0,
        frame_201_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_201_ce0,
        frame_201_q0 => frame_201_q0,
        frame_202_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_202_address0,
        frame_202_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_202_ce0,
        frame_202_q0 => frame_202_q0,
        frame_203_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_203_address0,
        frame_203_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_203_ce0,
        frame_203_q0 => frame_203_q0,
        frame_204_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_204_address0,
        frame_204_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_204_ce0,
        frame_204_q0 => frame_204_q0,
        frame_205_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_205_address0,
        frame_205_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_205_ce0,
        frame_205_q0 => frame_205_q0,
        frame_206_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_206_address0,
        frame_206_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_206_ce0,
        frame_206_q0 => frame_206_q0,
        frame_207_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_207_address0,
        frame_207_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_207_ce0,
        frame_207_q0 => frame_207_q0,
        frame_208_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_208_address0,
        frame_208_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_208_ce0,
        frame_208_q0 => frame_208_q0,
        frame_209_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_209_address0,
        frame_209_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_209_ce0,
        frame_209_q0 => frame_209_q0,
        frame_210_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_210_address0,
        frame_210_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_210_ce0,
        frame_210_q0 => frame_210_q0,
        frame_211_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_211_address0,
        frame_211_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_211_ce0,
        frame_211_q0 => frame_211_q0,
        frame_212_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_212_address0,
        frame_212_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_212_ce0,
        frame_212_q0 => frame_212_q0,
        frame_213_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_213_address0,
        frame_213_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_213_ce0,
        frame_213_q0 => frame_213_q0,
        frame_214_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_214_address0,
        frame_214_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_214_ce0,
        frame_214_q0 => frame_214_q0,
        frame_215_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_215_address0,
        frame_215_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_215_ce0,
        frame_215_q0 => frame_215_q0,
        frame_216_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_216_address0,
        frame_216_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_216_ce0,
        frame_216_q0 => frame_216_q0,
        frame_217_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_217_address0,
        frame_217_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_217_ce0,
        frame_217_q0 => frame_217_q0,
        frame_218_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_218_address0,
        frame_218_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_218_ce0,
        frame_218_q0 => frame_218_q0,
        frame_219_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_219_address0,
        frame_219_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_219_ce0,
        frame_219_q0 => frame_219_q0,
        frame_220_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_220_address0,
        frame_220_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_220_ce0,
        frame_220_q0 => frame_220_q0,
        frame_221_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_221_address0,
        frame_221_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_221_ce0,
        frame_221_q0 => frame_221_q0,
        frame_222_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_222_address0,
        frame_222_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_222_ce0,
        frame_222_q0 => frame_222_q0,
        frame_223_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_223_address0,
        frame_223_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_223_ce0,
        frame_223_q0 => frame_223_q0,
        frame_224_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_224_address0,
        frame_224_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_224_ce0,
        frame_224_q0 => frame_224_q0,
        frame_225_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_225_address0,
        frame_225_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_225_ce0,
        frame_225_q0 => frame_225_q0,
        frame_226_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_226_address0,
        frame_226_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_226_ce0,
        frame_226_q0 => frame_226_q0,
        frame_227_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_227_address0,
        frame_227_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_227_ce0,
        frame_227_q0 => frame_227_q0,
        frame_228_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_228_address0,
        frame_228_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_228_ce0,
        frame_228_q0 => frame_228_q0,
        frame_229_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_229_address0,
        frame_229_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_229_ce0,
        frame_229_q0 => frame_229_q0,
        frame_230_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_230_address0,
        frame_230_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_230_ce0,
        frame_230_q0 => frame_230_q0,
        frame_231_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_231_address0,
        frame_231_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_231_ce0,
        frame_231_q0 => frame_231_q0,
        frame_232_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_232_address0,
        frame_232_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_232_ce0,
        frame_232_q0 => frame_232_q0,
        frame_233_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_233_address0,
        frame_233_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_233_ce0,
        frame_233_q0 => frame_233_q0,
        frame_234_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_234_address0,
        frame_234_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_234_ce0,
        frame_234_q0 => frame_234_q0,
        frame_235_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_235_address0,
        frame_235_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_235_ce0,
        frame_235_q0 => frame_235_q0,
        frame_236_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_236_address0,
        frame_236_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_236_ce0,
        frame_236_q0 => frame_236_q0,
        frame_237_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_237_address0,
        frame_237_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_237_ce0,
        frame_237_q0 => frame_237_q0,
        frame_238_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_238_address0,
        frame_238_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_238_ce0,
        frame_238_q0 => frame_238_q0,
        frame_239_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_239_address0,
        frame_239_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_239_ce0,
        frame_239_q0 => frame_239_q0,
        frame_240_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_240_address0,
        frame_240_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_240_ce0,
        frame_240_q0 => frame_240_q0,
        frame_241_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_241_address0,
        frame_241_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_241_ce0,
        frame_241_q0 => frame_241_q0,
        frame_242_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_242_address0,
        frame_242_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_242_ce0,
        frame_242_q0 => frame_242_q0,
        frame_243_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_243_address0,
        frame_243_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_243_ce0,
        frame_243_q0 => frame_243_q0,
        frame_244_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_244_address0,
        frame_244_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_244_ce0,
        frame_244_q0 => frame_244_q0,
        frame_245_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_245_address0,
        frame_245_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_245_ce0,
        frame_245_q0 => frame_245_q0,
        frame_246_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_246_address0,
        frame_246_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_246_ce0,
        frame_246_q0 => frame_246_q0,
        frame_247_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_247_address0,
        frame_247_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_247_ce0,
        frame_247_q0 => frame_247_q0,
        frame_248_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_248_address0,
        frame_248_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_248_ce0,
        frame_248_q0 => frame_248_q0,
        frame_249_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_249_address0,
        frame_249_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_249_ce0,
        frame_249_q0 => frame_249_q0,
        frame_250_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_250_address0,
        frame_250_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_250_ce0,
        frame_250_q0 => frame_250_q0,
        frame_251_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_251_address0,
        frame_251_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_251_ce0,
        frame_251_q0 => frame_251_q0,
        frame_252_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_252_address0,
        frame_252_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_252_ce0,
        frame_252_q0 => frame_252_q0,
        frame_253_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_253_address0,
        frame_253_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_253_ce0,
        frame_253_q0 => frame_253_q0,
        frame_254_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_254_address0,
        frame_254_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_254_ce0,
        frame_254_q0 => frame_254_q0);

    grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201 : component sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_ap_start,
        ap_done => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_ap_done,
        ap_idle => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_ap_idle,
        ap_ready => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_ap_ready,
        M_AXIS_TREADY => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TREADY,
        M_AXIS_TDATA => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TDATA,
        M_AXIS_TVALID => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TVALID,
        M_AXIS_TKEEP => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TKEEP,
        M_AXIS_TSTRB => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TSTRB,
        M_AXIS_TLAST => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TLAST,
        output_r_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_r_address0,
        output_r_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_r_ce0,
        output_r_q0 => output_q0,
        output_1_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_1_address0,
        output_1_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_1_ce0,
        output_1_q0 => output_1_q0,
        output_2_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_2_address0,
        output_2_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_2_ce0,
        output_2_q0 => output_2_q0,
        output_3_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_3_address0,
        output_3_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_3_ce0,
        output_3_q0 => output_3_q0,
        output_4_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_4_address0,
        output_4_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_4_ce0,
        output_4_q0 => output_4_q0,
        output_5_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_5_address0,
        output_5_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_5_ce0,
        output_5_q0 => output_5_q0,
        output_6_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_6_address0,
        output_6_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_6_ce0,
        output_6_q0 => output_6_q0,
        output_7_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_7_address0,
        output_7_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_7_ce0,
        output_7_q0 => output_7_q0,
        output_8_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_8_address0,
        output_8_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_8_ce0,
        output_8_q0 => output_8_q0,
        output_9_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_9_address0,
        output_9_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_9_ce0,
        output_9_q0 => output_9_q0,
        output_10_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_10_address0,
        output_10_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_10_ce0,
        output_10_q0 => output_10_q0,
        output_11_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_11_address0,
        output_11_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_11_ce0,
        output_11_q0 => output_11_q0,
        output_12_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_12_address0,
        output_12_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_12_ce0,
        output_12_q0 => output_12_q0,
        output_13_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_13_address0,
        output_13_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_13_ce0,
        output_13_q0 => output_13_q0,
        output_14_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_14_address0,
        output_14_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_14_ce0,
        output_14_q0 => output_14_q0,
        output_15_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_15_address0,
        output_15_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_15_ce0,
        output_15_q0 => output_15_q0,
        output_16_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_16_address0,
        output_16_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_16_ce0,
        output_16_q0 => output_16_q0,
        output_17_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_17_address0,
        output_17_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_17_ce0,
        output_17_q0 => output_17_q0,
        output_18_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_18_address0,
        output_18_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_18_ce0,
        output_18_q0 => output_18_q0,
        output_19_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_19_address0,
        output_19_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_19_ce0,
        output_19_q0 => output_19_q0,
        output_20_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_20_address0,
        output_20_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_20_ce0,
        output_20_q0 => output_20_q0,
        output_21_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_21_address0,
        output_21_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_21_ce0,
        output_21_q0 => output_21_q0,
        output_22_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_22_address0,
        output_22_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_22_ce0,
        output_22_q0 => output_22_q0,
        output_23_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_23_address0,
        output_23_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_23_ce0,
        output_23_q0 => output_23_q0,
        output_24_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_24_address0,
        output_24_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_24_ce0,
        output_24_q0 => output_24_q0,
        output_25_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_25_address0,
        output_25_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_25_ce0,
        output_25_q0 => output_25_q0,
        output_26_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_26_address0,
        output_26_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_26_ce0,
        output_26_q0 => output_26_q0,
        output_27_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_27_address0,
        output_27_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_27_ce0,
        output_27_q0 => output_27_q0,
        output_28_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_28_address0,
        output_28_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_28_ce0,
        output_28_q0 => output_28_q0,
        output_29_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_29_address0,
        output_29_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_29_ce0,
        output_29_q0 => output_29_q0,
        output_30_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_30_address0,
        output_30_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_30_ce0,
        output_30_q0 => output_30_q0,
        output_31_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_31_address0,
        output_31_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_31_ce0,
        output_31_q0 => output_31_q0,
        output_32_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_32_address0,
        output_32_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_32_ce0,
        output_32_q0 => output_32_q0,
        output_33_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_33_address0,
        output_33_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_33_ce0,
        output_33_q0 => output_33_q0,
        output_34_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_34_address0,
        output_34_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_34_ce0,
        output_34_q0 => output_34_q0,
        output_35_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_35_address0,
        output_35_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_35_ce0,
        output_35_q0 => output_35_q0,
        output_36_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_36_address0,
        output_36_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_36_ce0,
        output_36_q0 => output_36_q0,
        output_37_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_37_address0,
        output_37_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_37_ce0,
        output_37_q0 => output_37_q0,
        output_38_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_38_address0,
        output_38_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_38_ce0,
        output_38_q0 => output_38_q0,
        output_39_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_39_address0,
        output_39_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_39_ce0,
        output_39_q0 => output_39_q0,
        output_40_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_40_address0,
        output_40_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_40_ce0,
        output_40_q0 => output_40_q0,
        output_41_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_41_address0,
        output_41_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_41_ce0,
        output_41_q0 => output_41_q0,
        output_42_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_42_address0,
        output_42_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_42_ce0,
        output_42_q0 => output_42_q0,
        output_43_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_43_address0,
        output_43_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_43_ce0,
        output_43_q0 => output_43_q0,
        output_44_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_44_address0,
        output_44_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_44_ce0,
        output_44_q0 => output_44_q0,
        output_45_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_45_address0,
        output_45_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_45_ce0,
        output_45_q0 => output_45_q0,
        output_46_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_46_address0,
        output_46_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_46_ce0,
        output_46_q0 => output_46_q0,
        output_47_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_47_address0,
        output_47_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_47_ce0,
        output_47_q0 => output_47_q0,
        output_48_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_48_address0,
        output_48_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_48_ce0,
        output_48_q0 => output_48_q0,
        output_49_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_49_address0,
        output_49_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_49_ce0,
        output_49_q0 => output_49_q0,
        output_50_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_50_address0,
        output_50_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_50_ce0,
        output_50_q0 => output_50_q0,
        output_51_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_51_address0,
        output_51_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_51_ce0,
        output_51_q0 => output_51_q0,
        output_52_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_52_address0,
        output_52_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_52_ce0,
        output_52_q0 => output_52_q0,
        output_53_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_53_address0,
        output_53_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_53_ce0,
        output_53_q0 => output_53_q0,
        output_54_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_54_address0,
        output_54_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_54_ce0,
        output_54_q0 => output_54_q0,
        output_55_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_55_address0,
        output_55_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_55_ce0,
        output_55_q0 => output_55_q0,
        output_56_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_56_address0,
        output_56_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_56_ce0,
        output_56_q0 => output_56_q0,
        output_57_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_57_address0,
        output_57_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_57_ce0,
        output_57_q0 => output_57_q0,
        output_58_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_58_address0,
        output_58_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_58_ce0,
        output_58_q0 => output_58_q0,
        output_59_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_59_address0,
        output_59_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_59_ce0,
        output_59_q0 => output_59_q0,
        output_60_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_60_address0,
        output_60_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_60_ce0,
        output_60_q0 => output_60_q0,
        output_61_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_61_address0,
        output_61_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_61_ce0,
        output_61_q0 => output_61_q0,
        output_62_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_62_address0,
        output_62_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_62_ce0,
        output_62_q0 => output_62_q0,
        output_63_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_63_address0,
        output_63_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_63_ce0,
        output_63_q0 => output_63_q0,
        output_64_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_64_address0,
        output_64_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_64_ce0,
        output_64_q0 => output_64_q0,
        output_65_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_65_address0,
        output_65_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_65_ce0,
        output_65_q0 => output_65_q0,
        output_66_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_66_address0,
        output_66_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_66_ce0,
        output_66_q0 => output_66_q0,
        output_67_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_67_address0,
        output_67_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_67_ce0,
        output_67_q0 => output_67_q0,
        output_68_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_68_address0,
        output_68_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_68_ce0,
        output_68_q0 => output_68_q0,
        output_69_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_69_address0,
        output_69_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_69_ce0,
        output_69_q0 => output_69_q0,
        output_70_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_70_address0,
        output_70_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_70_ce0,
        output_70_q0 => output_70_q0,
        output_71_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_71_address0,
        output_71_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_71_ce0,
        output_71_q0 => output_71_q0,
        output_72_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_72_address0,
        output_72_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_72_ce0,
        output_72_q0 => output_72_q0,
        output_73_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_73_address0,
        output_73_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_73_ce0,
        output_73_q0 => output_73_q0,
        output_74_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_74_address0,
        output_74_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_74_ce0,
        output_74_q0 => output_74_q0,
        output_75_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_75_address0,
        output_75_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_75_ce0,
        output_75_q0 => output_75_q0,
        output_76_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_76_address0,
        output_76_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_76_ce0,
        output_76_q0 => output_76_q0,
        output_77_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_77_address0,
        output_77_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_77_ce0,
        output_77_q0 => output_77_q0,
        output_78_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_78_address0,
        output_78_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_78_ce0,
        output_78_q0 => output_78_q0,
        output_79_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_79_address0,
        output_79_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_79_ce0,
        output_79_q0 => output_79_q0,
        output_80_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_80_address0,
        output_80_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_80_ce0,
        output_80_q0 => output_80_q0,
        output_81_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_81_address0,
        output_81_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_81_ce0,
        output_81_q0 => output_81_q0,
        output_82_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_82_address0,
        output_82_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_82_ce0,
        output_82_q0 => output_82_q0,
        output_83_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_83_address0,
        output_83_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_83_ce0,
        output_83_q0 => output_83_q0,
        output_84_address0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_84_address0,
        output_84_ce0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_84_ce0,
        output_84_q0 => output_84_q0);

    regslice_both_S_AXIS_V_data_V_U : component sobel_hls_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => S_AXIS_TDATA,
        vld_in => S_AXIS_TVALID,
        ack_in => regslice_both_S_AXIS_V_data_V_U_ack_in,
        data_out => S_AXIS_TDATA_int_regslice,
        vld_out => S_AXIS_TVALID_int_regslice,
        ack_out => S_AXIS_TREADY_int_regslice,
        apdone_blk => regslice_both_S_AXIS_V_data_V_U_apdone_blk);

    regslice_both_S_AXIS_V_keep_V_U : component sobel_hls_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => S_AXIS_TKEEP,
        vld_in => S_AXIS_TVALID,
        ack_in => regslice_both_S_AXIS_V_keep_V_U_ack_in,
        data_out => S_AXIS_TKEEP_int_regslice,
        vld_out => regslice_both_S_AXIS_V_keep_V_U_vld_out,
        ack_out => S_AXIS_TREADY_int_regslice,
        apdone_blk => regslice_both_S_AXIS_V_keep_V_U_apdone_blk);

    regslice_both_S_AXIS_V_strb_V_U : component sobel_hls_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => S_AXIS_TSTRB,
        vld_in => S_AXIS_TVALID,
        ack_in => regslice_both_S_AXIS_V_strb_V_U_ack_in,
        data_out => S_AXIS_TSTRB_int_regslice,
        vld_out => regslice_both_S_AXIS_V_strb_V_U_vld_out,
        ack_out => S_AXIS_TREADY_int_regslice,
        apdone_blk => regslice_both_S_AXIS_V_strb_V_U_apdone_blk);

    regslice_both_S_AXIS_V_last_V_U : component sobel_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => S_AXIS_TLAST,
        vld_in => S_AXIS_TVALID,
        ack_in => regslice_both_S_AXIS_V_last_V_U_ack_in,
        data_out => S_AXIS_TLAST_int_regslice,
        vld_out => regslice_both_S_AXIS_V_last_V_U_vld_out,
        ack_out => S_AXIS_TREADY_int_regslice,
        apdone_blk => regslice_both_S_AXIS_V_last_V_U_apdone_blk);

    regslice_both_M_AXIS_V_data_V_U : component sobel_hls_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TDATA,
        vld_in => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TVALID,
        ack_in => M_AXIS_TREADY_int_regslice,
        data_out => M_AXIS_TDATA,
        vld_out => regslice_both_M_AXIS_V_data_V_U_vld_out,
        ack_out => M_AXIS_TREADY,
        apdone_blk => regslice_both_M_AXIS_V_data_V_U_apdone_blk);

    regslice_both_M_AXIS_V_keep_V_U : component sobel_hls_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TKEEP,
        vld_in => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TVALID,
        ack_in => regslice_both_M_AXIS_V_keep_V_U_ack_in_dummy,
        data_out => M_AXIS_TKEEP,
        vld_out => regslice_both_M_AXIS_V_keep_V_U_vld_out,
        ack_out => M_AXIS_TREADY,
        apdone_blk => regslice_both_M_AXIS_V_keep_V_U_apdone_blk);

    regslice_both_M_AXIS_V_strb_V_U : component sobel_hls_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TSTRB,
        vld_in => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TVALID,
        ack_in => regslice_both_M_AXIS_V_strb_V_U_ack_in_dummy,
        data_out => M_AXIS_TSTRB,
        vld_out => regslice_both_M_AXIS_V_strb_V_U_vld_out,
        ack_out => M_AXIS_TREADY,
        apdone_blk => regslice_both_M_AXIS_V_strb_V_U_apdone_blk);

    regslice_both_M_AXIS_V_last_V_U : component sobel_hls_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TLAST,
        vld_in => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TVALID,
        ack_in => regslice_both_M_AXIS_V_last_V_U_ack_in_dummy,
        data_out => M_AXIS_TLAST,
        vld_out => regslice_both_M_AXIS_V_last_V_U_vld_out,
        ack_out => M_AXIS_TREADY,
        apdone_blk => regslice_both_M_AXIS_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_sobel_hls_Pipeline_1_fu_1418_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_sobel_hls_Pipeline_1_fu_1418_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    grp_sobel_hls_Pipeline_1_fu_1418_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sobel_hls_Pipeline_1_fu_1418_ap_ready = ap_const_logic_1)) then 
                    grp_sobel_hls_Pipeline_1_fu_1418_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_ap_ready = ap_const_logic_1)) then 
                    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_ready = ap_const_logic_1)) then 
                    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_ap_ready = ap_const_logic_1)) then 
                    grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (grp_sobel_hls_Pipeline_1_fu_1418_ap_done, grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_ap_done, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_done, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_ap_done, ap_CS_fsm, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, regslice_both_M_AXIS_V_data_V_U_apdone_blk, ap_CS_fsm_state9)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                if (((grp_sobel_hls_Pipeline_1_fu_1418_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((regslice_both_M_AXIS_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    M_AXIS_TVALID <= regslice_both_M_AXIS_V_data_V_U_vld_out;
    M_AXIS_TVALID_int_regslice <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TVALID;
    S_AXIS_TREADY <= regslice_both_S_AXIS_V_data_V_U_ack_in;

    S_AXIS_TREADY_int_regslice_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_S_AXIS_TREADY, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            S_AXIS_TREADY_int_regslice <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_S_AXIS_TREADY;
        else 
            S_AXIS_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state1_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_ap_done)
    begin
        if ((grp_sobel_hls_Pipeline_1_fu_1418_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_ap_done)
    begin
        if ((grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_done)
    begin
        if ((grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_ap_done)
    begin
        if ((grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(regslice_both_M_AXIS_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_M_AXIS_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    frame_100_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_100_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_100_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_100_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_100_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_100_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_100_address0;
        else 
            frame_100_address0 <= "XXXXX";
        end if; 
    end process;


    frame_100_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_100_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_100_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_100_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_100_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_100_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_100_ce0;
        else 
            frame_100_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_100_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_100_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_100_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_100_we0;
        else 
            frame_100_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_101_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_101_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_101_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_101_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_101_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_101_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_101_address0;
        else 
            frame_101_address0 <= "XXXXX";
        end if; 
    end process;


    frame_101_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_101_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_101_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_101_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_101_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_101_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_101_ce0;
        else 
            frame_101_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_101_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_101_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_101_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_101_we0;
        else 
            frame_101_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_102_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_102_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_102_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_102_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_102_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_102_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_102_address0;
        else 
            frame_102_address0 <= "XXXXX";
        end if; 
    end process;


    frame_102_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_102_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_102_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_102_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_102_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_102_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_102_ce0;
        else 
            frame_102_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_102_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_102_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_102_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_102_we0;
        else 
            frame_102_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_103_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_103_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_103_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_103_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_103_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_103_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_103_address0;
        else 
            frame_103_address0 <= "XXXXX";
        end if; 
    end process;


    frame_103_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_103_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_103_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_103_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_103_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_103_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_103_ce0;
        else 
            frame_103_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_103_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_103_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_103_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_103_we0;
        else 
            frame_103_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_104_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_104_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_104_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_104_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_104_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_104_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_104_address0;
        else 
            frame_104_address0 <= "XXXXX";
        end if; 
    end process;


    frame_104_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_104_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_104_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_104_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_104_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_104_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_104_ce0;
        else 
            frame_104_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_104_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_104_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_104_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_104_we0;
        else 
            frame_104_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_105_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_105_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_105_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_105_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_105_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_105_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_105_address0;
        else 
            frame_105_address0 <= "XXXXX";
        end if; 
    end process;


    frame_105_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_105_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_105_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_105_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_105_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_105_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_105_ce0;
        else 
            frame_105_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_105_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_105_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_105_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_105_we0;
        else 
            frame_105_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_106_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_106_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_106_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_106_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_106_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_106_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_106_address0;
        else 
            frame_106_address0 <= "XXXXX";
        end if; 
    end process;


    frame_106_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_106_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_106_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_106_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_106_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_106_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_106_ce0;
        else 
            frame_106_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_106_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_106_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_106_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_106_we0;
        else 
            frame_106_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_107_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_107_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_107_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_107_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_107_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_107_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_107_address0;
        else 
            frame_107_address0 <= "XXXXX";
        end if; 
    end process;


    frame_107_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_107_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_107_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_107_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_107_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_107_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_107_ce0;
        else 
            frame_107_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_107_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_107_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_107_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_107_we0;
        else 
            frame_107_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_108_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_108_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_108_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_108_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_108_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_108_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_108_address0;
        else 
            frame_108_address0 <= "XXXXX";
        end if; 
    end process;


    frame_108_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_108_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_108_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_108_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_108_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_108_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_108_ce0;
        else 
            frame_108_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_108_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_108_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_108_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_108_we0;
        else 
            frame_108_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_109_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_109_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_109_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_109_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_109_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_109_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_109_address0;
        else 
            frame_109_address0 <= "XXXXX";
        end if; 
    end process;


    frame_109_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_109_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_109_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_109_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_109_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_109_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_109_ce0;
        else 
            frame_109_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_109_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_109_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_109_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_109_we0;
        else 
            frame_109_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_10_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_10_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_10_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_10_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_10_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_10_address0;
        else 
            frame_10_address0 <= "XXXXX";
        end if; 
    end process;


    frame_10_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_10_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_10_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_10_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_10_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_10_ce0;
        else 
            frame_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_10_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_10_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_10_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_10_we0;
        else 
            frame_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_110_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_110_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_110_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_110_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_110_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_110_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_110_address0;
        else 
            frame_110_address0 <= "XXXXX";
        end if; 
    end process;


    frame_110_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_110_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_110_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_110_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_110_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_110_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_110_ce0;
        else 
            frame_110_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_110_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_110_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_110_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_110_we0;
        else 
            frame_110_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_111_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_111_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_111_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_111_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_111_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_111_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_111_address0;
        else 
            frame_111_address0 <= "XXXXX";
        end if; 
    end process;


    frame_111_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_111_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_111_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_111_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_111_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_111_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_111_ce0;
        else 
            frame_111_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_111_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_111_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_111_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_111_we0;
        else 
            frame_111_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_112_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_112_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_112_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_112_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_112_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_112_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_112_address0;
        else 
            frame_112_address0 <= "XXXXX";
        end if; 
    end process;


    frame_112_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_112_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_112_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_112_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_112_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_112_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_112_ce0;
        else 
            frame_112_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_112_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_112_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_112_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_112_we0;
        else 
            frame_112_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_113_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_113_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_113_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_113_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_113_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_113_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_113_address0;
        else 
            frame_113_address0 <= "XXXXX";
        end if; 
    end process;


    frame_113_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_113_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_113_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_113_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_113_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_113_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_113_ce0;
        else 
            frame_113_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_113_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_113_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_113_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_113_we0;
        else 
            frame_113_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_114_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_114_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_114_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_114_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_114_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_114_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_114_address0;
        else 
            frame_114_address0 <= "XXXXX";
        end if; 
    end process;


    frame_114_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_114_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_114_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_114_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_114_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_114_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_114_ce0;
        else 
            frame_114_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_114_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_114_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_114_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_114_we0;
        else 
            frame_114_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_115_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_115_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_115_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_115_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_115_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_115_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_115_address0;
        else 
            frame_115_address0 <= "XXXXX";
        end if; 
    end process;


    frame_115_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_115_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_115_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_115_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_115_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_115_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_115_ce0;
        else 
            frame_115_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_115_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_115_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_115_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_115_we0;
        else 
            frame_115_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_116_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_116_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_116_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_116_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_116_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_116_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_116_address0;
        else 
            frame_116_address0 <= "XXXXX";
        end if; 
    end process;


    frame_116_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_116_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_116_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_116_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_116_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_116_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_116_ce0;
        else 
            frame_116_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_116_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_116_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_116_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_116_we0;
        else 
            frame_116_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_117_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_117_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_117_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_117_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_117_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_117_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_117_address0;
        else 
            frame_117_address0 <= "XXXXX";
        end if; 
    end process;


    frame_117_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_117_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_117_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_117_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_117_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_117_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_117_ce0;
        else 
            frame_117_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_117_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_117_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_117_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_117_we0;
        else 
            frame_117_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_118_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_118_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_118_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_118_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_118_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_118_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_118_address0;
        else 
            frame_118_address0 <= "XXXXX";
        end if; 
    end process;


    frame_118_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_118_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_118_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_118_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_118_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_118_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_118_ce0;
        else 
            frame_118_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_118_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_118_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_118_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_118_we0;
        else 
            frame_118_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_119_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_119_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_119_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_119_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_119_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_119_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_119_address0;
        else 
            frame_119_address0 <= "XXXXX";
        end if; 
    end process;


    frame_119_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_119_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_119_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_119_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_119_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_119_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_119_ce0;
        else 
            frame_119_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_119_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_119_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_119_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_119_we0;
        else 
            frame_119_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_11_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_11_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_11_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_11_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_11_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_11_address0;
        else 
            frame_11_address0 <= "XXXXX";
        end if; 
    end process;


    frame_11_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_11_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_11_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_11_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_11_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_11_ce0;
        else 
            frame_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_11_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_11_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_11_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_11_we0;
        else 
            frame_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_120_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_120_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_120_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_120_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_120_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_120_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_120_address0;
        else 
            frame_120_address0 <= "XXXXX";
        end if; 
    end process;


    frame_120_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_120_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_120_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_120_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_120_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_120_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_120_ce0;
        else 
            frame_120_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_120_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_120_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_120_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_120_we0;
        else 
            frame_120_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_121_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_121_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_121_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_121_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_121_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_121_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_121_address0;
        else 
            frame_121_address0 <= "XXXXX";
        end if; 
    end process;


    frame_121_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_121_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_121_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_121_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_121_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_121_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_121_ce0;
        else 
            frame_121_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_121_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_121_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_121_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_121_we0;
        else 
            frame_121_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_122_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_122_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_122_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_122_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_122_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_122_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_122_address0;
        else 
            frame_122_address0 <= "XXXXX";
        end if; 
    end process;


    frame_122_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_122_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_122_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_122_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_122_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_122_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_122_ce0;
        else 
            frame_122_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_122_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_122_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_122_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_122_we0;
        else 
            frame_122_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_123_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_123_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_123_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_123_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_123_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_123_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_123_address0;
        else 
            frame_123_address0 <= "XXXXX";
        end if; 
    end process;


    frame_123_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_123_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_123_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_123_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_123_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_123_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_123_ce0;
        else 
            frame_123_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_123_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_123_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_123_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_123_we0;
        else 
            frame_123_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_124_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_124_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_124_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_124_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_124_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_124_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_124_address0;
        else 
            frame_124_address0 <= "XXXXX";
        end if; 
    end process;


    frame_124_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_124_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_124_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_124_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_124_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_124_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_124_ce0;
        else 
            frame_124_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_124_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_124_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_124_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_124_we0;
        else 
            frame_124_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_125_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_125_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_125_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_125_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_125_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_125_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_125_address0;
        else 
            frame_125_address0 <= "XXXXX";
        end if; 
    end process;


    frame_125_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_125_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_125_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_125_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_125_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_125_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_125_ce0;
        else 
            frame_125_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_125_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_125_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_125_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_125_we0;
        else 
            frame_125_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_126_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_126_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_126_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_126_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_126_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_126_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_126_address0;
        else 
            frame_126_address0 <= "XXXXX";
        end if; 
    end process;


    frame_126_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_126_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_126_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_126_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_126_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_126_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_126_ce0;
        else 
            frame_126_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_126_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_126_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_126_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_126_we0;
        else 
            frame_126_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_127_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_127_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_127_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_127_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_127_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_127_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_127_address0;
        else 
            frame_127_address0 <= "XXXXX";
        end if; 
    end process;


    frame_127_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_127_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_127_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_127_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_127_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_127_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_127_ce0;
        else 
            frame_127_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_127_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_127_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_127_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_127_we0;
        else 
            frame_127_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_128_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_128_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_128_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_128_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_128_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_128_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_128_address0;
        else 
            frame_128_address0 <= "XXXXX";
        end if; 
    end process;


    frame_128_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_128_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_128_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_128_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_128_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_128_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_128_ce0;
        else 
            frame_128_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_128_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_128_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_128_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_128_we0;
        else 
            frame_128_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_129_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_129_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_129_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_129_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_129_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_129_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_129_address0;
        else 
            frame_129_address0 <= "XXXXX";
        end if; 
    end process;


    frame_129_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_129_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_129_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_129_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_129_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_129_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_129_ce0;
        else 
            frame_129_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_129_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_129_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_129_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_129_we0;
        else 
            frame_129_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_12_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_12_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_12_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_12_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_12_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_12_address0;
        else 
            frame_12_address0 <= "XXXXX";
        end if; 
    end process;


    frame_12_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_12_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_12_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_12_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_12_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_12_ce0;
        else 
            frame_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_12_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_12_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_12_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_12_we0;
        else 
            frame_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_130_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_130_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_130_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_130_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_130_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_130_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_130_address0;
        else 
            frame_130_address0 <= "XXXXX";
        end if; 
    end process;


    frame_130_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_130_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_130_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_130_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_130_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_130_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_130_ce0;
        else 
            frame_130_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_130_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_130_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_130_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_130_we0;
        else 
            frame_130_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_131_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_131_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_131_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_131_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_131_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_131_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_131_address0;
        else 
            frame_131_address0 <= "XXXXX";
        end if; 
    end process;


    frame_131_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_131_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_131_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_131_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_131_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_131_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_131_ce0;
        else 
            frame_131_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_131_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_131_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_131_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_131_we0;
        else 
            frame_131_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_132_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_132_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_132_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_132_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_132_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_132_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_132_address0;
        else 
            frame_132_address0 <= "XXXXX";
        end if; 
    end process;


    frame_132_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_132_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_132_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_132_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_132_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_132_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_132_ce0;
        else 
            frame_132_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_132_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_132_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_132_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_132_we0;
        else 
            frame_132_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_133_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_133_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_133_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_133_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_133_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_133_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_133_address0;
        else 
            frame_133_address0 <= "XXXXX";
        end if; 
    end process;


    frame_133_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_133_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_133_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_133_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_133_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_133_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_133_ce0;
        else 
            frame_133_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_133_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_133_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_133_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_133_we0;
        else 
            frame_133_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_134_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_134_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_134_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_134_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_134_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_134_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_134_address0;
        else 
            frame_134_address0 <= "XXXXX";
        end if; 
    end process;


    frame_134_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_134_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_134_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_134_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_134_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_134_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_134_ce0;
        else 
            frame_134_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_134_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_134_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_134_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_134_we0;
        else 
            frame_134_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_135_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_135_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_135_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_135_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_135_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_135_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_135_address0;
        else 
            frame_135_address0 <= "XXXXX";
        end if; 
    end process;


    frame_135_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_135_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_135_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_135_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_135_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_135_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_135_ce0;
        else 
            frame_135_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_135_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_135_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_135_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_135_we0;
        else 
            frame_135_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_136_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_136_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_136_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_136_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_136_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_136_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_136_address0;
        else 
            frame_136_address0 <= "XXXXX";
        end if; 
    end process;


    frame_136_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_136_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_136_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_136_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_136_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_136_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_136_ce0;
        else 
            frame_136_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_136_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_136_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_136_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_136_we0;
        else 
            frame_136_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_137_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_137_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_137_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_137_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_137_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_137_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_137_address0;
        else 
            frame_137_address0 <= "XXXXX";
        end if; 
    end process;


    frame_137_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_137_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_137_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_137_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_137_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_137_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_137_ce0;
        else 
            frame_137_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_137_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_137_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_137_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_137_we0;
        else 
            frame_137_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_138_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_138_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_138_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_138_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_138_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_138_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_138_address0;
        else 
            frame_138_address0 <= "XXXXX";
        end if; 
    end process;


    frame_138_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_138_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_138_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_138_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_138_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_138_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_138_ce0;
        else 
            frame_138_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_138_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_138_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_138_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_138_we0;
        else 
            frame_138_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_139_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_139_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_139_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_139_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_139_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_139_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_139_address0;
        else 
            frame_139_address0 <= "XXXXX";
        end if; 
    end process;


    frame_139_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_139_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_139_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_139_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_139_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_139_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_139_ce0;
        else 
            frame_139_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_139_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_139_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_139_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_139_we0;
        else 
            frame_139_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_13_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_13_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_13_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_13_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_13_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_13_address0;
        else 
            frame_13_address0 <= "XXXXX";
        end if; 
    end process;


    frame_13_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_13_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_13_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_13_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_13_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_13_ce0;
        else 
            frame_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_13_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_13_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_13_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_13_we0;
        else 
            frame_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_140_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_140_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_140_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_140_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_140_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_140_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_140_address0;
        else 
            frame_140_address0 <= "XXXXX";
        end if; 
    end process;


    frame_140_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_140_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_140_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_140_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_140_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_140_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_140_ce0;
        else 
            frame_140_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_140_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_140_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_140_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_140_we0;
        else 
            frame_140_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_141_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_141_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_141_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_141_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_141_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_141_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_141_address0;
        else 
            frame_141_address0 <= "XXXXX";
        end if; 
    end process;


    frame_141_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_141_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_141_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_141_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_141_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_141_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_141_ce0;
        else 
            frame_141_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_141_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_141_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_141_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_141_we0;
        else 
            frame_141_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_142_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_142_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_142_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_142_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_142_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_142_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_142_address0;
        else 
            frame_142_address0 <= "XXXXX";
        end if; 
    end process;


    frame_142_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_142_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_142_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_142_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_142_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_142_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_142_ce0;
        else 
            frame_142_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_142_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_142_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_142_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_142_we0;
        else 
            frame_142_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_143_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_143_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_143_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_143_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_143_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_143_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_143_address0;
        else 
            frame_143_address0 <= "XXXXX";
        end if; 
    end process;


    frame_143_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_143_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_143_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_143_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_143_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_143_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_143_ce0;
        else 
            frame_143_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_143_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_143_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_143_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_143_we0;
        else 
            frame_143_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_144_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_144_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_144_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_144_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_144_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_144_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_144_address0;
        else 
            frame_144_address0 <= "XXXXX";
        end if; 
    end process;


    frame_144_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_144_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_144_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_144_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_144_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_144_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_144_ce0;
        else 
            frame_144_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_144_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_144_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_144_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_144_we0;
        else 
            frame_144_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_145_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_145_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_145_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_145_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_145_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_145_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_145_address0;
        else 
            frame_145_address0 <= "XXXXX";
        end if; 
    end process;


    frame_145_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_145_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_145_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_145_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_145_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_145_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_145_ce0;
        else 
            frame_145_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_145_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_145_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_145_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_145_we0;
        else 
            frame_145_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_146_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_146_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_146_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_146_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_146_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_146_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_146_address0;
        else 
            frame_146_address0 <= "XXXXX";
        end if; 
    end process;


    frame_146_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_146_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_146_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_146_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_146_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_146_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_146_ce0;
        else 
            frame_146_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_146_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_146_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_146_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_146_we0;
        else 
            frame_146_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_147_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_147_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_147_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_147_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_147_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_147_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_147_address0;
        else 
            frame_147_address0 <= "XXXXX";
        end if; 
    end process;


    frame_147_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_147_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_147_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_147_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_147_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_147_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_147_ce0;
        else 
            frame_147_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_147_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_147_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_147_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_147_we0;
        else 
            frame_147_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_148_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_148_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_148_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_148_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_148_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_148_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_148_address0;
        else 
            frame_148_address0 <= "XXXXX";
        end if; 
    end process;


    frame_148_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_148_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_148_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_148_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_148_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_148_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_148_ce0;
        else 
            frame_148_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_148_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_148_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_148_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_148_we0;
        else 
            frame_148_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_149_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_149_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_149_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_149_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_149_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_149_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_149_address0;
        else 
            frame_149_address0 <= "XXXXX";
        end if; 
    end process;


    frame_149_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_149_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_149_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_149_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_149_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_149_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_149_ce0;
        else 
            frame_149_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_149_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_149_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_149_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_149_we0;
        else 
            frame_149_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_14_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_14_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_14_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_14_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_14_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_14_address0;
        else 
            frame_14_address0 <= "XXXXX";
        end if; 
    end process;


    frame_14_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_14_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_14_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_14_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_14_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_14_ce0;
        else 
            frame_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_14_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_14_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_14_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_14_we0;
        else 
            frame_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_150_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_150_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_150_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_150_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_150_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_150_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_150_address0;
        else 
            frame_150_address0 <= "XXXXX";
        end if; 
    end process;


    frame_150_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_150_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_150_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_150_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_150_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_150_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_150_ce0;
        else 
            frame_150_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_150_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_150_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_150_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_150_we0;
        else 
            frame_150_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_151_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_151_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_151_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_151_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_151_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_151_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_151_address0;
        else 
            frame_151_address0 <= "XXXXX";
        end if; 
    end process;


    frame_151_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_151_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_151_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_151_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_151_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_151_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_151_ce0;
        else 
            frame_151_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_151_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_151_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_151_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_151_we0;
        else 
            frame_151_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_152_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_152_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_152_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_152_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_152_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_152_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_152_address0;
        else 
            frame_152_address0 <= "XXXXX";
        end if; 
    end process;


    frame_152_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_152_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_152_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_152_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_152_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_152_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_152_ce0;
        else 
            frame_152_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_152_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_152_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_152_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_152_we0;
        else 
            frame_152_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_153_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_153_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_153_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_153_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_153_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_153_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_153_address0;
        else 
            frame_153_address0 <= "XXXXX";
        end if; 
    end process;


    frame_153_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_153_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_153_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_153_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_153_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_153_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_153_ce0;
        else 
            frame_153_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_153_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_153_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_153_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_153_we0;
        else 
            frame_153_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_154_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_154_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_154_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_154_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_154_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_154_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_154_address0;
        else 
            frame_154_address0 <= "XXXXX";
        end if; 
    end process;


    frame_154_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_154_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_154_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_154_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_154_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_154_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_154_ce0;
        else 
            frame_154_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_154_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_154_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_154_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_154_we0;
        else 
            frame_154_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_155_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_155_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_155_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_155_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_155_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_155_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_155_address0;
        else 
            frame_155_address0 <= "XXXXX";
        end if; 
    end process;


    frame_155_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_155_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_155_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_155_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_155_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_155_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_155_ce0;
        else 
            frame_155_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_155_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_155_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_155_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_155_we0;
        else 
            frame_155_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_156_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_156_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_156_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_156_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_156_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_156_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_156_address0;
        else 
            frame_156_address0 <= "XXXXX";
        end if; 
    end process;


    frame_156_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_156_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_156_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_156_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_156_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_156_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_156_ce0;
        else 
            frame_156_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_156_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_156_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_156_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_156_we0;
        else 
            frame_156_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_157_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_157_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_157_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_157_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_157_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_157_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_157_address0;
        else 
            frame_157_address0 <= "XXXXX";
        end if; 
    end process;


    frame_157_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_157_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_157_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_157_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_157_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_157_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_157_ce0;
        else 
            frame_157_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_157_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_157_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_157_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_157_we0;
        else 
            frame_157_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_158_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_158_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_158_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_158_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_158_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_158_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_158_address0;
        else 
            frame_158_address0 <= "XXXXX";
        end if; 
    end process;


    frame_158_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_158_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_158_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_158_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_158_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_158_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_158_ce0;
        else 
            frame_158_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_158_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_158_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_158_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_158_we0;
        else 
            frame_158_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_159_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_159_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_159_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_159_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_159_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_159_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_159_address0;
        else 
            frame_159_address0 <= "XXXXX";
        end if; 
    end process;


    frame_159_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_159_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_159_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_159_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_159_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_159_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_159_ce0;
        else 
            frame_159_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_159_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_159_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_159_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_159_we0;
        else 
            frame_159_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_15_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_15_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_15_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_15_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_15_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_15_address0;
        else 
            frame_15_address0 <= "XXXXX";
        end if; 
    end process;


    frame_15_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_15_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_15_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_15_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_15_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_15_ce0;
        else 
            frame_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_15_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_15_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_15_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_15_we0;
        else 
            frame_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_160_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_160_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_160_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_160_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_160_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_160_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_160_address0;
        else 
            frame_160_address0 <= "XXXXX";
        end if; 
    end process;


    frame_160_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_160_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_160_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_160_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_160_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_160_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_160_ce0;
        else 
            frame_160_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_160_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_160_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_160_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_160_we0;
        else 
            frame_160_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_161_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_161_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_161_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_161_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_161_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_161_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_161_address0;
        else 
            frame_161_address0 <= "XXXXX";
        end if; 
    end process;


    frame_161_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_161_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_161_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_161_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_161_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_161_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_161_ce0;
        else 
            frame_161_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_161_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_161_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_161_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_161_we0;
        else 
            frame_161_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_162_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_162_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_162_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_162_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_162_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_162_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_162_address0;
        else 
            frame_162_address0 <= "XXXXX";
        end if; 
    end process;


    frame_162_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_162_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_162_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_162_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_162_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_162_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_162_ce0;
        else 
            frame_162_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_162_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_162_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_162_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_162_we0;
        else 
            frame_162_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_163_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_163_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_163_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_163_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_163_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_163_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_163_address0;
        else 
            frame_163_address0 <= "XXXXX";
        end if; 
    end process;


    frame_163_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_163_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_163_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_163_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_163_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_163_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_163_ce0;
        else 
            frame_163_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_163_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_163_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_163_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_163_we0;
        else 
            frame_163_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_164_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_164_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_164_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_164_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_164_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_164_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_164_address0;
        else 
            frame_164_address0 <= "XXXXX";
        end if; 
    end process;


    frame_164_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_164_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_164_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_164_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_164_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_164_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_164_ce0;
        else 
            frame_164_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_164_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_164_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_164_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_164_we0;
        else 
            frame_164_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_165_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_165_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_165_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_165_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_165_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_165_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_165_address0;
        else 
            frame_165_address0 <= "XXXXX";
        end if; 
    end process;


    frame_165_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_165_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_165_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_165_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_165_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_165_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_165_ce0;
        else 
            frame_165_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_165_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_165_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_165_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_165_we0;
        else 
            frame_165_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_166_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_166_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_166_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_166_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_166_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_166_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_166_address0;
        else 
            frame_166_address0 <= "XXXXX";
        end if; 
    end process;


    frame_166_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_166_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_166_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_166_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_166_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_166_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_166_ce0;
        else 
            frame_166_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_166_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_166_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_166_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_166_we0;
        else 
            frame_166_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_167_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_167_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_167_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_167_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_167_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_167_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_167_address0;
        else 
            frame_167_address0 <= "XXXXX";
        end if; 
    end process;


    frame_167_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_167_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_167_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_167_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_167_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_167_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_167_ce0;
        else 
            frame_167_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_167_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_167_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_167_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_167_we0;
        else 
            frame_167_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_168_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_168_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_168_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_168_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_168_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_168_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_168_address0;
        else 
            frame_168_address0 <= "XXXXX";
        end if; 
    end process;


    frame_168_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_168_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_168_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_168_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_168_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_168_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_168_ce0;
        else 
            frame_168_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_168_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_168_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_168_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_168_we0;
        else 
            frame_168_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_169_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_169_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_169_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_169_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_169_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_169_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_169_address0;
        else 
            frame_169_address0 <= "XXXXX";
        end if; 
    end process;


    frame_169_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_169_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_169_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_169_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_169_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_169_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_169_ce0;
        else 
            frame_169_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_169_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_169_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_169_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_169_we0;
        else 
            frame_169_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_16_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_16_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_16_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_16_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_16_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_16_address0;
        else 
            frame_16_address0 <= "XXXXX";
        end if; 
    end process;


    frame_16_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_16_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_16_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_16_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_16_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_16_ce0;
        else 
            frame_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_16_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_16_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_16_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_16_we0;
        else 
            frame_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_170_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_170_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_170_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_170_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_170_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_170_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_170_address0;
        else 
            frame_170_address0 <= "XXXXX";
        end if; 
    end process;


    frame_170_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_170_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_170_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_170_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_170_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_170_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_170_ce0;
        else 
            frame_170_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_170_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_170_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_170_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_170_we0;
        else 
            frame_170_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_171_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_171_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_171_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_171_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_171_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_171_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_171_address0;
        else 
            frame_171_address0 <= "XXXXX";
        end if; 
    end process;


    frame_171_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_171_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_171_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_171_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_171_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_171_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_171_ce0;
        else 
            frame_171_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_171_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_171_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_171_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_171_we0;
        else 
            frame_171_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_172_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_172_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_172_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_172_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_172_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_172_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_172_address0;
        else 
            frame_172_address0 <= "XXXXX";
        end if; 
    end process;


    frame_172_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_172_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_172_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_172_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_172_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_172_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_172_ce0;
        else 
            frame_172_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_172_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_172_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_172_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_172_we0;
        else 
            frame_172_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_173_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_173_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_173_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_173_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_173_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_173_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_173_address0;
        else 
            frame_173_address0 <= "XXXXX";
        end if; 
    end process;


    frame_173_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_173_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_173_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_173_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_173_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_173_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_173_ce0;
        else 
            frame_173_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_173_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_173_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_173_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_173_we0;
        else 
            frame_173_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_174_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_174_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_174_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_174_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_174_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_174_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_174_address0;
        else 
            frame_174_address0 <= "XXXXX";
        end if; 
    end process;


    frame_174_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_174_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_174_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_174_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_174_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_174_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_174_ce0;
        else 
            frame_174_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_174_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_174_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_174_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_174_we0;
        else 
            frame_174_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_175_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_175_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_175_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_175_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_175_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_175_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_175_address0;
        else 
            frame_175_address0 <= "XXXXX";
        end if; 
    end process;


    frame_175_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_175_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_175_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_175_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_175_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_175_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_175_ce0;
        else 
            frame_175_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_175_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_175_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_175_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_175_we0;
        else 
            frame_175_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_176_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_176_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_176_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_176_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_176_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_176_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_176_address0;
        else 
            frame_176_address0 <= "XXXXX";
        end if; 
    end process;


    frame_176_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_176_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_176_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_176_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_176_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_176_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_176_ce0;
        else 
            frame_176_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_176_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_176_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_176_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_176_we0;
        else 
            frame_176_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_177_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_177_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_177_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_177_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_177_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_177_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_177_address0;
        else 
            frame_177_address0 <= "XXXXX";
        end if; 
    end process;


    frame_177_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_177_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_177_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_177_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_177_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_177_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_177_ce0;
        else 
            frame_177_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_177_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_177_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_177_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_177_we0;
        else 
            frame_177_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_178_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_178_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_178_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_178_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_178_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_178_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_178_address0;
        else 
            frame_178_address0 <= "XXXXX";
        end if; 
    end process;


    frame_178_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_178_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_178_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_178_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_178_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_178_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_178_ce0;
        else 
            frame_178_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_178_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_178_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_178_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_178_we0;
        else 
            frame_178_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_179_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_179_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_179_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_179_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_179_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_179_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_179_address0;
        else 
            frame_179_address0 <= "XXXXX";
        end if; 
    end process;


    frame_179_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_179_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_179_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_179_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_179_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_179_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_179_ce0;
        else 
            frame_179_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_179_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_179_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_179_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_179_we0;
        else 
            frame_179_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_17_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_17_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_17_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_17_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_17_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_17_address0;
        else 
            frame_17_address0 <= "XXXXX";
        end if; 
    end process;


    frame_17_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_17_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_17_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_17_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_17_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_17_ce0;
        else 
            frame_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_17_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_17_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_17_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_17_we0;
        else 
            frame_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_180_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_180_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_180_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_180_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_180_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_180_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_180_address0;
        else 
            frame_180_address0 <= "XXXXX";
        end if; 
    end process;


    frame_180_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_180_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_180_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_180_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_180_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_180_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_180_ce0;
        else 
            frame_180_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_180_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_180_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_180_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_180_we0;
        else 
            frame_180_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_181_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_181_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_181_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_181_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_181_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_181_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_181_address0;
        else 
            frame_181_address0 <= "XXXXX";
        end if; 
    end process;


    frame_181_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_181_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_181_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_181_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_181_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_181_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_181_ce0;
        else 
            frame_181_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_181_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_181_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_181_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_181_we0;
        else 
            frame_181_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_182_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_182_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_182_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_182_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_182_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_182_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_182_address0;
        else 
            frame_182_address0 <= "XXXXX";
        end if; 
    end process;


    frame_182_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_182_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_182_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_182_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_182_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_182_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_182_ce0;
        else 
            frame_182_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_182_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_182_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_182_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_182_we0;
        else 
            frame_182_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_183_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_183_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_183_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_183_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_183_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_183_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_183_address0;
        else 
            frame_183_address0 <= "XXXXX";
        end if; 
    end process;


    frame_183_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_183_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_183_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_183_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_183_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_183_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_183_ce0;
        else 
            frame_183_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_183_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_183_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_183_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_183_we0;
        else 
            frame_183_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_184_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_184_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_184_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_184_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_184_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_184_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_184_address0;
        else 
            frame_184_address0 <= "XXXXX";
        end if; 
    end process;


    frame_184_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_184_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_184_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_184_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_184_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_184_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_184_ce0;
        else 
            frame_184_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_184_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_184_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_184_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_184_we0;
        else 
            frame_184_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_185_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_185_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_185_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_185_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_185_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_185_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_185_address0;
        else 
            frame_185_address0 <= "XXXXX";
        end if; 
    end process;


    frame_185_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_185_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_185_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_185_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_185_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_185_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_185_ce0;
        else 
            frame_185_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_185_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_185_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_185_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_185_we0;
        else 
            frame_185_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_186_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_186_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_186_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_186_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_186_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_186_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_186_address0;
        else 
            frame_186_address0 <= "XXXXX";
        end if; 
    end process;


    frame_186_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_186_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_186_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_186_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_186_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_186_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_186_ce0;
        else 
            frame_186_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_186_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_186_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_186_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_186_we0;
        else 
            frame_186_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_187_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_187_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_187_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_187_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_187_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_187_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_187_address0;
        else 
            frame_187_address0 <= "XXXXX";
        end if; 
    end process;


    frame_187_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_187_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_187_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_187_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_187_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_187_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_187_ce0;
        else 
            frame_187_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_187_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_187_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_187_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_187_we0;
        else 
            frame_187_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_188_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_188_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_188_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_188_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_188_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_188_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_188_address0;
        else 
            frame_188_address0 <= "XXXXX";
        end if; 
    end process;


    frame_188_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_188_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_188_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_188_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_188_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_188_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_188_ce0;
        else 
            frame_188_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_188_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_188_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_188_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_188_we0;
        else 
            frame_188_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_189_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_189_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_189_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_189_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_189_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_189_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_189_address0;
        else 
            frame_189_address0 <= "XXXXX";
        end if; 
    end process;


    frame_189_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_189_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_189_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_189_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_189_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_189_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_189_ce0;
        else 
            frame_189_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_189_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_189_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_189_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_189_we0;
        else 
            frame_189_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_18_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_18_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_18_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_18_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_18_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_18_address0;
        else 
            frame_18_address0 <= "XXXXX";
        end if; 
    end process;


    frame_18_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_18_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_18_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_18_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_18_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_18_ce0;
        else 
            frame_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_18_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_18_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_18_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_18_we0;
        else 
            frame_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_190_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_190_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_190_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_190_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_190_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_190_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_190_address0;
        else 
            frame_190_address0 <= "XXXXX";
        end if; 
    end process;


    frame_190_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_190_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_190_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_190_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_190_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_190_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_190_ce0;
        else 
            frame_190_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_190_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_190_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_190_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_190_we0;
        else 
            frame_190_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_191_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_191_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_191_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_191_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_191_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_191_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_191_address0;
        else 
            frame_191_address0 <= "XXXXX";
        end if; 
    end process;


    frame_191_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_191_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_191_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_191_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_191_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_191_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_191_ce0;
        else 
            frame_191_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_191_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_191_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_191_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_191_we0;
        else 
            frame_191_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_192_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_192_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_192_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_192_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_192_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_192_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_192_address0;
        else 
            frame_192_address0 <= "XXXXX";
        end if; 
    end process;


    frame_192_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_192_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_192_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_192_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_192_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_192_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_192_ce0;
        else 
            frame_192_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_192_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_192_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_192_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_192_we0;
        else 
            frame_192_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_193_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_193_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_193_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_193_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_193_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_193_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_193_address0;
        else 
            frame_193_address0 <= "XXXXX";
        end if; 
    end process;


    frame_193_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_193_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_193_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_193_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_193_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_193_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_193_ce0;
        else 
            frame_193_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_193_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_193_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_193_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_193_we0;
        else 
            frame_193_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_194_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_194_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_194_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_194_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_194_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_194_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_194_address0;
        else 
            frame_194_address0 <= "XXXXX";
        end if; 
    end process;


    frame_194_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_194_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_194_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_194_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_194_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_194_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_194_ce0;
        else 
            frame_194_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_194_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_194_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_194_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_194_we0;
        else 
            frame_194_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_195_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_195_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_195_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_195_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_195_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_195_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_195_address0;
        else 
            frame_195_address0 <= "XXXXX";
        end if; 
    end process;


    frame_195_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_195_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_195_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_195_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_195_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_195_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_195_ce0;
        else 
            frame_195_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_195_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_195_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_195_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_195_we0;
        else 
            frame_195_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_196_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_196_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_196_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_196_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_196_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_196_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_196_address0;
        else 
            frame_196_address0 <= "XXXXX";
        end if; 
    end process;


    frame_196_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_196_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_196_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_196_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_196_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_196_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_196_ce0;
        else 
            frame_196_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_196_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_196_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_196_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_196_we0;
        else 
            frame_196_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_197_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_197_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_197_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_197_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_197_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_197_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_197_address0;
        else 
            frame_197_address0 <= "XXXXX";
        end if; 
    end process;


    frame_197_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_197_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_197_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_197_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_197_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_197_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_197_ce0;
        else 
            frame_197_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_197_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_197_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_197_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_197_we0;
        else 
            frame_197_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_198_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_198_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_198_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_198_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_198_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_198_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_198_address0;
        else 
            frame_198_address0 <= "XXXXX";
        end if; 
    end process;


    frame_198_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_198_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_198_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_198_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_198_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_198_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_198_ce0;
        else 
            frame_198_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_198_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_198_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_198_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_198_we0;
        else 
            frame_198_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_199_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_199_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_199_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_199_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_199_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_199_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_199_address0;
        else 
            frame_199_address0 <= "XXXXX";
        end if; 
    end process;


    frame_199_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_199_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_199_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_199_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_199_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_199_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_199_ce0;
        else 
            frame_199_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_199_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_199_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_199_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_199_we0;
        else 
            frame_199_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_19_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_19_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_19_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_19_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_19_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_19_address0;
        else 
            frame_19_address0 <= "XXXXX";
        end if; 
    end process;


    frame_19_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_19_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_19_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_19_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_19_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_19_ce0;
        else 
            frame_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_19_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_19_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_19_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_19_we0;
        else 
            frame_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_1_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_1_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_1_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_1_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_1_address0;
        else 
            frame_1_address0 <= "XXXXX";
        end if; 
    end process;


    frame_1_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_1_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_1_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_1_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_1_ce0;
        else 
            frame_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_1_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_1_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_1_we0;
        else 
            frame_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_200_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_200_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_200_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_200_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_200_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_200_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_200_address0;
        else 
            frame_200_address0 <= "XXXXX";
        end if; 
    end process;


    frame_200_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_200_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_200_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_200_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_200_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_200_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_200_ce0;
        else 
            frame_200_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_200_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_200_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_200_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_200_we0;
        else 
            frame_200_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_201_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_201_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_201_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_201_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_201_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_201_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_201_address0;
        else 
            frame_201_address0 <= "XXXXX";
        end if; 
    end process;


    frame_201_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_201_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_201_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_201_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_201_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_201_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_201_ce0;
        else 
            frame_201_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_201_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_201_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_201_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_201_we0;
        else 
            frame_201_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_202_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_202_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_202_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_202_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_202_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_202_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_202_address0;
        else 
            frame_202_address0 <= "XXXXX";
        end if; 
    end process;


    frame_202_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_202_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_202_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_202_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_202_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_202_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_202_ce0;
        else 
            frame_202_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_202_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_202_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_202_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_202_we0;
        else 
            frame_202_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_203_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_203_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_203_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_203_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_203_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_203_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_203_address0;
        else 
            frame_203_address0 <= "XXXXX";
        end if; 
    end process;


    frame_203_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_203_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_203_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_203_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_203_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_203_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_203_ce0;
        else 
            frame_203_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_203_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_203_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_203_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_203_we0;
        else 
            frame_203_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_204_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_204_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_204_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_204_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_204_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_204_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_204_address0;
        else 
            frame_204_address0 <= "XXXXX";
        end if; 
    end process;


    frame_204_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_204_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_204_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_204_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_204_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_204_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_204_ce0;
        else 
            frame_204_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_204_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_204_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_204_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_204_we0;
        else 
            frame_204_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_205_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_205_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_205_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_205_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_205_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_205_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_205_address0;
        else 
            frame_205_address0 <= "XXXXX";
        end if; 
    end process;


    frame_205_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_205_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_205_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_205_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_205_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_205_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_205_ce0;
        else 
            frame_205_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_205_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_205_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_205_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_205_we0;
        else 
            frame_205_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_206_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_206_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_206_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_206_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_206_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_206_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_206_address0;
        else 
            frame_206_address0 <= "XXXXX";
        end if; 
    end process;


    frame_206_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_206_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_206_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_206_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_206_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_206_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_206_ce0;
        else 
            frame_206_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_206_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_206_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_206_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_206_we0;
        else 
            frame_206_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_207_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_207_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_207_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_207_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_207_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_207_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_207_address0;
        else 
            frame_207_address0 <= "XXXXX";
        end if; 
    end process;


    frame_207_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_207_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_207_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_207_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_207_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_207_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_207_ce0;
        else 
            frame_207_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_207_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_207_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_207_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_207_we0;
        else 
            frame_207_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_208_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_208_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_208_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_208_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_208_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_208_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_208_address0;
        else 
            frame_208_address0 <= "XXXXX";
        end if; 
    end process;


    frame_208_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_208_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_208_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_208_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_208_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_208_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_208_ce0;
        else 
            frame_208_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_208_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_208_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_208_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_208_we0;
        else 
            frame_208_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_209_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_209_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_209_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_209_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_209_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_209_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_209_address0;
        else 
            frame_209_address0 <= "XXXXX";
        end if; 
    end process;


    frame_209_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_209_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_209_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_209_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_209_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_209_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_209_ce0;
        else 
            frame_209_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_209_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_209_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_209_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_209_we0;
        else 
            frame_209_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_20_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_20_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_20_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_20_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_20_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_20_address0;
        else 
            frame_20_address0 <= "XXXXX";
        end if; 
    end process;


    frame_20_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_20_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_20_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_20_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_20_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_20_ce0;
        else 
            frame_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_20_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_20_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_20_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_20_we0;
        else 
            frame_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_210_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_210_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_210_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_210_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_210_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_210_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_210_address0;
        else 
            frame_210_address0 <= "XXXXX";
        end if; 
    end process;


    frame_210_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_210_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_210_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_210_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_210_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_210_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_210_ce0;
        else 
            frame_210_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_210_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_210_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_210_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_210_we0;
        else 
            frame_210_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_211_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_211_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_211_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_211_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_211_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_211_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_211_address0;
        else 
            frame_211_address0 <= "XXXXX";
        end if; 
    end process;


    frame_211_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_211_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_211_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_211_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_211_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_211_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_211_ce0;
        else 
            frame_211_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_211_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_211_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_211_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_211_we0;
        else 
            frame_211_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_212_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_212_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_212_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_212_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_212_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_212_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_212_address0;
        else 
            frame_212_address0 <= "XXXXX";
        end if; 
    end process;


    frame_212_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_212_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_212_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_212_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_212_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_212_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_212_ce0;
        else 
            frame_212_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_212_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_212_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_212_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_212_we0;
        else 
            frame_212_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_213_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_213_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_213_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_213_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_213_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_213_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_213_address0;
        else 
            frame_213_address0 <= "XXXXX";
        end if; 
    end process;


    frame_213_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_213_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_213_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_213_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_213_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_213_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_213_ce0;
        else 
            frame_213_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_213_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_213_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_213_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_213_we0;
        else 
            frame_213_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_214_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_214_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_214_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_214_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_214_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_214_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_214_address0;
        else 
            frame_214_address0 <= "XXXXX";
        end if; 
    end process;


    frame_214_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_214_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_214_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_214_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_214_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_214_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_214_ce0;
        else 
            frame_214_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_214_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_214_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_214_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_214_we0;
        else 
            frame_214_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_215_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_215_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_215_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_215_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_215_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_215_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_215_address0;
        else 
            frame_215_address0 <= "XXXXX";
        end if; 
    end process;


    frame_215_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_215_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_215_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_215_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_215_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_215_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_215_ce0;
        else 
            frame_215_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_215_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_215_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_215_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_215_we0;
        else 
            frame_215_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_216_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_216_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_216_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_216_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_216_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_216_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_216_address0;
        else 
            frame_216_address0 <= "XXXXX";
        end if; 
    end process;


    frame_216_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_216_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_216_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_216_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_216_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_216_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_216_ce0;
        else 
            frame_216_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_216_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_216_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_216_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_216_we0;
        else 
            frame_216_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_217_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_217_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_217_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_217_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_217_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_217_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_217_address0;
        else 
            frame_217_address0 <= "XXXXX";
        end if; 
    end process;


    frame_217_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_217_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_217_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_217_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_217_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_217_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_217_ce0;
        else 
            frame_217_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_217_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_217_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_217_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_217_we0;
        else 
            frame_217_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_218_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_218_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_218_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_218_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_218_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_218_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_218_address0;
        else 
            frame_218_address0 <= "XXXXX";
        end if; 
    end process;


    frame_218_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_218_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_218_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_218_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_218_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_218_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_218_ce0;
        else 
            frame_218_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_218_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_218_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_218_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_218_we0;
        else 
            frame_218_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_219_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_219_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_219_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_219_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_219_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_219_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_219_address0;
        else 
            frame_219_address0 <= "XXXXX";
        end if; 
    end process;


    frame_219_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_219_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_219_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_219_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_219_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_219_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_219_ce0;
        else 
            frame_219_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_219_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_219_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_219_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_219_we0;
        else 
            frame_219_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_21_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_21_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_21_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_21_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_21_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_21_address0;
        else 
            frame_21_address0 <= "XXXXX";
        end if; 
    end process;


    frame_21_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_21_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_21_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_21_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_21_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_21_ce0;
        else 
            frame_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_21_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_21_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_21_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_21_we0;
        else 
            frame_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_220_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_220_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_220_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_220_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_220_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_220_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_220_address0;
        else 
            frame_220_address0 <= "XXXXX";
        end if; 
    end process;


    frame_220_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_220_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_220_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_220_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_220_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_220_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_220_ce0;
        else 
            frame_220_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_220_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_220_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_220_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_220_we0;
        else 
            frame_220_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_221_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_221_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_221_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_221_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_221_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_221_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_221_address0;
        else 
            frame_221_address0 <= "XXXXX";
        end if; 
    end process;


    frame_221_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_221_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_221_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_221_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_221_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_221_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_221_ce0;
        else 
            frame_221_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_221_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_221_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_221_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_221_we0;
        else 
            frame_221_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_222_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_222_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_222_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_222_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_222_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_222_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_222_address0;
        else 
            frame_222_address0 <= "XXXXX";
        end if; 
    end process;


    frame_222_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_222_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_222_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_222_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_222_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_222_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_222_ce0;
        else 
            frame_222_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_222_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_222_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_222_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_222_we0;
        else 
            frame_222_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_223_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_223_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_223_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_223_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_223_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_223_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_223_address0;
        else 
            frame_223_address0 <= "XXXXX";
        end if; 
    end process;


    frame_223_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_223_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_223_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_223_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_223_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_223_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_223_ce0;
        else 
            frame_223_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_223_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_223_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_223_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_223_we0;
        else 
            frame_223_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_224_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_224_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_224_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_224_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_224_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_224_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_224_address0;
        else 
            frame_224_address0 <= "XXXXX";
        end if; 
    end process;


    frame_224_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_224_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_224_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_224_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_224_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_224_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_224_ce0;
        else 
            frame_224_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_224_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_224_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_224_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_224_we0;
        else 
            frame_224_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_225_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_225_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_225_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_225_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_225_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_225_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_225_address0;
        else 
            frame_225_address0 <= "XXXXX";
        end if; 
    end process;


    frame_225_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_225_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_225_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_225_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_225_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_225_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_225_ce0;
        else 
            frame_225_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_225_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_225_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_225_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_225_we0;
        else 
            frame_225_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_226_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_226_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_226_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_226_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_226_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_226_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_226_address0;
        else 
            frame_226_address0 <= "XXXXX";
        end if; 
    end process;


    frame_226_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_226_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_226_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_226_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_226_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_226_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_226_ce0;
        else 
            frame_226_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_226_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_226_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_226_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_226_we0;
        else 
            frame_226_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_227_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_227_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_227_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_227_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_227_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_227_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_227_address0;
        else 
            frame_227_address0 <= "XXXXX";
        end if; 
    end process;


    frame_227_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_227_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_227_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_227_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_227_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_227_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_227_ce0;
        else 
            frame_227_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_227_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_227_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_227_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_227_we0;
        else 
            frame_227_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_228_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_228_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_228_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_228_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_228_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_228_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_228_address0;
        else 
            frame_228_address0 <= "XXXXX";
        end if; 
    end process;


    frame_228_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_228_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_228_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_228_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_228_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_228_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_228_ce0;
        else 
            frame_228_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_228_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_228_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_228_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_228_we0;
        else 
            frame_228_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_229_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_229_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_229_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_229_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_229_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_229_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_229_address0;
        else 
            frame_229_address0 <= "XXXXX";
        end if; 
    end process;


    frame_229_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_229_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_229_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_229_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_229_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_229_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_229_ce0;
        else 
            frame_229_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_229_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_229_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_229_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_229_we0;
        else 
            frame_229_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_22_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_22_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_22_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_22_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_22_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_22_address0;
        else 
            frame_22_address0 <= "XXXXX";
        end if; 
    end process;


    frame_22_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_22_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_22_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_22_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_22_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_22_ce0;
        else 
            frame_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_22_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_22_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_22_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_22_we0;
        else 
            frame_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_230_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_230_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_230_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_230_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_230_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_230_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_230_address0;
        else 
            frame_230_address0 <= "XXXXX";
        end if; 
    end process;


    frame_230_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_230_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_230_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_230_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_230_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_230_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_230_ce0;
        else 
            frame_230_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_230_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_230_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_230_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_230_we0;
        else 
            frame_230_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_231_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_231_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_231_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_231_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_231_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_231_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_231_address0;
        else 
            frame_231_address0 <= "XXXXX";
        end if; 
    end process;


    frame_231_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_231_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_231_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_231_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_231_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_231_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_231_ce0;
        else 
            frame_231_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_231_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_231_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_231_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_231_we0;
        else 
            frame_231_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_232_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_232_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_232_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_232_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_232_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_232_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_232_address0;
        else 
            frame_232_address0 <= "XXXXX";
        end if; 
    end process;


    frame_232_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_232_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_232_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_232_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_232_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_232_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_232_ce0;
        else 
            frame_232_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_232_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_232_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_232_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_232_we0;
        else 
            frame_232_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_233_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_233_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_233_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_233_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_233_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_233_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_233_address0;
        else 
            frame_233_address0 <= "XXXXX";
        end if; 
    end process;


    frame_233_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_233_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_233_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_233_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_233_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_233_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_233_ce0;
        else 
            frame_233_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_233_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_233_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_233_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_233_we0;
        else 
            frame_233_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_234_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_234_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_234_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_234_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_234_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_234_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_234_address0;
        else 
            frame_234_address0 <= "XXXXX";
        end if; 
    end process;


    frame_234_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_234_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_234_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_234_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_234_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_234_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_234_ce0;
        else 
            frame_234_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_234_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_234_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_234_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_234_we0;
        else 
            frame_234_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_235_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_235_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_235_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_235_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_235_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_235_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_235_address0;
        else 
            frame_235_address0 <= "XXXXX";
        end if; 
    end process;


    frame_235_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_235_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_235_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_235_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_235_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_235_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_235_ce0;
        else 
            frame_235_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_235_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_235_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_235_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_235_we0;
        else 
            frame_235_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_236_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_236_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_236_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_236_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_236_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_236_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_236_address0;
        else 
            frame_236_address0 <= "XXXXX";
        end if; 
    end process;


    frame_236_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_236_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_236_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_236_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_236_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_236_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_236_ce0;
        else 
            frame_236_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_236_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_236_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_236_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_236_we0;
        else 
            frame_236_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_237_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_237_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_237_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_237_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_237_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_237_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_237_address0;
        else 
            frame_237_address0 <= "XXXXX";
        end if; 
    end process;


    frame_237_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_237_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_237_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_237_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_237_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_237_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_237_ce0;
        else 
            frame_237_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_237_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_237_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_237_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_237_we0;
        else 
            frame_237_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_238_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_238_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_238_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_238_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_238_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_238_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_238_address0;
        else 
            frame_238_address0 <= "XXXXX";
        end if; 
    end process;


    frame_238_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_238_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_238_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_238_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_238_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_238_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_238_ce0;
        else 
            frame_238_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_238_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_238_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_238_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_238_we0;
        else 
            frame_238_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_239_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_239_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_239_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_239_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_239_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_239_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_239_address0;
        else 
            frame_239_address0 <= "XXXXX";
        end if; 
    end process;


    frame_239_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_239_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_239_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_239_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_239_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_239_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_239_ce0;
        else 
            frame_239_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_239_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_239_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_239_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_239_we0;
        else 
            frame_239_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_23_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_23_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_23_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_23_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_23_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_23_address0;
        else 
            frame_23_address0 <= "XXXXX";
        end if; 
    end process;


    frame_23_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_23_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_23_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_23_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_23_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_23_ce0;
        else 
            frame_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_23_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_23_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_23_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_23_we0;
        else 
            frame_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_240_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_240_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_240_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_240_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_240_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_240_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_240_address0;
        else 
            frame_240_address0 <= "XXXXX";
        end if; 
    end process;


    frame_240_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_240_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_240_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_240_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_240_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_240_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_240_ce0;
        else 
            frame_240_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_240_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_240_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_240_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_240_we0;
        else 
            frame_240_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_241_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_241_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_241_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_241_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_241_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_241_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_241_address0;
        else 
            frame_241_address0 <= "XXXXX";
        end if; 
    end process;


    frame_241_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_241_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_241_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_241_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_241_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_241_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_241_ce0;
        else 
            frame_241_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_241_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_241_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_241_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_241_we0;
        else 
            frame_241_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_242_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_242_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_242_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_242_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_242_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_242_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_242_address0;
        else 
            frame_242_address0 <= "XXXXX";
        end if; 
    end process;


    frame_242_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_242_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_242_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_242_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_242_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_242_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_242_ce0;
        else 
            frame_242_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_242_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_242_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_242_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_242_we0;
        else 
            frame_242_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_243_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_243_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_243_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_243_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_243_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_243_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_243_address0;
        else 
            frame_243_address0 <= "XXXXX";
        end if; 
    end process;


    frame_243_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_243_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_243_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_243_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_243_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_243_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_243_ce0;
        else 
            frame_243_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_243_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_243_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_243_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_243_we0;
        else 
            frame_243_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_244_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_244_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_244_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_244_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_244_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_244_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_244_address0;
        else 
            frame_244_address0 <= "XXXXX";
        end if; 
    end process;


    frame_244_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_244_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_244_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_244_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_244_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_244_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_244_ce0;
        else 
            frame_244_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_244_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_244_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_244_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_244_we0;
        else 
            frame_244_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_245_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_245_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_245_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_245_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_245_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_245_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_245_address0;
        else 
            frame_245_address0 <= "XXXXX";
        end if; 
    end process;


    frame_245_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_245_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_245_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_245_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_245_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_245_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_245_ce0;
        else 
            frame_245_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_245_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_245_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_245_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_245_we0;
        else 
            frame_245_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_246_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_246_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_246_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_246_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_246_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_246_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_246_address0;
        else 
            frame_246_address0 <= "XXXXX";
        end if; 
    end process;


    frame_246_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_246_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_246_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_246_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_246_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_246_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_246_ce0;
        else 
            frame_246_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_246_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_246_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_246_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_246_we0;
        else 
            frame_246_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_247_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_247_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_247_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_247_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_247_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_247_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_247_address0;
        else 
            frame_247_address0 <= "XXXXX";
        end if; 
    end process;


    frame_247_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_247_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_247_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_247_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_247_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_247_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_247_ce0;
        else 
            frame_247_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_247_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_247_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_247_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_247_we0;
        else 
            frame_247_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_248_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_248_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_248_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_248_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_248_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_248_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_248_address0;
        else 
            frame_248_address0 <= "XXXXX";
        end if; 
    end process;


    frame_248_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_248_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_248_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_248_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_248_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_248_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_248_ce0;
        else 
            frame_248_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_248_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_248_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_248_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_248_we0;
        else 
            frame_248_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_249_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_249_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_249_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_249_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_249_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_249_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_249_address0;
        else 
            frame_249_address0 <= "XXXXX";
        end if; 
    end process;


    frame_249_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_249_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_249_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_249_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_249_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_249_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_249_ce0;
        else 
            frame_249_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_249_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_249_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_249_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_249_we0;
        else 
            frame_249_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_24_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_24_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_24_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_24_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_24_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_24_address0;
        else 
            frame_24_address0 <= "XXXXX";
        end if; 
    end process;


    frame_24_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_24_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_24_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_24_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_24_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_24_ce0;
        else 
            frame_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_24_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_24_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_24_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_24_we0;
        else 
            frame_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_250_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_250_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_250_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_250_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_250_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_250_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_250_address0;
        else 
            frame_250_address0 <= "XXXXX";
        end if; 
    end process;


    frame_250_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_250_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_250_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_250_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_250_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_250_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_250_ce0;
        else 
            frame_250_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_250_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_250_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_250_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_250_we0;
        else 
            frame_250_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_251_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_251_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_251_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_251_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_251_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_251_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_251_address0;
        else 
            frame_251_address0 <= "XXXXX";
        end if; 
    end process;


    frame_251_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_251_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_251_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_251_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_251_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_251_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_251_ce0;
        else 
            frame_251_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_251_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_251_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_251_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_251_we0;
        else 
            frame_251_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_252_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_252_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_252_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_252_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_252_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_252_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_252_address0;
        else 
            frame_252_address0 <= "XXXXX";
        end if; 
    end process;


    frame_252_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_252_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_252_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_252_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_252_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_252_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_252_ce0;
        else 
            frame_252_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_252_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_252_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_252_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_252_we0;
        else 
            frame_252_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_253_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_253_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_253_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_253_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_253_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_253_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_253_address0;
        else 
            frame_253_address0 <= "XXXXX";
        end if; 
    end process;


    frame_253_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_253_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_253_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_253_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_253_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_253_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_253_ce0;
        else 
            frame_253_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_253_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_253_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_253_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_253_we0;
        else 
            frame_253_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_254_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_254_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_254_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_254_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_254_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_254_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_254_address0;
        else 
            frame_254_address0 <= "XXXXX";
        end if; 
    end process;


    frame_254_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_254_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_254_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_254_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_254_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_254_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_254_ce0;
        else 
            frame_254_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_254_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_254_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_254_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_254_we0;
        else 
            frame_254_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_25_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_25_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_25_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_25_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_25_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_25_address0;
        else 
            frame_25_address0 <= "XXXXX";
        end if; 
    end process;


    frame_25_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_25_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_25_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_25_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_25_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_25_ce0;
        else 
            frame_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_25_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_25_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_25_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_25_we0;
        else 
            frame_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_26_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_26_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_26_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_26_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_26_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_26_address0;
        else 
            frame_26_address0 <= "XXXXX";
        end if; 
    end process;


    frame_26_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_26_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_26_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_26_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_26_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_26_ce0;
        else 
            frame_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_26_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_26_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_26_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_26_we0;
        else 
            frame_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_27_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_27_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_27_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_27_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_27_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_27_address0;
        else 
            frame_27_address0 <= "XXXXX";
        end if; 
    end process;


    frame_27_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_27_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_27_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_27_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_27_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_27_ce0;
        else 
            frame_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_27_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_27_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_27_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_27_we0;
        else 
            frame_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_28_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_28_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_28_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_28_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_28_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_28_address0;
        else 
            frame_28_address0 <= "XXXXX";
        end if; 
    end process;


    frame_28_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_28_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_28_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_28_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_28_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_28_ce0;
        else 
            frame_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_28_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_28_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_28_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_28_we0;
        else 
            frame_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_29_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_29_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_29_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_29_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_29_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_29_address0;
        else 
            frame_29_address0 <= "XXXXX";
        end if; 
    end process;


    frame_29_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_29_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_29_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_29_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_29_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_29_ce0;
        else 
            frame_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_29_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_29_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_29_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_29_we0;
        else 
            frame_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_2_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_2_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_2_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_2_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_2_address0;
        else 
            frame_2_address0 <= "XXXXX";
        end if; 
    end process;


    frame_2_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_2_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_2_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_2_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_2_ce0;
        else 
            frame_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_2_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_2_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_2_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_2_we0;
        else 
            frame_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_30_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_30_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_30_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_30_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_30_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_30_address0;
        else 
            frame_30_address0 <= "XXXXX";
        end if; 
    end process;


    frame_30_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_30_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_30_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_30_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_30_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_30_ce0;
        else 
            frame_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_30_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_30_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_30_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_30_we0;
        else 
            frame_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_31_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_31_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_31_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_31_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_31_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_31_address0;
        else 
            frame_31_address0 <= "XXXXX";
        end if; 
    end process;


    frame_31_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_31_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_31_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_31_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_31_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_31_ce0;
        else 
            frame_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_31_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_31_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_31_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_31_we0;
        else 
            frame_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_32_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_32_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_32_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_32_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_32_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_32_address0;
        else 
            frame_32_address0 <= "XXXXX";
        end if; 
    end process;


    frame_32_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_32_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_32_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_32_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_32_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_32_ce0;
        else 
            frame_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_32_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_32_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_32_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_32_we0;
        else 
            frame_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_33_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_33_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_33_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_33_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_33_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_33_address0;
        else 
            frame_33_address0 <= "XXXXX";
        end if; 
    end process;


    frame_33_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_33_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_33_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_33_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_33_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_33_ce0;
        else 
            frame_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_33_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_33_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_33_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_33_we0;
        else 
            frame_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_34_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_34_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_34_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_34_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_34_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_34_address0;
        else 
            frame_34_address0 <= "XXXXX";
        end if; 
    end process;


    frame_34_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_34_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_34_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_34_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_34_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_34_ce0;
        else 
            frame_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_34_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_34_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_34_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_34_we0;
        else 
            frame_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_35_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_35_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_35_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_35_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_35_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_35_address0;
        else 
            frame_35_address0 <= "XXXXX";
        end if; 
    end process;


    frame_35_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_35_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_35_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_35_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_35_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_35_ce0;
        else 
            frame_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_35_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_35_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_35_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_35_we0;
        else 
            frame_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_36_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_36_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_36_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_36_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_36_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_36_address0;
        else 
            frame_36_address0 <= "XXXXX";
        end if; 
    end process;


    frame_36_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_36_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_36_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_36_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_36_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_36_ce0;
        else 
            frame_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_36_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_36_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_36_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_36_we0;
        else 
            frame_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_37_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_37_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_37_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_37_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_37_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_37_address0;
        else 
            frame_37_address0 <= "XXXXX";
        end if; 
    end process;


    frame_37_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_37_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_37_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_37_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_37_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_37_ce0;
        else 
            frame_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_37_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_37_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_37_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_37_we0;
        else 
            frame_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_38_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_38_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_38_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_38_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_38_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_38_address0;
        else 
            frame_38_address0 <= "XXXXX";
        end if; 
    end process;


    frame_38_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_38_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_38_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_38_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_38_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_38_ce0;
        else 
            frame_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_38_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_38_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_38_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_38_we0;
        else 
            frame_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_39_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_39_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_39_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_39_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_39_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_39_address0;
        else 
            frame_39_address0 <= "XXXXX";
        end if; 
    end process;


    frame_39_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_39_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_39_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_39_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_39_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_39_ce0;
        else 
            frame_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_39_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_39_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_39_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_39_we0;
        else 
            frame_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_3_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_3_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_3_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_3_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_3_address0;
        else 
            frame_3_address0 <= "XXXXX";
        end if; 
    end process;


    frame_3_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_3_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_3_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_3_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_3_ce0;
        else 
            frame_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_3_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_3_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_3_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_3_we0;
        else 
            frame_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_40_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_40_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_40_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_40_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_40_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_40_address0;
        else 
            frame_40_address0 <= "XXXXX";
        end if; 
    end process;


    frame_40_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_40_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_40_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_40_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_40_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_40_ce0;
        else 
            frame_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_40_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_40_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_40_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_40_we0;
        else 
            frame_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_41_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_41_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_41_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_41_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_41_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_41_address0;
        else 
            frame_41_address0 <= "XXXXX";
        end if; 
    end process;


    frame_41_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_41_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_41_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_41_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_41_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_41_ce0;
        else 
            frame_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_41_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_41_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_41_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_41_we0;
        else 
            frame_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_42_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_42_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_42_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_42_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_42_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_42_address0;
        else 
            frame_42_address0 <= "XXXXX";
        end if; 
    end process;


    frame_42_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_42_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_42_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_42_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_42_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_42_ce0;
        else 
            frame_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_42_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_42_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_42_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_42_we0;
        else 
            frame_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_43_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_43_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_43_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_43_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_43_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_43_address0;
        else 
            frame_43_address0 <= "XXXXX";
        end if; 
    end process;


    frame_43_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_43_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_43_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_43_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_43_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_43_ce0;
        else 
            frame_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_43_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_43_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_43_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_43_we0;
        else 
            frame_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_44_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_44_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_44_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_44_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_44_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_44_address0;
        else 
            frame_44_address0 <= "XXXXX";
        end if; 
    end process;


    frame_44_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_44_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_44_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_44_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_44_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_44_ce0;
        else 
            frame_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_44_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_44_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_44_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_44_we0;
        else 
            frame_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_45_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_45_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_45_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_45_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_45_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_45_address0;
        else 
            frame_45_address0 <= "XXXXX";
        end if; 
    end process;


    frame_45_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_45_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_45_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_45_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_45_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_45_ce0;
        else 
            frame_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_45_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_45_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_45_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_45_we0;
        else 
            frame_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_46_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_46_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_46_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_46_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_46_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_46_address0;
        else 
            frame_46_address0 <= "XXXXX";
        end if; 
    end process;


    frame_46_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_46_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_46_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_46_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_46_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_46_ce0;
        else 
            frame_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_46_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_46_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_46_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_46_we0;
        else 
            frame_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_47_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_47_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_47_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_47_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_47_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_47_address0;
        else 
            frame_47_address0 <= "XXXXX";
        end if; 
    end process;


    frame_47_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_47_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_47_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_47_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_47_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_47_ce0;
        else 
            frame_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_47_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_47_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_47_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_47_we0;
        else 
            frame_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_48_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_48_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_48_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_48_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_48_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_48_address0;
        else 
            frame_48_address0 <= "XXXXX";
        end if; 
    end process;


    frame_48_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_48_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_48_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_48_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_48_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_48_ce0;
        else 
            frame_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_48_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_48_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_48_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_48_we0;
        else 
            frame_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_49_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_49_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_49_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_49_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_49_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_49_address0;
        else 
            frame_49_address0 <= "XXXXX";
        end if; 
    end process;


    frame_49_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_49_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_49_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_49_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_49_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_49_ce0;
        else 
            frame_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_49_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_49_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_49_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_49_we0;
        else 
            frame_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_4_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_4_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_4_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_4_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_4_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_4_address0;
        else 
            frame_4_address0 <= "XXXXX";
        end if; 
    end process;


    frame_4_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_4_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_4_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_4_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_4_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_4_ce0;
        else 
            frame_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_4_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_4_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_4_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_4_we0;
        else 
            frame_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_50_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_50_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_50_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_50_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_50_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_50_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_50_address0;
        else 
            frame_50_address0 <= "XXXXX";
        end if; 
    end process;


    frame_50_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_50_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_50_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_50_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_50_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_50_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_50_ce0;
        else 
            frame_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_50_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_50_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_50_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_50_we0;
        else 
            frame_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_51_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_51_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_51_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_51_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_51_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_51_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_51_address0;
        else 
            frame_51_address0 <= "XXXXX";
        end if; 
    end process;


    frame_51_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_51_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_51_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_51_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_51_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_51_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_51_ce0;
        else 
            frame_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_51_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_51_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_51_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_51_we0;
        else 
            frame_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_52_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_52_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_52_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_52_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_52_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_52_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_52_address0;
        else 
            frame_52_address0 <= "XXXXX";
        end if; 
    end process;


    frame_52_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_52_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_52_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_52_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_52_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_52_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_52_ce0;
        else 
            frame_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_52_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_52_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_52_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_52_we0;
        else 
            frame_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_53_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_53_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_53_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_53_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_53_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_53_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_53_address0;
        else 
            frame_53_address0 <= "XXXXX";
        end if; 
    end process;


    frame_53_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_53_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_53_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_53_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_53_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_53_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_53_ce0;
        else 
            frame_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_53_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_53_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_53_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_53_we0;
        else 
            frame_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_54_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_54_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_54_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_54_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_54_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_54_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_54_address0;
        else 
            frame_54_address0 <= "XXXXX";
        end if; 
    end process;


    frame_54_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_54_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_54_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_54_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_54_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_54_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_54_ce0;
        else 
            frame_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_54_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_54_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_54_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_54_we0;
        else 
            frame_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_55_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_55_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_55_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_55_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_55_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_55_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_55_address0;
        else 
            frame_55_address0 <= "XXXXX";
        end if; 
    end process;


    frame_55_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_55_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_55_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_55_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_55_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_55_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_55_ce0;
        else 
            frame_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_55_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_55_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_55_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_55_we0;
        else 
            frame_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_56_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_56_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_56_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_56_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_56_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_56_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_56_address0;
        else 
            frame_56_address0 <= "XXXXX";
        end if; 
    end process;


    frame_56_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_56_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_56_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_56_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_56_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_56_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_56_ce0;
        else 
            frame_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_56_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_56_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_56_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_56_we0;
        else 
            frame_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_57_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_57_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_57_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_57_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_57_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_57_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_57_address0;
        else 
            frame_57_address0 <= "XXXXX";
        end if; 
    end process;


    frame_57_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_57_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_57_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_57_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_57_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_57_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_57_ce0;
        else 
            frame_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_57_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_57_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_57_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_57_we0;
        else 
            frame_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_58_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_58_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_58_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_58_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_58_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_58_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_58_address0;
        else 
            frame_58_address0 <= "XXXXX";
        end if; 
    end process;


    frame_58_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_58_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_58_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_58_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_58_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_58_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_58_ce0;
        else 
            frame_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_58_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_58_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_58_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_58_we0;
        else 
            frame_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_59_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_59_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_59_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_59_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_59_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_59_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_59_address0;
        else 
            frame_59_address0 <= "XXXXX";
        end if; 
    end process;


    frame_59_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_59_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_59_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_59_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_59_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_59_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_59_ce0;
        else 
            frame_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_59_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_59_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_59_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_59_we0;
        else 
            frame_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_5_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_5_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_5_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_5_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_5_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_5_address0;
        else 
            frame_5_address0 <= "XXXXX";
        end if; 
    end process;


    frame_5_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_5_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_5_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_5_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_5_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_5_ce0;
        else 
            frame_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_5_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_5_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_5_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_5_we0;
        else 
            frame_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_60_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_60_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_60_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_60_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_60_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_60_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_60_address0;
        else 
            frame_60_address0 <= "XXXXX";
        end if; 
    end process;


    frame_60_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_60_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_60_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_60_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_60_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_60_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_60_ce0;
        else 
            frame_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_60_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_60_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_60_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_60_we0;
        else 
            frame_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_61_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_61_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_61_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_61_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_61_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_61_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_61_address0;
        else 
            frame_61_address0 <= "XXXXX";
        end if; 
    end process;


    frame_61_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_61_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_61_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_61_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_61_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_61_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_61_ce0;
        else 
            frame_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_61_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_61_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_61_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_61_we0;
        else 
            frame_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_62_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_62_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_62_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_62_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_62_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_62_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_62_address0;
        else 
            frame_62_address0 <= "XXXXX";
        end if; 
    end process;


    frame_62_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_62_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_62_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_62_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_62_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_62_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_62_ce0;
        else 
            frame_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_62_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_62_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_62_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_62_we0;
        else 
            frame_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_63_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_63_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_63_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_63_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_63_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_63_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_63_address0;
        else 
            frame_63_address0 <= "XXXXX";
        end if; 
    end process;


    frame_63_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_63_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_63_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_63_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_63_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_63_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_63_ce0;
        else 
            frame_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_63_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_63_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_63_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_63_we0;
        else 
            frame_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_64_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_64_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_64_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_64_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_64_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_64_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_64_address0;
        else 
            frame_64_address0 <= "XXXXX";
        end if; 
    end process;


    frame_64_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_64_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_64_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_64_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_64_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_64_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_64_ce0;
        else 
            frame_64_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_64_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_64_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_64_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_64_we0;
        else 
            frame_64_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_65_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_65_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_65_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_65_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_65_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_65_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_65_address0;
        else 
            frame_65_address0 <= "XXXXX";
        end if; 
    end process;


    frame_65_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_65_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_65_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_65_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_65_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_65_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_65_ce0;
        else 
            frame_65_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_65_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_65_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_65_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_65_we0;
        else 
            frame_65_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_66_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_66_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_66_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_66_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_66_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_66_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_66_address0;
        else 
            frame_66_address0 <= "XXXXX";
        end if; 
    end process;


    frame_66_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_66_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_66_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_66_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_66_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_66_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_66_ce0;
        else 
            frame_66_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_66_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_66_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_66_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_66_we0;
        else 
            frame_66_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_67_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_67_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_67_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_67_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_67_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_67_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_67_address0;
        else 
            frame_67_address0 <= "XXXXX";
        end if; 
    end process;


    frame_67_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_67_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_67_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_67_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_67_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_67_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_67_ce0;
        else 
            frame_67_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_67_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_67_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_67_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_67_we0;
        else 
            frame_67_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_68_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_68_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_68_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_68_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_68_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_68_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_68_address0;
        else 
            frame_68_address0 <= "XXXXX";
        end if; 
    end process;


    frame_68_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_68_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_68_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_68_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_68_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_68_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_68_ce0;
        else 
            frame_68_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_68_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_68_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_68_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_68_we0;
        else 
            frame_68_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_69_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_69_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_69_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_69_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_69_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_69_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_69_address0;
        else 
            frame_69_address0 <= "XXXXX";
        end if; 
    end process;


    frame_69_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_69_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_69_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_69_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_69_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_69_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_69_ce0;
        else 
            frame_69_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_69_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_69_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_69_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_69_we0;
        else 
            frame_69_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_6_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_6_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_6_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_6_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_6_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_6_address0;
        else 
            frame_6_address0 <= "XXXXX";
        end if; 
    end process;


    frame_6_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_6_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_6_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_6_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_6_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_6_ce0;
        else 
            frame_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_6_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_6_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_6_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_6_we0;
        else 
            frame_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_70_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_70_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_70_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_70_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_70_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_70_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_70_address0;
        else 
            frame_70_address0 <= "XXXXX";
        end if; 
    end process;


    frame_70_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_70_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_70_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_70_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_70_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_70_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_70_ce0;
        else 
            frame_70_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_70_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_70_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_70_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_70_we0;
        else 
            frame_70_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_71_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_71_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_71_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_71_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_71_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_71_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_71_address0;
        else 
            frame_71_address0 <= "XXXXX";
        end if; 
    end process;


    frame_71_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_71_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_71_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_71_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_71_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_71_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_71_ce0;
        else 
            frame_71_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_71_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_71_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_71_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_71_we0;
        else 
            frame_71_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_72_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_72_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_72_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_72_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_72_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_72_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_72_address0;
        else 
            frame_72_address0 <= "XXXXX";
        end if; 
    end process;


    frame_72_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_72_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_72_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_72_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_72_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_72_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_72_ce0;
        else 
            frame_72_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_72_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_72_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_72_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_72_we0;
        else 
            frame_72_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_73_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_73_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_73_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_73_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_73_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_73_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_73_address0;
        else 
            frame_73_address0 <= "XXXXX";
        end if; 
    end process;


    frame_73_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_73_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_73_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_73_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_73_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_73_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_73_ce0;
        else 
            frame_73_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_73_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_73_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_73_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_73_we0;
        else 
            frame_73_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_74_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_74_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_74_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_74_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_74_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_74_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_74_address0;
        else 
            frame_74_address0 <= "XXXXX";
        end if; 
    end process;


    frame_74_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_74_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_74_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_74_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_74_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_74_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_74_ce0;
        else 
            frame_74_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_74_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_74_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_74_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_74_we0;
        else 
            frame_74_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_75_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_75_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_75_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_75_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_75_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_75_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_75_address0;
        else 
            frame_75_address0 <= "XXXXX";
        end if; 
    end process;


    frame_75_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_75_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_75_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_75_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_75_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_75_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_75_ce0;
        else 
            frame_75_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_75_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_75_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_75_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_75_we0;
        else 
            frame_75_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_76_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_76_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_76_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_76_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_76_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_76_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_76_address0;
        else 
            frame_76_address0 <= "XXXXX";
        end if; 
    end process;


    frame_76_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_76_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_76_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_76_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_76_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_76_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_76_ce0;
        else 
            frame_76_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_76_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_76_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_76_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_76_we0;
        else 
            frame_76_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_77_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_77_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_77_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_77_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_77_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_77_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_77_address0;
        else 
            frame_77_address0 <= "XXXXX";
        end if; 
    end process;


    frame_77_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_77_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_77_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_77_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_77_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_77_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_77_ce0;
        else 
            frame_77_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_77_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_77_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_77_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_77_we0;
        else 
            frame_77_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_78_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_78_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_78_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_78_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_78_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_78_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_78_address0;
        else 
            frame_78_address0 <= "XXXXX";
        end if; 
    end process;


    frame_78_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_78_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_78_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_78_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_78_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_78_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_78_ce0;
        else 
            frame_78_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_78_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_78_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_78_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_78_we0;
        else 
            frame_78_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_79_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_79_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_79_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_79_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_79_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_79_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_79_address0;
        else 
            frame_79_address0 <= "XXXXX";
        end if; 
    end process;


    frame_79_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_79_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_79_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_79_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_79_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_79_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_79_ce0;
        else 
            frame_79_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_79_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_79_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_79_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_79_we0;
        else 
            frame_79_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_7_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_7_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_7_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_7_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_7_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_7_address0;
        else 
            frame_7_address0 <= "XXXXX";
        end if; 
    end process;


    frame_7_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_7_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_7_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_7_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_7_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_7_ce0;
        else 
            frame_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_7_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_7_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_7_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_7_we0;
        else 
            frame_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_80_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_80_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_80_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_80_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_80_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_80_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_80_address0;
        else 
            frame_80_address0 <= "XXXXX";
        end if; 
    end process;


    frame_80_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_80_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_80_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_80_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_80_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_80_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_80_ce0;
        else 
            frame_80_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_80_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_80_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_80_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_80_we0;
        else 
            frame_80_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_81_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_81_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_81_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_81_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_81_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_81_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_81_address0;
        else 
            frame_81_address0 <= "XXXXX";
        end if; 
    end process;


    frame_81_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_81_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_81_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_81_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_81_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_81_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_81_ce0;
        else 
            frame_81_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_81_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_81_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_81_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_81_we0;
        else 
            frame_81_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_82_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_82_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_82_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_82_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_82_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_82_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_82_address0;
        else 
            frame_82_address0 <= "XXXXX";
        end if; 
    end process;


    frame_82_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_82_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_82_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_82_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_82_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_82_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_82_ce0;
        else 
            frame_82_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_82_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_82_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_82_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_82_we0;
        else 
            frame_82_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_83_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_83_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_83_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_83_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_83_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_83_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_83_address0;
        else 
            frame_83_address0 <= "XXXXX";
        end if; 
    end process;


    frame_83_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_83_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_83_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_83_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_83_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_83_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_83_ce0;
        else 
            frame_83_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_83_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_83_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_83_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_83_we0;
        else 
            frame_83_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_84_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_84_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_84_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_84_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_84_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_84_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_84_address0;
        else 
            frame_84_address0 <= "XXXXX";
        end if; 
    end process;


    frame_84_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_84_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_84_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_84_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_84_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_84_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_84_ce0;
        else 
            frame_84_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_84_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_84_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_84_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_84_we0;
        else 
            frame_84_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_85_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_85_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_85_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_85_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_85_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_85_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_85_address0;
        else 
            frame_85_address0 <= "XXXXX";
        end if; 
    end process;


    frame_85_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_85_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_85_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_85_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_85_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_85_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_85_ce0;
        else 
            frame_85_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_85_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_85_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_85_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_85_we0;
        else 
            frame_85_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_86_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_86_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_86_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_86_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_86_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_86_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_86_address0;
        else 
            frame_86_address0 <= "XXXXX";
        end if; 
    end process;


    frame_86_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_86_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_86_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_86_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_86_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_86_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_86_ce0;
        else 
            frame_86_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_86_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_86_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_86_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_86_we0;
        else 
            frame_86_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_87_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_87_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_87_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_87_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_87_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_87_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_87_address0;
        else 
            frame_87_address0 <= "XXXXX";
        end if; 
    end process;


    frame_87_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_87_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_87_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_87_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_87_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_87_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_87_ce0;
        else 
            frame_87_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_87_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_87_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_87_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_87_we0;
        else 
            frame_87_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_88_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_88_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_88_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_88_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_88_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_88_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_88_address0;
        else 
            frame_88_address0 <= "XXXXX";
        end if; 
    end process;


    frame_88_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_88_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_88_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_88_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_88_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_88_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_88_ce0;
        else 
            frame_88_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_88_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_88_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_88_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_88_we0;
        else 
            frame_88_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_89_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_89_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_89_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_89_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_89_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_89_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_89_address0;
        else 
            frame_89_address0 <= "XXXXX";
        end if; 
    end process;


    frame_89_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_89_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_89_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_89_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_89_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_89_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_89_ce0;
        else 
            frame_89_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_89_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_89_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_89_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_89_we0;
        else 
            frame_89_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_8_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_8_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_8_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_8_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_8_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_8_address0;
        else 
            frame_8_address0 <= "XXXXX";
        end if; 
    end process;


    frame_8_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_8_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_8_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_8_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_8_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_8_ce0;
        else 
            frame_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_8_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_8_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_8_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_8_we0;
        else 
            frame_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_90_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_90_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_90_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_90_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_90_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_90_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_90_address0;
        else 
            frame_90_address0 <= "XXXXX";
        end if; 
    end process;


    frame_90_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_90_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_90_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_90_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_90_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_90_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_90_ce0;
        else 
            frame_90_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_90_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_90_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_90_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_90_we0;
        else 
            frame_90_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_91_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_91_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_91_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_91_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_91_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_91_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_91_address0;
        else 
            frame_91_address0 <= "XXXXX";
        end if; 
    end process;


    frame_91_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_91_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_91_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_91_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_91_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_91_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_91_ce0;
        else 
            frame_91_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_91_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_91_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_91_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_91_we0;
        else 
            frame_91_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_92_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_92_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_92_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_92_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_92_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_92_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_92_address0;
        else 
            frame_92_address0 <= "XXXXX";
        end if; 
    end process;


    frame_92_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_92_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_92_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_92_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_92_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_92_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_92_ce0;
        else 
            frame_92_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_92_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_92_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_92_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_92_we0;
        else 
            frame_92_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_93_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_93_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_93_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_93_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_93_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_93_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_93_address0;
        else 
            frame_93_address0 <= "XXXXX";
        end if; 
    end process;


    frame_93_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_93_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_93_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_93_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_93_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_93_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_93_ce0;
        else 
            frame_93_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_93_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_93_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_93_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_93_we0;
        else 
            frame_93_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_94_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_94_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_94_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_94_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_94_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_94_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_94_address0;
        else 
            frame_94_address0 <= "XXXXX";
        end if; 
    end process;


    frame_94_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_94_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_94_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_94_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_94_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_94_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_94_ce0;
        else 
            frame_94_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_94_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_94_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_94_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_94_we0;
        else 
            frame_94_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_95_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_95_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_95_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_95_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_95_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_95_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_95_address0;
        else 
            frame_95_address0 <= "XXXXX";
        end if; 
    end process;


    frame_95_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_95_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_95_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_95_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_95_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_95_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_95_ce0;
        else 
            frame_95_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_95_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_95_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_95_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_95_we0;
        else 
            frame_95_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_96_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_96_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_96_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_96_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_96_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_96_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_96_address0;
        else 
            frame_96_address0 <= "XXXXX";
        end if; 
    end process;


    frame_96_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_96_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_96_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_96_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_96_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_96_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_96_ce0;
        else 
            frame_96_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_96_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_96_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_96_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_96_we0;
        else 
            frame_96_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_97_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_97_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_97_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_97_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_97_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_97_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_97_address0;
        else 
            frame_97_address0 <= "XXXXX";
        end if; 
    end process;


    frame_97_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_97_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_97_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_97_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_97_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_97_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_97_ce0;
        else 
            frame_97_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_97_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_97_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_97_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_97_we0;
        else 
            frame_97_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_98_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_98_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_98_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_98_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_98_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_98_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_98_address0;
        else 
            frame_98_address0 <= "XXXXX";
        end if; 
    end process;


    frame_98_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_98_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_98_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_98_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_98_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_98_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_98_ce0;
        else 
            frame_98_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_98_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_98_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_98_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_98_we0;
        else 
            frame_98_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_99_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_99_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_99_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_99_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_99_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_99_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_99_address0;
        else 
            frame_99_address0 <= "XXXXX";
        end if; 
    end process;


    frame_99_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_99_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_99_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_99_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_99_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_99_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_99_ce0;
        else 
            frame_99_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_99_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_99_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_99_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_99_we0;
        else 
            frame_99_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_9_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_9_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_9_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_9_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_9_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_9_address0;
        else 
            frame_9_address0 <= "XXXXX";
        end if; 
    end process;


    frame_9_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_9_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_9_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_9_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_9_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_9_ce0;
        else 
            frame_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_9_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_9_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_9_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_9_we0;
        else 
            frame_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_address0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_address0;
        else 
            frame_address0 <= "XXXXX";
        end if; 
    end process;


    frame_ce0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            frame_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_frame_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_ce0;
        else 
            frame_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_we0_assign_proc : process(grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            frame_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_frame_we0;
        else 
            frame_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_sobel_hls_Pipeline_1_fu_1418_ap_start <= grp_sobel_hls_Pipeline_1_fu_1418_ap_start_reg;
    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_ap_start <= grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_1592_ap_start_reg;
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_start <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_ap_start_reg;
    grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_M_AXIS_TREADY <= (ap_CS_fsm_state8 and M_AXIS_TREADY_int_regslice);
    grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_ap_start <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_ap_start_reg;

    output_10_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_10_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_10_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_10_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_10_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_10_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_10_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_10_address0;
        else 
            output_10_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_10_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_10_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_10_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_10_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_10_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_10_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_10_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_10_ce0;
        else 
            output_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_10_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_10_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_10_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_10_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_10_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_10_d0;
        else 
            output_10_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_10_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_10_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_10_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_10_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_10_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_10_we0;
        else 
            output_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_11_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_11_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_11_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_11_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_11_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_11_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_11_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_11_address0;
        else 
            output_11_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_11_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_11_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_11_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_11_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_11_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_11_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_11_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_11_ce0;
        else 
            output_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_11_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_11_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_11_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_11_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_11_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_11_d0;
        else 
            output_11_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_11_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_11_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_11_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_11_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_11_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_11_we0;
        else 
            output_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_12_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_12_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_12_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_12_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_12_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_12_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_12_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_12_address0;
        else 
            output_12_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_12_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_12_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_12_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_12_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_12_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_12_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_12_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_12_ce0;
        else 
            output_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_12_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_12_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_12_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_12_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_12_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_12_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_12_d0;
        else 
            output_12_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_12_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_12_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_12_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_12_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_12_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_12_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_12_we0;
        else 
            output_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_13_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_13_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_13_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_13_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_13_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_13_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_13_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_13_address0;
        else 
            output_13_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_13_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_13_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_13_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_13_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_13_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_13_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_13_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_13_ce0;
        else 
            output_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_13_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_13_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_13_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_13_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_13_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_13_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_13_d0;
        else 
            output_13_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_13_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_13_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_13_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_13_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_13_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_13_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_13_we0;
        else 
            output_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_14_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_14_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_14_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_14_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_14_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_14_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_14_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_14_address0;
        else 
            output_14_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_14_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_14_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_14_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_14_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_14_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_14_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_14_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_14_ce0;
        else 
            output_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_14_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_14_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_14_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_14_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_14_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_14_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_14_d0;
        else 
            output_14_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_14_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_14_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_14_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_14_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_14_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_14_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_14_we0;
        else 
            output_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_15_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_15_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_15_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_15_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_15_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_15_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_15_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_15_address0;
        else 
            output_15_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_15_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_15_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_15_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_15_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_15_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_15_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_15_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_15_ce0;
        else 
            output_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_15_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_15_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_15_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_15_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_15_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_15_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_15_d0;
        else 
            output_15_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_15_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_15_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_15_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_15_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_15_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_15_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_15_we0;
        else 
            output_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_16_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_16_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_16_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_16_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_16_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_16_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_16_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_16_address0;
        else 
            output_16_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_16_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_16_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_16_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_16_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_16_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_16_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_16_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_16_ce0;
        else 
            output_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_16_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_16_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_16_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_16_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_16_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_16_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_16_d0;
        else 
            output_16_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_16_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_16_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_16_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_16_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_16_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_16_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_16_we0;
        else 
            output_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_17_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_17_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_17_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_17_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_17_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_17_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_17_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_17_address0;
        else 
            output_17_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_17_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_17_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_17_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_17_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_17_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_17_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_17_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_17_ce0;
        else 
            output_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_17_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_17_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_17_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_17_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_17_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_17_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_17_d0;
        else 
            output_17_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_17_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_17_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_17_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_17_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_17_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_17_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_17_we0;
        else 
            output_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_18_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_18_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_18_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_18_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_18_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_18_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_18_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_18_address0;
        else 
            output_18_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_18_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_18_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_18_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_18_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_18_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_18_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_18_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_18_ce0;
        else 
            output_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_18_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_18_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_18_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_18_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_18_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_18_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_18_d0;
        else 
            output_18_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_18_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_18_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_18_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_18_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_18_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_18_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_18_we0;
        else 
            output_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_19_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_19_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_19_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_19_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_19_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_19_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_19_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_19_address0;
        else 
            output_19_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_19_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_19_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_19_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_19_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_19_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_19_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_19_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_19_ce0;
        else 
            output_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_19_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_19_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_19_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_19_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_19_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_19_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_19_d0;
        else 
            output_19_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_19_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_19_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_19_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_19_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_19_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_19_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_19_we0;
        else 
            output_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_1_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_1_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_1_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_1_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_1_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_1_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_1_address0;
        else 
            output_1_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_1_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_1_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_1_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_1_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_1_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_1_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_1_ce0;
        else 
            output_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_1_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_1_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_1_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_1_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_1_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_1_d0;
        else 
            output_1_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_1_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_1_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_1_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_1_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_1_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_1_we0;
        else 
            output_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_20_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_20_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_20_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_20_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_20_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_20_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_20_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_20_address0;
        else 
            output_20_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_20_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_20_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_20_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_20_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_20_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_20_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_20_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_20_ce0;
        else 
            output_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_20_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_20_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_20_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_20_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_20_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_20_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_20_d0;
        else 
            output_20_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_20_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_20_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_20_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_20_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_20_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_20_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_20_we0;
        else 
            output_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_21_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_21_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_21_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_21_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_21_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_21_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_21_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_21_address0;
        else 
            output_21_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_21_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_21_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_21_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_21_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_21_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_21_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_21_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_21_ce0;
        else 
            output_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_21_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_21_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_21_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_21_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_21_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_21_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_21_d0;
        else 
            output_21_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_21_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_21_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_21_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_21_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_21_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_21_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_21_we0;
        else 
            output_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_22_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_22_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_22_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_22_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_22_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_22_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_22_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_22_address0;
        else 
            output_22_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_22_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_22_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_22_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_22_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_22_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_22_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_22_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_22_ce0;
        else 
            output_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_22_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_22_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_22_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_22_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_22_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_22_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_22_d0;
        else 
            output_22_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_22_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_22_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_22_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_22_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_22_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_22_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_22_we0;
        else 
            output_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_23_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_23_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_23_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_23_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_23_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_23_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_23_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_23_address0;
        else 
            output_23_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_23_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_23_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_23_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_23_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_23_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_23_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_23_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_23_ce0;
        else 
            output_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_23_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_23_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_23_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_23_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_23_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_23_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_23_d0;
        else 
            output_23_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_23_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_23_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_23_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_23_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_23_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_23_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_23_we0;
        else 
            output_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_24_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_24_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_24_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_24_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_24_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_24_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_24_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_24_address0;
        else 
            output_24_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_24_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_24_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_24_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_24_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_24_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_24_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_24_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_24_ce0;
        else 
            output_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_24_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_24_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_24_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_24_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_24_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_24_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_24_d0;
        else 
            output_24_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_24_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_24_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_24_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_24_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_24_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_24_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_24_we0;
        else 
            output_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_25_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_25_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_25_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_25_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_25_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_25_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_25_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_25_address0;
        else 
            output_25_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_25_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_25_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_25_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_25_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_25_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_25_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_25_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_25_ce0;
        else 
            output_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_25_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_25_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_25_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_25_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_25_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_25_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_25_d0;
        else 
            output_25_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_25_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_25_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_25_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_25_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_25_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_25_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_25_we0;
        else 
            output_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_26_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_26_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_26_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_26_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_26_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_26_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_26_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_26_address0;
        else 
            output_26_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_26_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_26_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_26_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_26_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_26_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_26_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_26_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_26_ce0;
        else 
            output_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_26_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_26_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_26_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_26_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_26_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_26_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_26_d0;
        else 
            output_26_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_26_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_26_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_26_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_26_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_26_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_26_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_26_we0;
        else 
            output_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_27_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_27_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_27_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_27_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_27_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_27_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_27_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_27_address0;
        else 
            output_27_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_27_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_27_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_27_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_27_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_27_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_27_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_27_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_27_ce0;
        else 
            output_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_27_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_27_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_27_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_27_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_27_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_27_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_27_d0;
        else 
            output_27_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_27_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_27_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_27_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_27_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_27_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_27_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_27_we0;
        else 
            output_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_28_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_28_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_28_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_28_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_28_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_28_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_28_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_28_address0;
        else 
            output_28_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_28_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_28_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_28_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_28_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_28_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_28_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_28_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_28_ce0;
        else 
            output_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_28_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_28_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_28_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_28_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_28_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_28_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_28_d0;
        else 
            output_28_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_28_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_28_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_28_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_28_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_28_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_28_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_28_we0;
        else 
            output_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_29_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_29_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_29_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_29_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_29_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_29_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_29_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_29_address0;
        else 
            output_29_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_29_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_29_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_29_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_29_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_29_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_29_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_29_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_29_ce0;
        else 
            output_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_29_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_29_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_29_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_29_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_29_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_29_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_29_d0;
        else 
            output_29_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_29_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_29_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_29_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_29_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_29_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_29_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_29_we0;
        else 
            output_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_2_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_2_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_2_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_2_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_2_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_2_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_2_address0;
        else 
            output_2_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_2_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_2_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_2_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_2_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_2_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_2_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_2_ce0;
        else 
            output_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_2_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_2_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_2_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_2_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_2_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_2_d0;
        else 
            output_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_2_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_2_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_2_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_2_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_2_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_2_we0;
        else 
            output_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_30_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_30_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_30_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_30_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_30_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_30_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_30_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_30_address0;
        else 
            output_30_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_30_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_30_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_30_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_30_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_30_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_30_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_30_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_30_ce0;
        else 
            output_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_30_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_30_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_30_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_30_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_30_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_30_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_30_d0;
        else 
            output_30_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_30_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_30_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_30_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_30_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_30_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_30_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_30_we0;
        else 
            output_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_31_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_31_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_31_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_31_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_31_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_31_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_31_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_31_address0;
        else 
            output_31_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_31_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_31_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_31_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_31_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_31_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_31_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_31_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_31_ce0;
        else 
            output_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_31_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_31_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_31_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_31_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_31_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_31_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_31_d0;
        else 
            output_31_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_31_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_31_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_31_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_31_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_31_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_31_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_31_we0;
        else 
            output_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_32_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_32_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_32_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_32_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_32_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_32_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_32_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_32_address0;
        else 
            output_32_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_32_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_32_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_32_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_32_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_32_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_32_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_32_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_32_ce0;
        else 
            output_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_32_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_32_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_32_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_32_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_32_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_32_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_32_d0;
        else 
            output_32_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_32_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_32_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_32_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_32_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_32_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_32_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_32_we0;
        else 
            output_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_33_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_33_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_33_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_33_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_33_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_33_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_33_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_33_address0;
        else 
            output_33_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_33_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_33_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_33_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_33_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_33_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_33_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_33_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_33_ce0;
        else 
            output_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_33_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_33_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_33_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_33_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_33_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_33_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_33_d0;
        else 
            output_33_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_33_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_33_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_33_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_33_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_33_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_33_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_33_we0;
        else 
            output_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_34_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_34_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_34_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_34_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_34_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_34_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_34_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_34_address0;
        else 
            output_34_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_34_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_34_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_34_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_34_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_34_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_34_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_34_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_34_ce0;
        else 
            output_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_34_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_34_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_34_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_34_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_34_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_34_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_34_d0;
        else 
            output_34_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_34_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_34_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_34_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_34_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_34_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_34_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_34_we0;
        else 
            output_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_35_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_35_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_35_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_35_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_35_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_35_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_35_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_35_address0;
        else 
            output_35_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_35_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_35_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_35_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_35_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_35_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_35_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_35_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_35_ce0;
        else 
            output_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_35_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_35_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_35_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_35_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_35_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_35_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_35_d0;
        else 
            output_35_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_35_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_35_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_35_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_35_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_35_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_35_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_35_we0;
        else 
            output_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_36_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_36_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_36_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_36_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_36_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_36_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_36_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_36_address0;
        else 
            output_36_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_36_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_36_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_36_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_36_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_36_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_36_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_36_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_36_ce0;
        else 
            output_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_36_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_36_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_36_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_36_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_36_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_36_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_36_d0;
        else 
            output_36_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_36_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_36_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_36_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_36_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_36_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_36_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_36_we0;
        else 
            output_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_37_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_37_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_37_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_37_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_37_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_37_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_37_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_37_address0;
        else 
            output_37_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_37_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_37_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_37_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_37_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_37_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_37_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_37_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_37_ce0;
        else 
            output_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_37_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_37_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_37_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_37_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_37_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_37_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_37_d0;
        else 
            output_37_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_37_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_37_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_37_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_37_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_37_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_37_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_37_we0;
        else 
            output_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_38_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_38_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_38_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_38_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_38_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_38_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_38_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_38_address0;
        else 
            output_38_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_38_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_38_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_38_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_38_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_38_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_38_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_38_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_38_ce0;
        else 
            output_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_38_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_38_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_38_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_38_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_38_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_38_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_38_d0;
        else 
            output_38_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_38_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_38_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_38_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_38_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_38_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_38_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_38_we0;
        else 
            output_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_39_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_39_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_39_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_39_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_39_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_39_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_39_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_39_address0;
        else 
            output_39_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_39_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_39_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_39_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_39_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_39_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_39_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_39_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_39_ce0;
        else 
            output_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_39_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_39_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_39_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_39_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_39_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_39_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_39_d0;
        else 
            output_39_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_39_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_39_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_39_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_39_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_39_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_39_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_39_we0;
        else 
            output_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_3_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_3_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_3_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_3_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_3_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_3_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_3_address0;
        else 
            output_3_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_3_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_3_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_3_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_3_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_3_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_3_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_3_ce0;
        else 
            output_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_3_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_3_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_3_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_3_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_3_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_3_d0;
        else 
            output_3_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_3_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_3_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_3_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_3_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_3_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_3_we0;
        else 
            output_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_40_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_40_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_40_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_40_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_40_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_40_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_40_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_40_address0;
        else 
            output_40_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_40_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_40_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_40_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_40_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_40_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_40_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_40_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_40_ce0;
        else 
            output_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_40_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_40_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_40_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_40_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_40_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_40_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_40_d0;
        else 
            output_40_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_40_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_40_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_40_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_40_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_40_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_40_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_40_we0;
        else 
            output_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_41_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_41_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_41_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_41_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_41_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_41_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_41_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_41_address0;
        else 
            output_41_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_41_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_41_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_41_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_41_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_41_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_41_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_41_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_41_ce0;
        else 
            output_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_41_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_41_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_41_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_41_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_41_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_41_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_41_d0;
        else 
            output_41_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_41_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_41_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_41_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_41_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_41_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_41_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_41_we0;
        else 
            output_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_42_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_42_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_42_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_42_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_42_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_42_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_42_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_42_address0;
        else 
            output_42_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_42_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_42_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_42_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_42_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_42_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_42_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_42_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_42_ce0;
        else 
            output_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_42_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_42_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_42_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_42_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_42_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_42_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_42_d0;
        else 
            output_42_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_42_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_42_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_42_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_42_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_42_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_42_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_42_we0;
        else 
            output_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_43_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_43_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_43_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_43_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_43_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_43_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_43_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_43_address0;
        else 
            output_43_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_43_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_43_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_43_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_43_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_43_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_43_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_43_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_43_ce0;
        else 
            output_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_43_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_43_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_43_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_43_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_43_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_43_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_43_d0;
        else 
            output_43_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_43_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_43_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_43_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_43_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_43_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_43_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_43_we0;
        else 
            output_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_44_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_44_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_44_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_44_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_44_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_44_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_44_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_44_address0;
        else 
            output_44_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_44_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_44_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_44_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_44_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_44_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_44_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_44_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_44_ce0;
        else 
            output_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_44_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_44_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_44_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_44_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_44_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_44_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_44_d0;
        else 
            output_44_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_44_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_44_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_44_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_44_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_44_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_44_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_44_we0;
        else 
            output_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_45_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_45_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_45_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_45_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_45_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_45_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_45_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_45_address0;
        else 
            output_45_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_45_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_45_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_45_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_45_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_45_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_45_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_45_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_45_ce0;
        else 
            output_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_45_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_45_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_45_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_45_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_45_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_45_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_45_d0;
        else 
            output_45_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_45_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_45_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_45_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_45_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_45_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_45_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_45_we0;
        else 
            output_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_46_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_46_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_46_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_46_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_46_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_46_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_46_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_46_address0;
        else 
            output_46_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_46_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_46_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_46_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_46_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_46_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_46_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_46_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_46_ce0;
        else 
            output_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_46_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_46_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_46_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_46_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_46_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_46_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_46_d0;
        else 
            output_46_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_46_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_46_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_46_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_46_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_46_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_46_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_46_we0;
        else 
            output_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_47_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_47_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_47_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_47_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_47_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_47_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_47_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_47_address0;
        else 
            output_47_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_47_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_47_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_47_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_47_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_47_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_47_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_47_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_47_ce0;
        else 
            output_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_47_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_47_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_47_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_47_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_47_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_47_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_47_d0;
        else 
            output_47_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_47_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_47_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_47_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_47_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_47_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_47_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_47_we0;
        else 
            output_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_48_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_48_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_48_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_48_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_48_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_48_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_48_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_48_address0;
        else 
            output_48_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_48_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_48_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_48_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_48_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_48_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_48_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_48_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_48_ce0;
        else 
            output_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_48_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_48_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_48_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_48_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_48_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_48_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_48_d0;
        else 
            output_48_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_48_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_48_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_48_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_48_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_48_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_48_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_48_we0;
        else 
            output_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_49_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_49_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_49_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_49_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_49_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_49_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_49_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_49_address0;
        else 
            output_49_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_49_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_49_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_49_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_49_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_49_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_49_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_49_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_49_ce0;
        else 
            output_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_49_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_49_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_49_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_49_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_49_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_49_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_49_d0;
        else 
            output_49_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_49_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_49_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_49_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_49_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_49_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_49_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_49_we0;
        else 
            output_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_4_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_4_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_4_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_4_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_4_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_4_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_4_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_4_address0;
        else 
            output_4_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_4_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_4_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_4_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_4_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_4_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_4_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_4_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_4_ce0;
        else 
            output_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_4_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_4_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_4_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_4_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_4_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_4_d0;
        else 
            output_4_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_4_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_4_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_4_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_4_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_4_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_4_we0;
        else 
            output_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_50_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_50_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_50_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_50_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_50_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_50_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_50_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_50_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_50_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_50_address0;
        else 
            output_50_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_50_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_50_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_50_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_50_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_50_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_50_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_50_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_50_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_50_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_50_ce0;
        else 
            output_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_50_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_50_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_50_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_50_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_50_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_50_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_50_d0;
        else 
            output_50_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_50_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_50_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_50_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_50_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_50_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_50_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_50_we0;
        else 
            output_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_51_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_51_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_51_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_51_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_51_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_51_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_51_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_51_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_51_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_51_address0;
        else 
            output_51_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_51_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_51_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_51_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_51_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_51_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_51_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_51_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_51_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_51_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_51_ce0;
        else 
            output_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_51_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_51_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_51_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_51_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_51_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_51_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_51_d0;
        else 
            output_51_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_51_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_51_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_51_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_51_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_51_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_51_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_51_we0;
        else 
            output_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_52_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_52_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_52_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_52_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_52_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_52_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_52_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_52_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_52_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_52_address0;
        else 
            output_52_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_52_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_52_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_52_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_52_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_52_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_52_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_52_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_52_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_52_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_52_ce0;
        else 
            output_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_52_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_52_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_52_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_52_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_52_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_52_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_52_d0;
        else 
            output_52_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_52_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_52_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_52_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_52_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_52_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_52_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_52_we0;
        else 
            output_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_53_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_53_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_53_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_53_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_53_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_53_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_53_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_53_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_53_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_53_address0;
        else 
            output_53_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_53_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_53_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_53_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_53_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_53_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_53_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_53_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_53_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_53_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_53_ce0;
        else 
            output_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_53_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_53_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_53_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_53_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_53_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_53_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_53_d0;
        else 
            output_53_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_53_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_53_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_53_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_53_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_53_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_53_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_53_we0;
        else 
            output_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_54_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_54_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_54_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_54_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_54_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_54_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_54_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_54_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_54_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_54_address0;
        else 
            output_54_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_54_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_54_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_54_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_54_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_54_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_54_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_54_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_54_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_54_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_54_ce0;
        else 
            output_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_54_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_54_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_54_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_54_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_54_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_54_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_54_d0;
        else 
            output_54_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_54_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_54_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_54_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_54_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_54_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_54_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_54_we0;
        else 
            output_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_55_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_55_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_55_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_55_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_55_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_55_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_55_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_55_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_55_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_55_address0;
        else 
            output_55_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_55_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_55_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_55_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_55_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_55_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_55_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_55_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_55_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_55_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_55_ce0;
        else 
            output_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_55_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_55_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_55_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_55_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_55_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_55_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_55_d0;
        else 
            output_55_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_55_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_55_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_55_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_55_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_55_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_55_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_55_we0;
        else 
            output_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_56_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_56_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_56_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_56_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_56_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_56_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_56_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_56_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_56_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_56_address0;
        else 
            output_56_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_56_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_56_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_56_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_56_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_56_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_56_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_56_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_56_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_56_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_56_ce0;
        else 
            output_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_56_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_56_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_56_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_56_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_56_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_56_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_56_d0;
        else 
            output_56_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_56_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_56_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_56_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_56_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_56_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_56_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_56_we0;
        else 
            output_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_57_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_57_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_57_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_57_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_57_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_57_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_57_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_57_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_57_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_57_address0;
        else 
            output_57_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_57_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_57_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_57_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_57_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_57_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_57_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_57_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_57_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_57_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_57_ce0;
        else 
            output_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_57_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_57_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_57_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_57_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_57_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_57_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_57_d0;
        else 
            output_57_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_57_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_57_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_57_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_57_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_57_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_57_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_57_we0;
        else 
            output_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_58_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_58_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_58_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_58_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_58_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_58_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_58_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_58_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_58_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_58_address0;
        else 
            output_58_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_58_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_58_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_58_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_58_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_58_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_58_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_58_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_58_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_58_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_58_ce0;
        else 
            output_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_58_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_58_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_58_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_58_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_58_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_58_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_58_d0;
        else 
            output_58_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_58_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_58_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_58_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_58_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_58_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_58_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_58_we0;
        else 
            output_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_59_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_59_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_59_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_59_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_59_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_59_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_59_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_59_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_59_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_59_address0;
        else 
            output_59_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_59_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_59_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_59_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_59_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_59_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_59_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_59_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_59_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_59_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_59_ce0;
        else 
            output_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_59_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_59_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_59_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_59_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_59_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_59_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_59_d0;
        else 
            output_59_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_59_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_59_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_59_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_59_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_59_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_59_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_59_we0;
        else 
            output_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_5_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_5_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_5_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_5_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_5_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_5_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_5_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_5_address0;
        else 
            output_5_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_5_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_5_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_5_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_5_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_5_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_5_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_5_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_5_ce0;
        else 
            output_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_5_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_5_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_5_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_5_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_5_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_5_d0;
        else 
            output_5_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_5_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_5_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_5_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_5_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_5_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_5_we0;
        else 
            output_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_60_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_60_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_60_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_60_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_60_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_60_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_60_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_60_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_60_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_60_address0;
        else 
            output_60_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_60_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_60_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_60_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_60_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_60_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_60_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_60_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_60_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_60_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_60_ce0;
        else 
            output_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_60_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_60_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_60_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_60_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_60_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_60_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_60_d0;
        else 
            output_60_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_60_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_60_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_60_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_60_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_60_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_60_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_60_we0;
        else 
            output_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_61_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_61_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_61_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_61_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_61_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_61_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_61_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_61_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_61_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_61_address0;
        else 
            output_61_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_61_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_61_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_61_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_61_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_61_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_61_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_61_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_61_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_61_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_61_ce0;
        else 
            output_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_61_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_61_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_61_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_61_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_61_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_61_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_61_d0;
        else 
            output_61_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_61_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_61_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_61_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_61_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_61_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_61_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_61_we0;
        else 
            output_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_62_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_62_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_62_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_62_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_62_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_62_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_62_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_62_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_62_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_62_address0;
        else 
            output_62_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_62_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_62_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_62_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_62_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_62_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_62_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_62_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_62_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_62_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_62_ce0;
        else 
            output_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_62_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_62_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_62_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_62_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_62_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_62_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_62_d0;
        else 
            output_62_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_62_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_62_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_62_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_62_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_62_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_62_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_62_we0;
        else 
            output_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_63_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_63_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_63_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_63_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_63_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_63_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_63_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_63_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_63_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_63_address0;
        else 
            output_63_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_63_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_63_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_63_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_63_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_63_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_63_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_63_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_63_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_63_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_63_ce0;
        else 
            output_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_63_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_63_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_63_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_63_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_63_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_63_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_63_d0;
        else 
            output_63_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_63_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_63_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_63_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_63_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_63_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_63_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_63_we0;
        else 
            output_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_64_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_64_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_64_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_64_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_64_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_64_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_64_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_64_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_64_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_64_address0;
        else 
            output_64_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_64_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_64_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_64_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_64_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_64_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_64_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_64_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_64_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_64_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_64_ce0;
        else 
            output_64_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_64_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_64_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_64_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_64_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_64_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_64_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_64_d0;
        else 
            output_64_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_64_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_64_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_64_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_64_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_64_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_64_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_64_we0;
        else 
            output_64_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_65_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_65_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_65_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_65_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_65_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_65_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_65_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_65_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_65_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_65_address0;
        else 
            output_65_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_65_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_65_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_65_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_65_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_65_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_65_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_65_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_65_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_65_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_65_ce0;
        else 
            output_65_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_65_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_65_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_65_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_65_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_65_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_65_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_65_d0;
        else 
            output_65_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_65_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_65_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_65_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_65_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_65_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_65_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_65_we0;
        else 
            output_65_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_66_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_66_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_66_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_66_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_66_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_66_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_66_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_66_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_66_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_66_address0;
        else 
            output_66_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_66_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_66_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_66_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_66_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_66_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_66_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_66_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_66_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_66_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_66_ce0;
        else 
            output_66_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_66_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_66_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_66_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_66_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_66_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_66_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_66_d0;
        else 
            output_66_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_66_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_66_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_66_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_66_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_66_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_66_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_66_we0;
        else 
            output_66_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_67_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_67_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_67_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_67_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_67_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_67_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_67_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_67_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_67_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_67_address0;
        else 
            output_67_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_67_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_67_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_67_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_67_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_67_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_67_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_67_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_67_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_67_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_67_ce0;
        else 
            output_67_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_67_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_67_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_67_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_67_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_67_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_67_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_67_d0;
        else 
            output_67_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_67_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_67_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_67_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_67_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_67_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_67_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_67_we0;
        else 
            output_67_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_68_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_68_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_68_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_68_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_68_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_68_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_68_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_68_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_68_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_68_address0;
        else 
            output_68_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_68_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_68_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_68_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_68_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_68_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_68_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_68_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_68_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_68_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_68_ce0;
        else 
            output_68_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_68_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_68_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_68_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_68_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_68_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_68_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_68_d0;
        else 
            output_68_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_68_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_68_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_68_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_68_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_68_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_68_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_68_we0;
        else 
            output_68_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_69_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_69_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_69_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_69_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_69_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_69_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_69_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_69_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_69_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_69_address0;
        else 
            output_69_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_69_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_69_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_69_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_69_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_69_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_69_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_69_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_69_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_69_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_69_ce0;
        else 
            output_69_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_69_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_69_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_69_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_69_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_69_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_69_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_69_d0;
        else 
            output_69_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_69_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_69_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_69_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_69_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_69_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_69_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_69_we0;
        else 
            output_69_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_6_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_6_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_6_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_6_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_6_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_6_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_6_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_6_address0;
        else 
            output_6_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_6_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_6_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_6_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_6_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_6_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_6_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_6_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_6_ce0;
        else 
            output_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_6_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_6_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_6_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_6_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_6_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_6_d0;
        else 
            output_6_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_6_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_6_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_6_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_6_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_6_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_6_we0;
        else 
            output_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_70_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_70_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_70_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_70_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_70_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_70_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_70_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_70_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_70_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_70_address0;
        else 
            output_70_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_70_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_70_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_70_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_70_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_70_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_70_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_70_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_70_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_70_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_70_ce0;
        else 
            output_70_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_70_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_70_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_70_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_70_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_70_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_70_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_70_d0;
        else 
            output_70_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_70_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_70_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_70_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_70_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_70_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_70_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_70_we0;
        else 
            output_70_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_71_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_71_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_71_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_71_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_71_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_71_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_71_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_71_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_71_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_71_address0;
        else 
            output_71_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_71_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_71_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_71_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_71_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_71_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_71_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_71_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_71_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_71_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_71_ce0;
        else 
            output_71_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_71_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_71_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_71_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_71_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_71_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_71_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_71_d0;
        else 
            output_71_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_71_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_71_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_71_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_71_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_71_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_71_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_71_we0;
        else 
            output_71_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_72_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_72_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_72_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_72_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_72_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_72_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_72_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_72_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_72_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_72_address0;
        else 
            output_72_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_72_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_72_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_72_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_72_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_72_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_72_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_72_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_72_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_72_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_72_ce0;
        else 
            output_72_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_72_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_72_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_72_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_72_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_72_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_72_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_72_d0;
        else 
            output_72_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_72_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_72_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_72_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_72_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_72_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_72_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_72_we0;
        else 
            output_72_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_73_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_73_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_73_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_73_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_73_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_73_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_73_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_73_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_73_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_73_address0;
        else 
            output_73_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_73_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_73_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_73_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_73_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_73_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_73_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_73_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_73_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_73_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_73_ce0;
        else 
            output_73_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_73_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_73_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_73_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_73_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_73_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_73_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_73_d0;
        else 
            output_73_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_73_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_73_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_73_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_73_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_73_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_73_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_73_we0;
        else 
            output_73_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_74_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_74_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_74_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_74_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_74_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_74_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_74_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_74_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_74_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_74_address0;
        else 
            output_74_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_74_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_74_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_74_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_74_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_74_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_74_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_74_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_74_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_74_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_74_ce0;
        else 
            output_74_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_74_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_74_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_74_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_74_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_74_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_74_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_74_d0;
        else 
            output_74_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_74_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_74_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_74_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_74_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_74_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_74_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_74_we0;
        else 
            output_74_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_75_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_75_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_75_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_75_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_75_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_75_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_75_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_75_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_75_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_75_address0;
        else 
            output_75_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_75_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_75_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_75_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_75_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_75_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_75_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_75_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_75_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_75_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_75_ce0;
        else 
            output_75_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_75_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_75_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_75_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_75_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_75_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_75_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_75_d0;
        else 
            output_75_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_75_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_75_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_75_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_75_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_75_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_75_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_75_we0;
        else 
            output_75_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_76_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_76_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_76_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_76_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_76_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_76_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_76_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_76_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_76_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_76_address0;
        else 
            output_76_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_76_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_76_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_76_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_76_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_76_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_76_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_76_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_76_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_76_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_76_ce0;
        else 
            output_76_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_76_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_76_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_76_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_76_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_76_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_76_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_76_d0;
        else 
            output_76_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_76_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_76_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_76_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_76_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_76_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_76_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_76_we0;
        else 
            output_76_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_77_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_77_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_77_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_77_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_77_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_77_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_77_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_77_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_77_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_77_address0;
        else 
            output_77_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_77_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_77_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_77_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_77_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_77_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_77_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_77_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_77_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_77_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_77_ce0;
        else 
            output_77_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_77_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_77_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_77_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_77_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_77_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_77_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_77_d0;
        else 
            output_77_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_77_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_77_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_77_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_77_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_77_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_77_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_77_we0;
        else 
            output_77_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_78_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_78_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_78_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_78_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_78_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_78_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_78_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_78_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_78_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_78_address0;
        else 
            output_78_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_78_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_78_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_78_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_78_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_78_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_78_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_78_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_78_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_78_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_78_ce0;
        else 
            output_78_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_78_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_78_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_78_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_78_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_78_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_78_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_78_d0;
        else 
            output_78_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_78_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_78_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_78_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_78_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_78_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_78_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_78_we0;
        else 
            output_78_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_79_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_79_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_79_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_79_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_79_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_79_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_79_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_79_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_79_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_79_address0;
        else 
            output_79_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_79_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_79_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_79_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_79_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_79_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_79_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_79_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_79_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_79_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_79_ce0;
        else 
            output_79_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_79_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_79_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_79_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_79_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_79_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_79_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_79_d0;
        else 
            output_79_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_79_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_79_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_79_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_79_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_79_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_79_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_79_we0;
        else 
            output_79_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_7_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_7_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_7_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_7_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_7_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_7_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_7_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_7_address0;
        else 
            output_7_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_7_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_7_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_7_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_7_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_7_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_7_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_7_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_7_ce0;
        else 
            output_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_7_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_7_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_7_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_7_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_7_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_7_d0;
        else 
            output_7_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_7_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_7_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_7_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_7_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_7_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_7_we0;
        else 
            output_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_80_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_80_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_80_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_80_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_80_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_80_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_80_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_80_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_80_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_80_address0;
        else 
            output_80_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_80_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_80_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_80_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_80_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_80_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_80_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_80_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_80_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_80_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_80_ce0;
        else 
            output_80_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_80_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_80_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_80_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_80_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_80_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_80_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_80_d0;
        else 
            output_80_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_80_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_80_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_80_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_80_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_80_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_80_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_80_we0;
        else 
            output_80_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_81_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_81_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_81_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_81_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_81_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_81_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_81_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_81_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_81_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_81_address0;
        else 
            output_81_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_81_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_81_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_81_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_81_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_81_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_81_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_81_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_81_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_81_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_81_ce0;
        else 
            output_81_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_81_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_81_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_81_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_81_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_81_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_81_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_81_d0;
        else 
            output_81_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_81_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_81_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_81_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_81_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_81_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_81_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_81_we0;
        else 
            output_81_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_82_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_82_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_82_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_82_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_82_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_82_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_82_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_82_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_82_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_82_address0;
        else 
            output_82_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_82_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_82_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_82_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_82_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_82_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_82_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_82_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_82_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_82_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_82_ce0;
        else 
            output_82_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_82_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_82_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_82_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_82_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_82_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_82_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_82_d0;
        else 
            output_82_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_82_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_82_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_82_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_82_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_82_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_82_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_82_we0;
        else 
            output_82_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_83_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_83_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_83_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_83_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_83_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_83_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_83_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_83_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_83_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_83_address0;
        else 
            output_83_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_83_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_83_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_83_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_83_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_83_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_83_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_83_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_83_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_83_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_83_ce0;
        else 
            output_83_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_83_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_83_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_83_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_83_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_83_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_83_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_83_d0;
        else 
            output_83_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_83_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_83_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_83_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_83_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_83_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_83_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_83_we0;
        else 
            output_83_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_84_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_84_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_84_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_84_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_84_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_84_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_84_address0;
        else 
            output_84_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_84_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_84_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_84_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_84_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_84_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_84_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_84_ce0;
        else 
            output_84_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_84_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_84_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_84_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_84_we0;
        else 
            output_84_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_8_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_8_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_8_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_8_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_8_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_8_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_8_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_8_address0;
        else 
            output_8_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_8_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_8_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_8_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_8_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_8_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_8_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_8_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_8_ce0;
        else 
            output_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_8_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_8_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_8_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_8_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_8_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_8_d0;
        else 
            output_8_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_8_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_8_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_8_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_8_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_8_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_8_we0;
        else 
            output_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_9_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_9_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_9_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_9_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_9_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_9_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_9_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_9_address0;
        else 
            output_9_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_9_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_9_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_9_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_9_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_9_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_9_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_9_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_9_ce0;
        else 
            output_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_9_d0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_9_d0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_9_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_9_d0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_9_d0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_9_d0;
        else 
            output_9_d0 <= "XXXXXXXX";
        end if; 
    end process;


    output_9_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_9_we0, grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_9_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_9_we0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_1859_output_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_9_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_9_we0;
        else 
            output_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_address0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_r_address0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_r_address0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_address0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_address0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_r_address0;
        else 
            output_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_ce0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_r_ce0, grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_r_ce0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_ce0 <= grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_2201_output_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_ce0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_r_ce0;
        else 
            output_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_we0_assign_proc : process(grp_sobel_hls_Pipeline_1_fu_1418_output_r_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_we0 <= grp_sobel_hls_Pipeline_1_fu_1418_output_r_we0;
        else 
            output_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
