

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Thu Apr 20 22:21:16 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_axi_master
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_example_Pipeline_1_fu_197                |example_Pipeline_1                |    10003|    10003|  50.015 us|  50.015 us|  10003|  10003|       no|
        |grp_example_Pipeline_2_fu_205                |example_Pipeline_2                |    10003|    10003|  50.015 us|  50.015 us|  10003|  10003|       no|
        |grp_example_Pipeline_3_fu_213                |example_Pipeline_3                |    10003|    10003|  50.015 us|  50.015 us|  10003|  10003|       no|
        |grp_example_Pipeline_VITIS_LOOP_23_3_fu_221  |example_Pipeline_VITIS_LOOP_23_3  |        5|        ?|  25.000 ns|          ?|      5|      ?|       no|
        |grp_example_Pipeline_5_fu_231                |example_Pipeline_5                |    10003|    10003|  50.015 us|  50.015 us|  10003|  10003|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1_VITIS_LOOP_21_2  |        ?|        ?|    12 ~ ?|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      245|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     6|     1586|     2285|    0|
|Memory               |       48|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      563|    -|
|Register             |        -|     -|      577|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       48|     7|     2163|     3093|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        3|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |BUS_A_s_axi_U                                |BUS_A_s_axi                       |        0|   0|  322|   552|    0|
    |grp_example_Pipeline_1_fu_197                |example_Pipeline_1                |        0|   0|   80|    84|    0|
    |grp_example_Pipeline_2_fu_205                |example_Pipeline_2                |        0|   0|   80|    84|    0|
    |grp_example_Pipeline_3_fu_213                |example_Pipeline_3                |        0|   0|   80|    84|    0|
    |grp_example_Pipeline_5_fu_231                |example_Pipeline_5                |        0|   0|   52|    82|    0|
    |grp_example_Pipeline_VITIS_LOOP_23_3_fu_221  |example_Pipeline_VITIS_LOOP_23_3  |        0|   3|  208|   261|    0|
    |gmem_m_axi_U                                 |gmem_m_axi                        |        0|   0|  764|  1118|    0|
    |mul_32ns_32ns_64_1_1_U21                     |mul_32ns_32ns_64_1_1              |        0|   3|    0|    20|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+
    |Total                                        |                                  |        0|   6| 1586|  2285|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+------+-----+

    * DSP: 
    +----------------------------+------------------------+-----------+
    |          Instance          |         Module         | Expression|
    +----------------------------+------------------------+-----------+
    |mul_mul_14s_7ns_14_4_1_U22  |mul_mul_14s_7ns_14_4_1  |    i0 * i1|
    +----------------------------+------------------------+-----------+

    * Memory: 
    +-------+-----------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+-----+-------+-----+------+-------------+
    |A_U    |A_RAM_AUTO_1R1W  |       16|  0|   0|    0|  10000|   32|     1|       320000|
    |B_U    |A_RAM_AUTO_1R1W  |       16|  0|   0|    0|  10000|   32|     1|       320000|
    |res_U  |A_RAM_AUTO_1R1W  |       16|  0|   0|    0|  10000|   32|     1|       320000|
    +-------+-----------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total  |                 |       48|  0|   0|    0|  30000|   96|     3|       960000|
    +-------+-----------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln20_1_fu_346_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln20_fu_355_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln21_fu_381_p2       |         +|   0|  0|  21|          14|           1|
    |add_ln29_fu_402_p2       |         +|   0|  0|  21|          14|          14|
    |icmp_ln20_fu_341_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln21_fu_336_p2      |      icmp|   0|  0|  20|          32|          32|
    |select_ln20_1_fu_369_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln20_fu_361_p3    |    select|   0|  0|  14|           1|          14|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 245|         221|         158|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |A_address0             |   14|          3|   14|         42|
    |A_ce0                  |   14|          3|    1|          3|
    |A_we0                  |    9|          2|    1|          2|
    |B_address0             |   14|          3|   14|         42|
    |B_ce0                  |   14|          3|    1|          3|
    |B_we0                  |    9|          2|    1|          2|
    |a_row_fu_108           |    9|          2|   31|         62|
    |ap_NS_fsm              |  193|         44|    1|         44|
    |b_col_fu_104           |    9|          2|   14|         28|
    |gmem_ARADDR            |   37|          7|   64|        448|
    |gmem_ARLEN             |   26|          5|   32|        160|
    |gmem_ARVALID           |   26|          5|    1|          5|
    |gmem_AWADDR            |   14|          3|   64|        192|
    |gmem_AWLEN             |   14|          3|   32|         96|
    |gmem_AWVALID           |   14|          3|    1|          3|
    |gmem_BREADY            |   14|          3|    1|          3|
    |gmem_RREADY            |   20|          4|    1|          4|
    |gmem_WVALID            |    9|          2|    1|          2|
    |gmem_blk_n_AR          |    9|          2|    1|          2|
    |gmem_blk_n_AW          |    9|          2|    1|          2|
    |gmem_blk_n_B           |    9|          2|    1|          2|
    |indvar_flatten_fu_112  |    9|          2|   64|        128|
    |res_address0           |   20|          4|   14|         56|
    |res_ce0                |   20|          4|    1|          4|
    |res_d0                 |   14|          3|   32|         96|
    |res_we0                |   14|          3|    1|          3|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  563|        121|  390|       1434|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |a_row_fu_108                                              |  31|   0|   31|          0|
    |add_ln29_reg_518                                          |  14|   0|   14|          0|
    |ap_CS_fsm                                                 |  43|   0|   43|          0|
    |b_col_fu_104                                              |  14|   0|   14|          0|
    |gmem_addr_2_reg_488                                       |  64|   0|   64|          0|
    |grp_example_Pipeline_1_fu_197_ap_start_reg                |   1|   0|    1|          0|
    |grp_example_Pipeline_2_fu_205_ap_start_reg                |   1|   0|    1|          0|
    |grp_example_Pipeline_3_fu_213_ap_start_reg                |   1|   0|    1|          0|
    |grp_example_Pipeline_5_fu_231_ap_start_reg                |   1|   0|    1|          0|
    |grp_example_Pipeline_VITIS_LOOP_23_3_fu_221_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_112                                     |  64|   0|   64|          0|
    |mul_ln20_reg_493                                          |  64|   0|   64|          0|
    |mul_ln24_reg_512                                          |  14|   0|   14|          0|
    |select_ln20_reg_501                                       |  14|   0|   14|          0|
    |size_c_read_reg_441                                       |  32|   0|   32|          0|
    |size_r_read_reg_448                                       |  32|   0|   32|          0|
    |trunc_ln1_reg_465                                         |  62|   0|   62|          0|
    |trunc_ln2_reg_471                                         |  62|   0|   62|          0|
    |trunc_ln_reg_459                                          |  62|   0|   62|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 577|   0|  577|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS_A_AWVALID  |   in|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_AWREADY  |  out|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_AWADDR   |   in|    7|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_WVALID   |   in|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_WREADY   |  out|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_WDATA    |   in|   32|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_WSTRB    |   in|    4|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_ARVALID  |   in|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_ARREADY  |  out|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_ARADDR   |   in|    7|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_RVALID   |  out|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_RREADY   |   in|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_RDATA    |  out|   32|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_RRESP    |  out|    2|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_BVALID   |  out|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_BREADY   |   in|    1|       s_axi|         BUS_A|        scalar|
|s_axi_BUS_A_BRESP    |  out|    2|       s_axi|         BUS_A|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|       example|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|       example|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|       example|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

