/*
 * Copyright (C) 2015 Freescale Semiconductor, Inc.
 *
 * SPDX-License-Identifier: GPL-2.0+
 */

#ifndef __ASM_ARCH_MX6SL_DDR_H__
#define __ASM_ARCH_MX6SL_DDR_H__

#ifndef CONFIG_MX6SL
#error "wrong CPU"
#endif

#define MX6_IOM_DRAM_CAS_B	0x020e0300
#define MX6_IOM_DRAM_CS0_B	0x020e0304
#define MX6_IOM_DRAM_CS1_B	0x020e0308

#define MX6_IOM_DRAM_DQM0	0x020e030c
#define MX6_IOM_DRAM_DQM1	0x020e0310
#define MX6_IOM_DRAM_DQM2	0x020e0314
#define MX6_IOM_DRAM_DQM3	0x020e0318

#define MX6_IOM_DRAM_RAS_B	0x020e031c
#define MX6_IOM_DRAM_RESET	0x020e0320

#define MX6_IOM_DRAM_SDBA0	0x020e0324
#define MX6_IOM_DRAM_SDBA1	0x020e0328
#define MX6_IOM_DRAM_SDBA2	0x020e032c

#define MX6_IOM_DRAM_SDCKE0	0x020e0330
#define MX6_IOM_DRAM_SDCKE1	0x020e0334

#define MX6_IOM_DRAM_SDCLK0_P	0x020e0338

#define MX6_IOM_DRAM_ODT0	0x020e033c
#define MX6_IOM_DRAM_ODT1	0x020e0340

#define MX6_IOM_DRAM_SDQS0_P	0x020e0344
#define MX6_IOM_DRAM_SDQS1_P	0x020e0348
#define MX6_IOM_DRAM_SDQS2_P	0x020e034c
#define MX6_IOM_DRAM_SDQS3_P	0x020e0350

#define MX6_IOM_DRAM_SDWE_B	0x020e0354

#define MX6_IOM_GRP_ADDDS	0x020e05ac
#define MX6_IOM_GRP_DDRMODE_CTL	0x020e05b0
#define MX6_IOM_GRP_DDRPKE	0x020e05b4
#define MX6_IOM_GRP_DDRPK	0x020e05b8
#define MX6_IOM_GRP_DDRHYS	0x020e05bc
#define MX6_IOM_GRP_DDRMODE	0x020e05c0
#define MX6_IOM_GRP_B0DS	0x020e05c4
#define MX6_IOM_GRP_CTLDS	0x020e05c8
#define MX6_IOM_GRP_B1DS	0x020e05cc
#define MX6_IOM_GRP_DDR_TYPE	0x020e05d0
#define MX6_IOM_GRP_B2DS	0x020e05d4
#define MX6_IOM_GRP_B3DS	0x020e05d8

#endif /*__ASM_ARCH_MX6SL_DDR_H__ */
