<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>CO | P1_Verilog | LambYang's Blog</title><meta name="author" content="LambYang"><meta name="copyright" content="LambYang"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="Verilog语法 $signed() 这里写一下关于 $signed() 的理解。 $signed() 的真正功能是决定数据如何进行补位。一个表达式（特别注意三目运算符）中如果存在一个无符号数，那么整个表达式都会被当作无符号数。 signedness  self-determined expression：指一个位宽可以由该表达式本身独立决定的 expression conte">
<meta property="og:type" content="article">
<meta property="og:title" content="CO | P1_Verilog">
<meta property="og:url" content="https://lamby-yang.github.io/2024/03/03/CO-P1-Verilog/index.html">
<meta property="og:site_name" content="LambYang&#39;s Blog">
<meta property="og:description" content="Verilog语法 $signed() 这里写一下关于 $signed() 的理解。 $signed() 的真正功能是决定数据如何进行补位。一个表达式（特别注意三目运算符）中如果存在一个无符号数，那么整个表达式都会被当作无符号数。 signedness  self-determined expression：指一个位宽可以由该表达式本身独立决定的 expression conte">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://s2.loli.net/2024/01/31/P7V1MryqcCTbkRN.jpg">
<meta property="article:published_time" content="2024-03-03T07:49:30.000Z">
<meta property="article:modified_time" content="2024-03-03T07:50:43.939Z">
<meta property="article:author" content="LambYang">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://s2.loli.net/2024/01/31/P7V1MryqcCTbkRN.jpg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="https://lamby-yang.github.io/2024/03/03/CO-P1-Verilog/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '天',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":100,"languages":{"author":"作者: LambYang","link":"链接: ","source":"来源: LambYang's Blog","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'CO | P1_Verilog',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2024-03-03 15:50:43'
}</script><script>(win=>{
      win.saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
    
      win.getScript = (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        script.onerror = reject
        script.onload = script.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          script.onload = script.onreadystatechange = null
          resolve()
        }

        Object.keys(attr).forEach(key => {
          script.setAttribute(key, attr[key])
        })

        document.head.appendChild(script)
      })
    
      win.getCSS = (url, id = false) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onerror = reject
        link.onload = link.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          link.onload = link.onreadystatechange = null
          resolve()
        }
        document.head.appendChild(link)
      })
    
      win.activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })(window)</script><meta name="generator" content="Hexo 7.0.0"><link href="https://cdn.bootcss.com/KaTeX/0.11.1/katex.min.css" rel="stylesheet" /></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="https://s2.loli.net/2024/01/30/nmgXWGCZhYzcVLP.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">5</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">0</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">0</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://s2.loli.net/2024/01/31/P7V1MryqcCTbkRN.jpg')"><nav id="nav"><span id="blog-info"><a href="/" title="LambYang's Blog"><img class="site-icon" src="https://s2.loli.net/2024/01/30/nmgXWGCZhYzcVLP.jpg"/><span class="site-name">LambYang's Blog</span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">CO | P1_Verilog</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2024-03-03T07:49:30.000Z" title="发表于 2024-03-03 15:49:30">2024-03-03</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2024-03-03T07:50:43.939Z" title="更新于 2024-03-03 15:50:43">2024-03-03</time></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">3k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>11分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="CO | P1_Verilog"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h2 id="verilog语法">Verilog语法</h2>
<h3 id="signed"><code>$signed()</code></h3>
<p>这里写一下关于 <code>$signed()</code> 的理解。</p>
<p><code>$signed()</code>
的真正功能是决定数据如何进行补位。一个表达式（特别注意三目运算符）中如果存在一个无符号数，那么整个表达式都会被当作无符号数。</p>
<h4 id="signedness">signedness</h4>
<ul>
<li><code>self-determined expression</code>：指一个位宽可以由该表达式本身独立决定的
expression</li>
<li><code>context-determined expression</code>：指一个位宽由其本身以及其所属的表达式共同决定的
expression（例如一个阻塞赋值语句右侧表达式的位宽同时受左右两侧位宽的影响）</li>
</ul>
<p>Verilog 在计算表达式前，会先计算表达式的
signedness。计算方式如下：</p>
<ul>
<li>仅由操作数决定，不由左侧决定（如
<code>assign D = exp</code>，<code>exp</code> 符号与 <code>D</code>
无关。这一点区别于位宽，位宽由左右两侧所有表达式的最大位宽决定）</li>
<li>小数是有符号的，显式声明了进制的数无符号，除非用修饰符 s
声明了其有符号（如 <code>'d12</code> 无符号，<code>'sd12</code>
有符号</li>
<li>位选_多位选择_位拼接的结果无符号（如
<code>b[2]</code>、<code>b[3:4]</code>、<code>&#123;b&#125;</code>
均无符号，这也是隔壁 bit extender 有同学用三目运算符结果 WA
了的原因）</li>
<li>比较表达式的结果无符号（要么是 <code>0</code>，要么是
<code>1</code>）</li>
<li>由实数强转成整型的表达式有符号</li>
<li>一个 self-determined expression 的符号性仅取决与其操作数</li>
<li>对于 context-determined
expression，只有所有操作数均为有符号数时表达式才有符号</li>
</ul>
<p>在计算表达式时，先由以上规则得出最外层表达式的符号性，再向表达式里的操作数递归传递符号性。</p>
<p><code>$signed()</code>
函数的机制是计算传入的表达式，返回一个与原表达式的值和位宽完全相同的值，并将其符号性设为有符号。该函数可以屏蔽外部表达式的符号性传递。</p>
<p>另外就是算术右移运算符（<code>&gt;&gt;&gt;</code>）的有操作数不影响结果的符号，所以没必要加上
<code>$signed()</code>。</p>
<h4 id="一些例子">一些例子</h4>
<p>下面是一些例子：</p>
<ul>
<li><code>assign C = (ALUOp==3'b101) ? $signed(A)&gt;&gt;&gt;B : $signed(A+B);</code>
正确</li>
<li><code>assign C = (ALUOp==3'b101) ? $signed(A)&gt;&gt;&gt;B : A+B;</code>
错误</li>
<li><code>assign C = (ALUOp==3'b101) ? $signed(A)&gt;&gt;&gt;B : 0;</code>
正确（<code>0</code> 被看作有符号数）</li>
<li><code>assign C = (ALUOp==3'b101) ? $signed(A)&gt;&gt;&gt;B : 32'b0;</code>
错误（显式声明了进制，被当成无符号数）</li>
</ul>
<p>特别的，还有：</p>
<ul>
<li><code>assign C = (ALUOp==3'b101) ? $signed(signed(A)&gt;&gt;&gt;B) : $signed(A+B);</code>
正确</li>
</ul>
<p>因为外层推导出是无符号，但是外面的 <code>$signed</code> 阻止了
unsignedness 向内层转移。</p>
<h3 id="位扩展">位扩展</h3>
<p><code>$signed()</code> 用法太玄妙了，不如直接用位扩展替代。</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line">&#123;&#123;<span class="number">16</span>&#123;imm[<span class="number">15</span>]&#125;&#125;, imm&#125; <span class="comment">// 将 [15:0] 的 imm 扩展到 32 位</span></span><br></pre></td></tr></table></figure>
<h3 id="常用运算符">常用运算符</h3>
<p>Verilog HDL 中有相当多的运算符都与 C 语言基本相同，如：</p>
<ul>
<li>基本运算符：<code>+</code>, <code>-</code>, <code>*</code>,
<code>/</code>, <code>%</code> 等</li>
<li>位运算符：<code>&amp;</code>, <code>|</code>, <code>~</code>,
<code>^</code>, <code>&gt;&gt;</code>, <code>&lt;&lt;</code> 等</li>
<li>逻辑运算符：<code>&amp;&amp;</code>, <code>||</code>, <code>!</code>
等</li>
<li>关系运算符：<code>&gt;</code>, <code>&lt;</code>,
<code>&gt;=</code>, <code>&lt;=</code> 等</li>
<li>条件运算符：<code>? :</code></li>
</ul>
<p>这些运算的运算规则与 C 语言相同，只是在操作数中出现了不定值
<code>x</code> 和高阻值 <code>z</code> 的话最终结果可能也是带
<code>x</code> 或 <code>z</code> 的。另外 Verilog
中没有自增、自减运算符。下面主要介绍其他与 C 不同的部分。</p>
<ul>
<li><p>逻辑右移运算符 <code>&gt;&gt;</code> 与算术右移运算符
<code>&gt;&gt;&gt;</code></p>
<p>它们的区别主要在于前者在最高位<strong>补
0</strong>，而后者在最高位<strong>补符号位</strong>。</p></li>
<li><p>相等比较运算符 <code>==</code> 与 <code>===</code> 和
<code>!=</code> 与 <code>!==</code></p>
<p><code>==</code> 和 <code>!=</code> 可能由于不定值 <code>x</code>
和高阻值 <code>z</code> 的出现导致结果为<strong>不定值
<code>x</code></strong>，而 <code>===</code> 和 <code>!==</code>
的结果一定是<strong>确定的 0 或 1</strong>（<code>x</code> 与
<code>z</code> 也参与比较）。</p></li>
<li><p>阻塞赋值 <code>=</code> 和非阻塞赋值 <code>&lt;=</code></p>
<p>不同于 <code>assign</code>
语句，这两种赋值方式被称为过程赋值，通常出现在 <code>initial</code> 和
<code>always</code> 块中，<strong>为 <code>reg</code>
型变量赋值</strong>。这种赋值类似 C 语言中的赋值，不同于
<code>assign</code> 语句，赋值仅会在一个时刻执行。由于 Verilog
描述硬件的特性，Verilog程序内会有大量的并行，因而产生了这两种赋值方式。这两种赋值方式的详细区别我们会在之后的小节内介绍，这里暂时只需记住一点：为了写出正确、可综合的程序，<strong>在描述时序逻辑时要使用非阻塞式赋值
<code>&lt;=</code></strong> 。</p></li>
<li><p>位拼接运算符 <code>&#123;&#125;</code></p>
<p>这个运算符可以将几个信号的某些位<strong>拼接</strong>起来，例如
<code>&#123;a, b[3:0], w, 3'b101&#125;;</code>；可以简化重复的表达式，如
<code>&#123;4&#123;w&#125;&#125;</code> 等价于
<code>&#123;w,w,w,w&#125;</code>；还可以嵌套，<code>&#123;b, &#123;3&#123;a, b&#125;&#125;&#125;</code> 等价于
<code>&#123;b, &#123;a, b, a, b, a, b&#125;&#125;</code>，也就等价于
<code>&#123;b, a, b, a, b, a, b&#125;</code>。</p></li>
<li><p>缩减运算符</p>
<p>运算符
<code>&amp;</code>（与）、<code>|</code>（或）、<code>^</code>（异或）等作为单目运算符是<strong>对操作数的每一位汇总运算</strong>，如对于
<code>reg[31:0] B;</code> 中的 <code>B</code> 来说，<code>&amp;B</code>
代表将 <code>B</code> 的每一位与起来得到的结果。</p></li>
</ul>
<h4 id="宏定义">宏定义</h4>
<ul>
<li>`<code>define 标识符(宏名) 字符串(宏内容)</code></li>
<li><strong>引用宏名时也必须在宏名前加上符号 `</strong></li>
</ul>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span> WORDSIZE 8</span></span><br><span class="line"><span class="comment">// 省略模块定义</span></span><br><span class="line"> <span class="keyword">reg</span>[<span class="number">1</span>:`WORDSIZE] data;</span><br><span class="line"><span class="comment">// 相当于定义 reg[1:8] data; </span></span><br></pre></td></tr></table></figure>
<h4 id="integer-型">integer 型</h4>
<ul>
<li>同<code>int</code>型，<strong>默认为有符号数</strong></li>
</ul>
<h4 id="parameter-型">parameter 型</h4>
<ul>
<li><p>常量，用于在模块实例化时传递参数</p></li>
<li><p><code>parameter 标识符 = 表达式;</code>
如：<code>parameter width = 8;</code></p></li>
<li><p>在模块内部使用，parameter可以被重新赋值</p></li>
</ul>
<h4 id="wire">wire</h4>
<blockquote>
<p>线网 <code>nets</code> 型数据</p>
</blockquote>
<ul>
<li><strong>一般使用 <code>assign</code> 语句对 <code>wire</code>
型数据进行驱动</strong></li>
<li>要按照组合逻辑的规则进行操作。如，对于 <code>wire</code> 型变量
<code>a</code>，<code>assign a = a + 1</code>是不合法的</li>
<li>一般<strong>在使用 <code>wire</code>
型数据前应先声明它</strong>。但如果在模块实例的端口信号列表中使用了一个未声明的变量，则会将其<strong>默认定义为
1 位的 <code>wire</code> 变量</strong></li>
</ul>
<h4 id="reg">reg</h4>
<blockquote>
<p>寄存器数据类型</p>
</blockquote>
<ul>
<li><strong><code>reg</code> 型变量不能使用 <code>assign</code>
赋值</strong></li>
<li>访问存储器型数据，可以用类似于位选择操作的方式。如
<code>mem[2]</code> 就是访问 <code>mem</code> 中的第 3 个元素</li>
<li>信号定义好之后，不仅决定了位宽还决定了方向，在使用中只能正向接，不能反向接</li>
<li><code>reg</code>型和<code>always</code>
关键字配合，建模组合逻辑</li>
</ul>
<p>eg.</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> ext(</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] imm,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] EOp,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] ext</span><br><span class="line">    );</span><br><span class="line">	<span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">case</span>(EOp)</span><br><span class="line">			<span class="number">2&#x27;b00</span>: ext &lt;= &#123;<span class="number">16</span>&#123;imm[<span class="number">15</span>]&#125;,imm[<span class="number">15</span>:<span class="number">0</span>]&#125;;</span><br><span class="line">			<span class="number">2&#x27;b01</span>: ext &lt;= &#123;<span class="number">16&#x27;b0</span>,imm[<span class="number">15</span>:<span class="number">0</span>]&#125;;</span><br><span class="line">			<span class="number">2&#x27;b10</span>: ext &lt;= &#123;imm[<span class="number">15</span>:<span class="number">0</span>],<span class="number">16&#x27;b0</span>&#125;;</span><br><span class="line">            <span class="number">2&#x27;b11</span>: ext &lt;= (&#123;<span class="number">16</span>&#123;imm[<span class="number">15</span>]&#125;,imm[<span class="number">15</span>:<span class="number">0</span>]&#125;&lt;&lt;<span class="number">2</span>);</span><br><span class="line">			<span class="keyword">default</span>: ext&lt;= <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h4 id="数字字面量">数字字面量</h4>
<ul>
<li><code>&lt;位宽&gt;'&lt;进制&gt;&lt;值&gt;</code>，如
<code>10'd100</code></li>
<li>二进制（b 或 B）、八进制（o 或 O）、十六进制（h 或 H）、十进制（d 或
D）</li>
<li><strong>默认位宽：32位；默认进制：十进制；前导0可以省略；</strong></li>
<li>值部分可以用下划线分开提高可读性，如
<code>16'b1010_1011_1111_1010</code>、</li>
</ul>
<blockquote>
<p>两个特殊的值：<strong><code>x</code></strong> 和
<strong><code>z</code></strong></p>
</blockquote>
<blockquote>
<p><code>x</code>
为不定值，当某一二进制位的值不能确定时出现，变量的<strong>默认初始值为
<code>x</code></strong>。</p>
<p><code>z</code>
为高阻态，代表<strong>没有连接到有效输入上</strong>。</p>
</blockquote>
<h4 id="数据拼接与拆分">数据拼接与拆分</h4>
<ul>
<li>拼接</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] regA;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] regB = <span class="number">8&#x27;d12</span>;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] regC = <span class="number">8&#x27;d34</span>;</span><br><span class="line"></span><br><span class="line">regA &lt;= &#123;regB ,regC &#125;;          <span class="comment">//把regB和regC拼接成regA</span></span><br></pre></td></tr></table></figure>
<ul>
<li>拆分</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">wire</span>[<span class="number">15</span>:<span class="number">0</span>] A;</span><br><span class="line"><span class="keyword">wire</span>[<span class="number">7</span>:<span class="number">0</span>]  B; </span><br><span class="line"><span class="keyword">wire</span>[<span class="number">7</span>:<span class="number">0</span>]  C;</span><br><span class="line"><span class="keyword">assign</span>   B = A [<span class="number">15</span>:<span class="number">8</span>];</span><br><span class="line"><span class="keyword">assign</span>   C = A [<span class="number">7</span>:<span class="number">0</span>];                 <span class="comment">//就是把高8位和低8位拆分输出</span></span><br></pre></td></tr></table></figure>
<h4 id="有符号数signed">有符号数$signed()</h4>
<ul>
<li><code>wire</code>、<code>reg</code>
等数据类型<strong>默认是无符号的</strong></li>
<li>用 <strong><code>$signed()</code></strong>使之成为有符号数</li>
<li>Verilog
会自动地做数据类型匹配，<strong>将符号数向无符号数转化</strong></li>
</ul>
<figure>
<img
src="D:\study%5B05%5D2023_Au\BUAA_CO\Note\图片\image-20231011235907762.png"
alt="image-20231011235907762" />
<figcaption aria-hidden="true">image-20231011235907762</figcaption>
</figure>
<h4 id="阻塞赋值-和非阻塞赋值">阻塞赋值 <code>=</code> 和非阻塞赋值
<code>&lt;=</code></h4>
<ul>
<li>当前一句阻塞赋值完成后（即 <code>=</code>
左边的变化为右边的值后），下一条阻塞赋值语句才会被继续执行</li>
<li>处在一个 <code>always</code>
块中的非阻塞赋值是<strong>在块结束时</strong>同时<strong>并发</strong>执行的，在描述时序逻辑时要使用非阻塞式赋值
<code>&lt;=</code></li>
</ul>
<h4 id="逻辑右移运算符-与算术右移运算符">逻辑右移运算符
<code>&gt;&gt;</code> 与算术右移运算符 <code>&gt;&gt;&gt;</code></h4>
<ul>
<li>它们的区别主要在于前者在最高位<strong>补
0</strong>，而后者在最高位<strong>补符号位</strong>。</li>
</ul>
<h4 id="相等比较运算符-与-和-与">相等比较运算符 <code>==</code> 与
<code>===</code> 和 <code>!=</code> 与 <code>!==</code></h4>
<ul>
<li><code>==</code> 和 <code>!=</code> 可能由于不定值 <code>x</code>
和高阻值 <code>z</code> 的出现导致结果为<strong>不定值
<code>x</code></strong></li>
<li><code>===</code> 和 <code>!==</code> 的结果一定是<strong>确定的 0 或
1</strong>（<code>x</code> 与 <code>z</code> 也参与比较）。</li>
</ul>
<h4 id="缩减运算符">缩减运算符</h4>
<ul>
<li>运算符
<code>&amp;</code>（与）、<code>|</code>（或）、<code>^</code>（异或）对操作数的每一位进行相应运算</li>
<li>如对于 <code>reg[31:0] B;</code> 中的 <code>B</code>
来说，<code>&amp;B</code> 代表将 <code>B</code>
的每一位与起来得到的结果。</li>
</ul>
<h3 id="组合逻辑建模">组合逻辑建模</h3>
<h4 id="assign">assign</h4>
<ul>
<li><strong><code>assign</code> 语句不能在 <code>always</code> 和
<code>initial</code> 块中使用</strong></li>
<li><code>assign</code>
语句<strong>经常与三目运算符配合使用建模组合逻辑</strong></li>
<li>在一个时钟周期里，对一个<code>wire</code>型变量，只能<code>assign</code>一次</li>
</ul>
<h4 id="法一">法一：</h4>
<p>用<code>assign</code>语句和三目运算符配合，建模组合逻辑</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> ALU(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] inA,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] inB,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] op,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] ans</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 利用三目运算符完成运算</span></span><br><span class="line">     <span class="keyword">assign</span> ans = (op == <span class="number">2&#x27;b00</span>) ? inA + inB :</span><br><span class="line">                  (op == <span class="number">2&#x27;b01</span>) ? inA - inB :</span><br><span class="line">                  (op == <span class="number">2&#x27;b10</span>) ? inA | inB :</span><br><span class="line">                  (op == <span class="number">2&#x27;b11</span>) ? inA &amp; inB :</span><br><span class="line">                   <span class="number">4&#x27;b0</span>; <span class="comment">// error</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h4 id="法二">法二：</h4>
<p><code>reg</code>型和<code>always</code> 关键字配合，建模组合逻辑</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> ext(</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] imm,</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] EOp,</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] ext</span><br><span class="line">    );</span><br><span class="line">	<span class="keyword">always</span>@(*) <span class="keyword">begin</span></span><br><span class="line">		<span class="keyword">case</span>(EOp)</span><br><span class="line">			<span class="number">2&#x27;b00</span>: ext &lt;= &#123;&#123;<span class="number">16</span>&#123;imm[<span class="number">15</span>:<span class="number">15</span>]&#125;&#125;,imm[<span class="number">15</span>:<span class="number">0</span>]&#125;;</span><br><span class="line">			<span class="number">2&#x27;b01</span>: ext &lt;= &#123;&#123;<span class="number">16</span>&#123;<span class="number">1&#x27;b0</span>&#125;&#125;,imm[<span class="number">15</span>:<span class="number">0</span>]&#125;;</span><br><span class="line">			<span class="number">2&#x27;b10</span>: ext &lt;= &#123;imm[<span class="number">15</span>:<span class="number">0</span>],&#123;<span class="number">16</span>&#123;<span class="number">1&#x27;b0</span>&#125;&#125;&#125;;</span><br><span class="line">            <span class="number">2&#x27;b11</span>: ext &lt;= (&#123;&#123;<span class="number">16</span>&#123;imm[<span class="number">15</span>:<span class="number">15</span>]&#125;&#125;,imm[<span class="number">15</span>:<span class="number">0</span>]&#125;&lt;&lt;<span class="number">2</span>);</span><br><span class="line">			<span class="keyword">default</span>: ext&lt;= <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="时序逻辑建模">时序逻辑建模</h3>
<h4 id="always">always</h4>
<ul>
<li><code>always</code> 之后紧跟
<code>@(...)</code>，表示当<strong>括号中的条件满足</strong>时，将会执行
<code>always</code> 之后的语句</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)  <span class="comment">// 表示在 clk 上升沿触发后面的语句块</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line"><span class="comment">// 一些操作</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<blockquote>
<p><code>posedge</code> ，上升沿触发</p>
<p><code>negedge</code> ，下降沿触发</p>
<p>每个条件使用逗号 <code>,</code> 或 <code>or</code>
隔开，<strong>只要有其中一个条件被触发，<code>always</code>
之后的语句都会被执行</strong></p>
</blockquote>
<ul>
<li><code>always</code> 之后紧跟 <code>@ *</code> 或
<code>@(*)</code>，则表示对其后紧跟的语句或语句块内所有信号的变化敏感。这种用法主要用于与
<code>reg</code>
型数据和阻塞赋值配合，<strong>建模组合逻辑</strong>。</li>
</ul>
<h4 id="同步复位与异步复位">同步复位与异步复位</h4>
<p>同步复位：</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(reset == <span class="number">1&#x27;b1</span>)<span class="keyword">begin</span></span><br><span class="line">        <span class="comment">//进行复位操作</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">//进行其他操作</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p>异步复位：</p>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> reset)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(reset == <span class="number">1&#x27;b1</span>)<span class="keyword">begin</span></span><br><span class="line">        <span class="comment">//进行复位操作</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">//进行其他操作</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<h4 id="initial-块">initial 块</h4>
<ul>
<li>对 <code>reg</code> 型变量的取值进行初始化</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">reg</span> a;</span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    a = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<h4 id="if-语句">if 语句</h4>
<ul>
<li>只能出现在<code>always</code>块内</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">always</span> @ * <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (a &gt; b) <span class="keyword">begin</span></span><br><span class="line">        out = a;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        out = b;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<h4 id="case-语句">case 语句</h4>
<ul>
<li>和C略有不同</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">  <span class="keyword">case</span>(data)</span><br><span class="line">      <span class="number">0</span>: out &lt;= <span class="number">4</span>;</span><br><span class="line">      <span class="number">1</span>: out &lt;= <span class="number">5</span>;</span><br><span class="line">      <span class="number">2</span>: out &lt;= <span class="number">2</span>;</span><br><span class="line">      <span class="number">3</span>: <span class="keyword">begin</span></span><br><span class="line">          out &lt;= <span class="number">1</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">default</span>: ;</span><br><span class="line">  <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<h4 id="for-语句">for 语句</h4>
<ul>
<li><strong><code>integer</code> 和 <code>reg</code>
类型的变量均可作为循环变量</strong></li>
</ul>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line"><span class="keyword">module</span> test(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] x,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] ans</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        ans = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; <span class="number">3</span>; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">            ans = ans + x;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h4 id="时间控制语句">时间控制语句</h4>
<figure class="highlight verilog"><table><tr><td class="code"><pre><span class="line">#<span class="number">3</span>;         <span class="comment">// 延迟 3 个时间单位</span></span><br><span class="line">#<span class="number">5</span> b = a;   <span class="comment">// b 为 reg 型，延迟 5 个时间单位后执行赋值语句</span></span><br><span class="line"><span class="keyword">always</span> #<span class="number">5</span> clk = ~clk;   <span class="comment">// 每过 5 个时间单位触发一次，时钟信号反转，时钟周期为 10 个时间单位</span></span><br><span class="line"><span class="keyword">assign</span> #<span class="number">5</span> b = a;        <span class="comment">// b 为 wire 型，将表达式右边的值延时 5 个时间单位后赋给 b</span></span><br></pre></td></tr></table></figure>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://lamby-yang.github.io">LambYang</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://lamby-yang.github.io/2024/03/03/CO-P1-Verilog/">https://lamby-yang.github.io/2024/03/03/CO-P1-Verilog/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="https://lamby-yang.github.io" target="_blank">LambYang's Blog</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"></div><div class="post_share"><div class="social-share" data-image="https://s2.loli.net/2024/01/31/P7V1MryqcCTbkRN.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2024/03/03/CO-P2-MIPS/" title="CO | P2_MIPS"><img class="cover" src="https://s2.loli.net/2024/01/31/P7V1MryqcCTbkRN.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">CO | P2_MIPS</div></div></a></div><div class="next-post pull-right"><a href="/2024/03/03/CO-P0-Logisim/" title="CO | P0_Logisim"><img class="cover" src="https://s2.loli.net/2024/01/31/wW7A1cKSo6v5xGa.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">CO | P0_Logisim</div></div></a></div></nav></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="https://s2.loli.net/2024/01/30/nmgXWGCZhYzcVLP.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">LambYang</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">5</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">0</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">0</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/lamby-yang"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/lamby-yang" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#verilog%E8%AF%AD%E6%B3%95"><span class="toc-number">1.</span> <span class="toc-text">Verilog语法</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#signed"><span class="toc-number">1.1.</span> <span class="toc-text">$signed()</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#signedness"><span class="toc-number">1.1.1.</span> <span class="toc-text">signedness</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%B8%80%E4%BA%9B%E4%BE%8B%E5%AD%90"><span class="toc-number">1.1.2.</span> <span class="toc-text">一些例子</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BD%8D%E6%89%A9%E5%B1%95"><span class="toc-number">1.2.</span> <span class="toc-text">位扩展</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%B8%B8%E7%94%A8%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">1.3.</span> <span class="toc-text">常用运算符</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%AE%8F%E5%AE%9A%E4%B9%89"><span class="toc-number">1.3.1.</span> <span class="toc-text">宏定义</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#integer-%E5%9E%8B"><span class="toc-number">1.3.2.</span> <span class="toc-text">integer 型</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#parameter-%E5%9E%8B"><span class="toc-number">1.3.3.</span> <span class="toc-text">parameter 型</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#wire"><span class="toc-number">1.3.4.</span> <span class="toc-text">wire</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#reg"><span class="toc-number">1.3.5.</span> <span class="toc-text">reg</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%95%B0%E5%AD%97%E5%AD%97%E9%9D%A2%E9%87%8F"><span class="toc-number">1.3.6.</span> <span class="toc-text">数字字面量</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%95%B0%E6%8D%AE%E6%8B%BC%E6%8E%A5%E4%B8%8E%E6%8B%86%E5%88%86"><span class="toc-number">1.3.7.</span> <span class="toc-text">数据拼接与拆分</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%9C%89%E7%AC%A6%E5%8F%B7%E6%95%B0signed"><span class="toc-number">1.3.8.</span> <span class="toc-text">有符号数$signed()</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC-%E5%92%8C%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC"><span class="toc-number">1.3.9.</span> <span class="toc-text">阻塞赋值 &#x3D; 和非阻塞赋值
&lt;&#x3D;</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E9%80%BB%E8%BE%91%E5%8F%B3%E7%A7%BB%E8%BF%90%E7%AE%97%E7%AC%A6-%E4%B8%8E%E7%AE%97%E6%9C%AF%E5%8F%B3%E7%A7%BB%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">1.3.10.</span> <span class="toc-text">逻辑右移运算符
&gt;&gt; 与算术右移运算符 &gt;&gt;&gt;</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%9B%B8%E7%AD%89%E6%AF%94%E8%BE%83%E8%BF%90%E7%AE%97%E7%AC%A6-%E4%B8%8E-%E5%92%8C-%E4%B8%8E"><span class="toc-number">1.3.11.</span> <span class="toc-text">相等比较运算符 &#x3D;&#x3D; 与
&#x3D;&#x3D;&#x3D; 和 !&#x3D; 与 !&#x3D;&#x3D;</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%BC%A9%E5%87%8F%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">1.3.12.</span> <span class="toc-text">缩减运算符</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E5%BB%BA%E6%A8%A1"><span class="toc-number">1.4.</span> <span class="toc-text">组合逻辑建模</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#assign"><span class="toc-number">1.4.1.</span> <span class="toc-text">assign</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%B3%95%E4%B8%80"><span class="toc-number">1.4.2.</span> <span class="toc-text">法一：</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%B3%95%E4%BA%8C"><span class="toc-number">1.4.3.</span> <span class="toc-text">法二：</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E5%BB%BA%E6%A8%A1"><span class="toc-number">1.5.</span> <span class="toc-text">时序逻辑建模</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#always"><span class="toc-number">1.5.1.</span> <span class="toc-text">always</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%90%8C%E6%AD%A5%E5%A4%8D%E4%BD%8D%E4%B8%8E%E5%BC%82%E6%AD%A5%E5%A4%8D%E4%BD%8D"><span class="toc-number">1.5.2.</span> <span class="toc-text">同步复位与异步复位</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#initial-%E5%9D%97"><span class="toc-number">1.5.3.</span> <span class="toc-text">initial 块</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#if-%E8%AF%AD%E5%8F%A5"><span class="toc-number">1.5.4.</span> <span class="toc-text">if 语句</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#case-%E8%AF%AD%E5%8F%A5"><span class="toc-number">1.5.5.</span> <span class="toc-text">case 语句</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#for-%E8%AF%AD%E5%8F%A5"><span class="toc-number">1.5.6.</span> <span class="toc-text">for 语句</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%97%B6%E9%97%B4%E6%8E%A7%E5%88%B6%E8%AF%AD%E5%8F%A5"><span class="toc-number">1.5.7.</span> <span class="toc-text">时间控制语句</span></a></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2024/03/03/CO-P2-MIPS/" title="CO | P2_MIPS"><img src="https://s2.loli.net/2024/01/31/P7V1MryqcCTbkRN.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="CO | P2_MIPS"/></a><div class="content"><a class="title" href="/2024/03/03/CO-P2-MIPS/" title="CO | P2_MIPS">CO | P2_MIPS</a><time datetime="2024-03-03T07:50:01.000Z" title="发表于 2024-03-03 15:50:01">2024-03-03</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/03/03/CO-P1-Verilog/" title="CO | P1_Verilog"><img src="https://s2.loli.net/2024/01/31/P7V1MryqcCTbkRN.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="CO | P1_Verilog"/></a><div class="content"><a class="title" href="/2024/03/03/CO-P1-Verilog/" title="CO | P1_Verilog">CO | P1_Verilog</a><time datetime="2024-03-03T07:49:30.000Z" title="发表于 2024-03-03 15:49:30">2024-03-03</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/03/03/CO-P0-Logisim/" title="CO | P0_Logisim"><img src="https://s2.loli.net/2024/01/31/wW7A1cKSo6v5xGa.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="CO | P0_Logisim"/></a><div class="content"><a class="title" href="/2024/03/03/CO-P0-Logisim/" title="CO | P0_Logisim">CO | P0_Logisim</a><time datetime="2024-03-03T07:18:16.000Z" title="发表于 2024-03-03 15:18:16">2024-03-03</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/12/02/is_a_text/" title="is_a_text"><img src="https://s2.loli.net/2024/01/31/4akh7yHM59pbGnj.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="is_a_text"/></a><div class="content"><a class="title" href="/2023/12/02/is_a_text/" title="is_a_text">is_a_text</a><time datetime="2023-12-01T20:05:24.000Z" title="发表于 2023-12-02 04:05:24">2023-12-02</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/12/02/hello-world/" title="Hello World"><img src="https://s2.loli.net/2024/01/31/7nCiOMNaZv1IQxl.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Hello World"/></a><div class="content"><a class="title" href="/2023/12/02/hello-world/" title="Hello World">Hello World</a><time datetime="2023-12-01T19:59:46.883Z" title="发表于 2023-12-02 03:59:46">2023-12-02</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2023 - 2024 By LambYang</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div><div class="footer_custom_text">嘿！是小羊的博客！！</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    tex: {
      inlineMath: [['$', '$'], ['\\(', '\\)']],
      tags: 'ams'
    },
    chtml: {
      scale: 1.1
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, '']
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax/es5/tex-mml-chtml.min.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typesetPromise()
}</script></div><script defer="defer" id="fluttering_ribbon" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-fluttering-ribbon.min.js"></script><script id="canvas_nest" defer="defer" color="0,0,255" opacity="0.7" zIndex="-1" count="99" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-nest.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>