{
  "module_name": "owl-s900.c",
  "hash_id": "d046368eb0b38144cf1c7e419f2d028e93e844e44108b131e3608a1306e7ca5a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/actions/owl-s900.c",
  "human_readable_source": "\n\n\n\n\n\n\n\n\n\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\n#include \"owl-common.h\"\n#include \"owl-composite.h\"\n#include \"owl-divider.h\"\n#include \"owl-factor.h\"\n#include \"owl-fixed-factor.h\"\n#include \"owl-gate.h\"\n#include \"owl-mux.h\"\n#include \"owl-pll.h\"\n#include \"owl-reset.h\"\n\n#include <dt-bindings/clock/actions,s900-cmu.h>\n#include <dt-bindings/reset/actions,s900-reset.h>\n\n#define CMU_COREPLL\t\t(0x0000)\n#define CMU_DEVPLL\t\t(0x0004)\n#define CMU_DDRPLL\t\t(0x0008)\n#define CMU_NANDPLL\t\t(0x000C)\n#define CMU_DISPLAYPLL\t\t(0x0010)\n#define CMU_AUDIOPLL\t\t(0x0014)\n#define CMU_TVOUTPLL\t\t(0x0018)\n#define CMU_BUSCLK\t\t(0x001C)\n#define CMU_SENSORCLK\t\t(0x0020)\n#define CMU_LCDCLK\t\t(0x0024)\n#define CMU_DSICLK\t\t(0x0028)\n#define CMU_CSICLK\t\t(0x002C)\n#define CMU_DECLK\t\t(0x0030)\n#define CMU_BISPCLK\t\t(0x0034)\n#define CMU_IMXCLK\t\t(0x0038)\n#define CMU_HDECLK\t\t(0x003C)\n#define CMU_VDECLK\t\t(0x0040)\n#define CMU_VCECLK\t\t(0x0044)\n#define CMU_NANDCCLK\t\t(0x004C)\n#define CMU_SD0CLK\t\t(0x0050)\n#define CMU_SD1CLK\t\t(0x0054)\n#define CMU_SD2CLK\t\t(0x0058)\n#define CMU_UART0CLK\t\t(0x005C)\n#define CMU_UART1CLK\t\t(0x0060)\n#define CMU_UART2CLK\t\t(0x0064)\n#define CMU_PWM0CLK\t\t(0x0070)\n#define CMU_PWM1CLK\t\t(0x0074)\n#define CMU_PWM2CLK\t\t(0x0078)\n#define CMU_PWM3CLK\t\t(0x007C)\n#define CMU_USBPLL\t\t(0x0080)\n#define CMU_ASSISTPLL\t\t(0x0084)\n#define CMU_EDPCLK\t\t(0x0088)\n#define CMU_GPU3DCLK\t\t(0x0090)\n#define CMU_CORECTL\t\t(0x009C)\n#define CMU_DEVCLKEN0\t\t(0x00A0)\n#define CMU_DEVCLKEN1\t\t(0x00A4)\n#define CMU_DEVRST0\t\t(0x00A8)\n#define CMU_DEVRST1\t\t(0x00AC)\n#define CMU_UART3CLK\t\t(0x00B0)\n#define CMU_UART4CLK\t\t(0x00B4)\n#define CMU_UART5CLK\t\t(0x00B8)\n#define CMU_UART6CLK\t\t(0x00BC)\n#define CMU_TLSCLK\t\t(0x00C0)\n#define CMU_SD3CLK\t\t(0x00C4)\n#define CMU_PWM4CLK\t\t(0x00C8)\n#define CMU_PWM5CLK\t\t(0x00CC)\n\nstatic struct clk_pll_table clk_audio_pll_table[] = {\n\t{ 0, 45158400 }, { 1, 49152000 },\n\t{   }\n};\n\nstatic struct clk_pll_table clk_edp_pll_table[] = {\n\t{ 0, 810000000 }, { 1, 135000000 }, { 2, 270000000 },\n\t{   }\n};\n\n \nstatic OWL_PLL_NO_PARENT(core_pll_clk, \"core_pll_clk\", CMU_COREPLL, 24000000, 9, 0, 8, 5, 107, NULL, CLK_IGNORE_UNUSED);\nstatic OWL_PLL_NO_PARENT(dev_pll_clk, \"dev_pll_clk\", CMU_DEVPLL, 6000000, 8, 0, 8, 20, 180, NULL, CLK_IGNORE_UNUSED);\nstatic OWL_PLL_NO_PARENT(ddr_pll_clk, \"ddr_pll_clk\", CMU_DDRPLL, 24000000, 8, 0, 8, 5, 45, NULL, CLK_IGNORE_UNUSED);\nstatic OWL_PLL_NO_PARENT(nand_pll_clk, \"nand_pll_clk\", CMU_NANDPLL, 6000000, 8, 0, 8, 4, 100, NULL, CLK_IGNORE_UNUSED);\nstatic OWL_PLL_NO_PARENT(display_pll_clk, \"display_pll_clk\", CMU_DISPLAYPLL, 6000000, 8, 0, 8, 20, 180, NULL, CLK_IGNORE_UNUSED);\nstatic OWL_PLL_NO_PARENT(assist_pll_clk, \"assist_pll_clk\", CMU_ASSISTPLL, 500000000, 0, 0, 0, 0, 0, NULL, CLK_IGNORE_UNUSED);\nstatic OWL_PLL_NO_PARENT(audio_pll_clk, \"audio_pll_clk\", CMU_AUDIOPLL, 0, 4, 0, 1, 0, 0, clk_audio_pll_table, CLK_IGNORE_UNUSED);\nstatic OWL_PLL(edp_pll_clk, \"edp_pll_clk\", \"edp24M_clk\", CMU_EDPCLK, 0, 9, 0, 2, 0, 0, clk_edp_pll_table, CLK_IGNORE_UNUSED);\n\nstatic const char *cpu_clk_mux_p[] = { \"losc\", \"hosc\", \"core_pll_clk\", };\nstatic const char *dev_clk_p[] = { \"hosc\", \"dev_pll_clk\", };\nstatic const char *noc_clk_mux_p[] = { \"dev_clk\", \"assist_pll_clk\", };\nstatic const char *dmm_clk_mux_p[] = { \"dev_clk\", \"nand_pll_clk\", \"assist_pll_clk\", \"ddr_clk_src\", };\nstatic const char *bisp_clk_mux_p[] = { \"assist_pll_clk\", \"dev_clk\", };\nstatic const char *csi_clk_mux_p[] = { \"display_pll_clk\", \"dev_clk\", };\nstatic const char *de_clk_mux_p[] = { \"assist_pll_clk\", \"dev_clk\", };\nstatic const char *gpu_clk_mux_p[] = { \"dev_clk\", \"display_pll_clk\", \"ddr_clk_src\", };\nstatic const char *hde_clk_mux_p[] = { \"dev_clk\", \"display_pll_clk\", \"ddr_clk_src\", };\nstatic const char *imx_clk_mux_p[] = { \"assist_pll_clk\", \"dev_clk\", };\nstatic const char *lcd_clk_mux_p[] = { \"display_pll_clk\", \"nand_pll_clk\", };\nstatic const char *nand_clk_mux_p[] = { \"dev_clk\", \"nand_pll_clk\", };\nstatic const char *sd_clk_mux_p[] = { \"dev_clk\", \"nand_pll_clk\", };\nstatic const char *sensor_clk_mux_p[] = { \"hosc\", \"bisp_clk\", };\nstatic const char *uart_clk_mux_p[] = { \"hosc\", \"dev_pll_clk\", };\nstatic const char *vce_clk_mux_p[] = { \"dev_clk\", \"display_pll_clk\", \"assist_pll_clk\", \"ddr_clk_src\", };\nstatic const char *i2s_clk_mux_p[] = { \"audio_pll_clk\", };\nstatic const char *edp_clk_mux_p[] = { \"assist_pll_clk\", \"display_pll_clk\", };\n\n \nstatic OWL_MUX(cpu_clk, \"cpu_clk\", cpu_clk_mux_p, CMU_BUSCLK, 0, 2, CLK_SET_RATE_PARENT);\nstatic OWL_MUX(dev_clk, \"dev_clk\", dev_clk_p, CMU_DEVPLL, 12, 1, CLK_SET_RATE_PARENT);\nstatic OWL_MUX(noc_clk_mux, \"noc_clk_mux\", noc_clk_mux_p, CMU_BUSCLK, 7, 1, CLK_SET_RATE_PARENT);\n\nstatic struct clk_div_table nand_div_table[] = {\n\t{ 0, 1 }, { 1, 2 }, { 2, 4 }, { 3, 6 },\n\t{ 4, 8 }, { 5, 10 }, { 6, 12 }, { 7, 14 },\n\t{ 8, 16 }, { 9, 18 }, { 10, 20 }, { 11, 22 },\n\t{ 12, 24 }, { 13, 26 }, { 14, 28 }, { 15, 30 },\n\t{   }\n};\n\nstatic struct clk_div_table apb_div_table[] = {\n\t{ 1, 2 }, { 2, 3 }, { 3, 4 },\n\t{   }\n};\n\nstatic struct clk_div_table eth_mac_div_table[] = {\n\t{ 0, 2 }, { 1, 4 },\n\t{   }\n};\n\nstatic struct clk_div_table rmii_ref_div_table[] = {\n\t{ 0, 4 },\t  { 1, 10 },\n\t{   }\n};\n\nstatic struct clk_div_table usb3_mac_div_table[] = {\n\t{ 1, 2 }, { 2, 3 }, { 3, 4 },\n\t{   }\n};\n\nstatic struct clk_div_table i2s_div_table[] = {\n\t{ 0, 1 }, { 1, 2 }, { 2, 3 }, { 3, 4 },\n\t{ 4, 6 }, { 5, 8 }, { 6, 12 }, { 7, 16 },\n\t{ 8, 24 },\n\t{   }\n};\n\nstatic struct clk_div_table hdmia_div_table[] = {\n\t{ 0, 1 }, { 1, 2 }, { 2, 3 }, { 3, 4 },\n\t{ 4, 6 }, { 5, 8 }, { 6, 12 }, { 7, 16 },\n\t{ 8, 24 },\n\t{   }\n};\n\n \nstatic OWL_DIVIDER(noc_clk_div, \"noc_clk_div\", \"noc_clk\", CMU_BUSCLK, 19, 1, NULL, 0, 0);\nstatic OWL_DIVIDER(ahb_clk, \"ahb_clk\", \"noc_clk_div\", CMU_BUSCLK, 4, 1, NULL, 0, 0);\nstatic OWL_DIVIDER(apb_clk, \"apb_clk\", \"ahb_clk\", CMU_BUSCLK, 8, 2, apb_div_table, 0, 0);\nstatic OWL_DIVIDER(usb3_mac_clk, \"usb3_mac_clk\", \"assist_pll_clk\", CMU_ASSISTPLL, 12, 2, usb3_mac_div_table, 0, 0);\nstatic OWL_DIVIDER(rmii_ref_clk, \"rmii_ref_clk\", \"assist_pll_clk\", CMU_ASSISTPLL, 8, 1, rmii_ref_div_table, 0, 0);\n\nstatic struct clk_factor_table sd_factor_table[] = {\n\t \n\t{ 0, 1, 1 }, { 1, 1, 2 }, { 2, 1, 3 }, { 3, 1, 4 },\n\t{ 4, 1, 5 }, { 5, 1, 6 }, { 6, 1, 7 }, { 7, 1, 8 },\n\t{ 8, 1, 9 }, { 9, 1, 10 }, { 10, 1, 11 }, { 11, 1, 12 },\n\t{ 12, 1, 13 }, { 13, 1, 14 }, { 14, 1, 15 }, { 15, 1, 16 },\n\t{ 16, 1, 17 }, { 17, 1, 18 }, { 18, 1, 19 }, { 19, 1, 20 },\n\t{ 20, 1, 21 }, { 21, 1, 22 }, { 22, 1, 23 }, { 23, 1, 24 },\n\t{ 24, 1, 25 }, { 25, 1, 26 }, { 26, 1, 27 }, { 27, 1, 28 },\n\t{ 28, 1, 29 }, { 29, 1, 30 }, { 30, 1, 31 }, { 31, 1, 32 },\n\n\t \n\t{ 256, 1, 1 * 128 }, { 257, 1, 2 * 128 }, { 258, 1, 3 * 128 }, { 259, 1, 4 * 128 },\n\t{ 260, 1, 5 * 128 }, { 261, 1, 6 * 128 }, { 262, 1, 7 * 128 }, { 263, 1, 8 * 128 },\n\t{ 264, 1, 9 * 128 }, { 265, 1, 10 * 128 }, { 266, 1, 11 * 128 }, { 267, 1, 12 * 128 },\n\t{ 268, 1, 13 * 128 }, { 269, 1, 14 * 128 }, { 270, 1, 15 * 128 }, { 271, 1, 16 * 128 },\n\t{ 272, 1, 17 * 128 }, { 273, 1, 18 * 128 }, { 274, 1, 19 * 128 }, { 275, 1, 20 * 128 },\n\t{ 276, 1, 21 * 128 }, { 277, 1, 22 * 128 }, { 278, 1, 23 * 128 }, { 279, 1, 24 * 128 },\n\t{ 280, 1, 25 * 128 }, { 281, 1, 26 * 128 }, { 282, 1, 27 * 128 }, { 283, 1, 28 * 128 },\n\t{ 284, 1, 29 * 128 }, { 285, 1, 30 * 128 }, { 286, 1, 31 * 128 }, { 287, 1, 32 * 128 },\n\n\t{   }\n};\n\nstatic struct clk_factor_table dmm_factor_table[] = {\n\t{ 0, 1, 1 }, { 1, 2, 3 }, { 2, 1, 2 }, { 3, 1, 3 },\n\t{ 4, 1, 4 },\n\t{   }\n};\n\nstatic struct clk_factor_table noc_factor_table[] = {\n\t{ 0, 1, 1 },   { 1, 2, 3 }, { 2, 1, 2 }, { 3, 1, 3 }, { 4, 1, 4 },\n\t{   }\n};\n\nstatic struct clk_factor_table bisp_factor_table[] = {\n\t{ 0, 1, 1 }, { 1, 2, 3 }, { 2, 1, 2 }, { 3, 2, 5 },\n\t{ 4, 1, 3 }, { 5, 1, 4 }, { 6, 1, 6 }, { 7, 1, 8 },\n\t{   }\n};\n\n \nstatic OWL_FACTOR(noc_clk, \"noc_clk\", \"noc_clk_mux\", CMU_BUSCLK, 16, 3, noc_factor_table, 0, 0);\nstatic OWL_FACTOR(de_clk1, \"de_clk1\", \"de_clk\", CMU_DECLK, 0, 3, bisp_factor_table, 0, 0);\nstatic OWL_FACTOR(de_clk2, \"de_clk2\", \"de_clk\", CMU_DECLK, 4, 3, bisp_factor_table, 0, 0);\nstatic OWL_FACTOR(de_clk3, \"de_clk3\", \"de_clk\", CMU_DECLK, 8, 3, bisp_factor_table, 0, 0);\n\n \nstatic OWL_GATE(gpio_clk, \"gpio_clk\", \"apb_clk\", CMU_DEVCLKEN0, 18, 0, 0);\nstatic OWL_GATE_NO_PARENT(gpu_clk, \"gpu_clk\", CMU_DEVCLKEN0, 30, 0, 0);\nstatic OWL_GATE(dmac_clk, \"dmac_clk\", \"noc_clk_div\", CMU_DEVCLKEN0, 1, 0, 0);\nstatic OWL_GATE(timer_clk, \"timer_clk\", \"hosc\", CMU_DEVCLKEN1, 27, 0, 0);\nstatic OWL_GATE_NO_PARENT(dsi_clk, \"dsi_clk\", CMU_DEVCLKEN0, 12, 0, 0);\nstatic OWL_GATE(ddr0_clk, \"ddr0_clk\", \"ddr_pll_clk\", CMU_DEVCLKEN0, 31, 0, CLK_IGNORE_UNUSED);\nstatic OWL_GATE(ddr1_clk, \"ddr1_clk\", \"ddr_pll_clk\", CMU_DEVCLKEN0, 29, 0, CLK_IGNORE_UNUSED);\nstatic OWL_GATE_NO_PARENT(usb3_480mpll0_clk, \"usb3_480mpll0_clk\", CMU_USBPLL, 3, 0, 0);\nstatic OWL_GATE_NO_PARENT(usb3_480mphy0_clk, \"usb3_480mphy0_clk\", CMU_USBPLL, 2, 0, 0);\nstatic OWL_GATE_NO_PARENT(usb3_5gphy_clk, \"usb3_5gphy_clk\", CMU_USBPLL, 1, 0, 0);\nstatic OWL_GATE_NO_PARENT(usb3_cce_clk, \"usb3_cce_clk\", CMU_USBPLL, 0, 0, 0);\nstatic OWL_GATE(edp24M_clk, \"edp24M_clk\", \"diff24M\", CMU_EDPCLK, 8, 0, 0);\nstatic OWL_GATE(edp_link_clk, \"edp_link_clk\", \"edp_pll_clk\", CMU_DEVCLKEN0, 10, 0, 0);\nstatic OWL_GATE_NO_PARENT(usbh0_pllen_clk, \"usbh0_pllen_clk\", CMU_USBPLL, 12, 0, 0);\nstatic OWL_GATE_NO_PARENT(usbh0_phy_clk, \"usbh0_phy_clk\", CMU_USBPLL, 10, 0, 0);\nstatic OWL_GATE_NO_PARENT(usbh0_cce_clk, \"usbh0_cce_clk\", CMU_USBPLL, 8, 0, 0);\nstatic OWL_GATE_NO_PARENT(usbh1_pllen_clk, \"usbh1_pllen_clk\", CMU_USBPLL, 13, 0, 0);\nstatic OWL_GATE_NO_PARENT(usbh1_phy_clk, \"usbh1_phy_clk\", CMU_USBPLL, 11, 0, 0);\nstatic OWL_GATE_NO_PARENT(usbh1_cce_clk, \"usbh1_cce_clk\", CMU_USBPLL, 9, 0, 0);\nstatic OWL_GATE(spi0_clk, \"spi0_clk\", \"ahb_clk\", CMU_DEVCLKEN1, 10, 0, CLK_IGNORE_UNUSED);\nstatic OWL_GATE(spi1_clk, \"spi1_clk\", \"ahb_clk\", CMU_DEVCLKEN1, 11, 0, CLK_IGNORE_UNUSED);\nstatic OWL_GATE(spi2_clk, \"spi2_clk\", \"ahb_clk\", CMU_DEVCLKEN1, 12, 0, CLK_IGNORE_UNUSED);\nstatic OWL_GATE(spi3_clk, \"spi3_clk\", \"ahb_clk\", CMU_DEVCLKEN1, 13, 0, CLK_IGNORE_UNUSED);\n\n \nstatic OWL_COMP_FACTOR(bisp_clk, \"bisp_clk\", bisp_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_BISPCLK, 4, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 14, 0),\n\t\t\tOWL_FACTOR_HW(CMU_BISPCLK, 0, 3, 0, bisp_factor_table),\n\t\t\t0);\n\nstatic OWL_COMP_DIV(csi0_clk, \"csi0_clk\", csi_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_CSICLK, 4, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 13, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_CSICLK, 0, 4, 0, NULL),\n\t\t\t0);\n\nstatic OWL_COMP_DIV(csi1_clk, \"csi1_clk\", csi_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_CSICLK, 20, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 15, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_CSICLK, 16, 4, 0, NULL),\n\t\t\t0);\n\nstatic OWL_COMP_PASS(de_clk, \"de_clk\", de_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_DECLK, 12, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 8, 0),\n\t\t\t0);\n\nstatic OWL_COMP_FACTOR(dmm_clk, \"dmm_clk\", dmm_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_BUSCLK, 10, 2),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 19, 0),\n\t\t\tOWL_FACTOR_HW(CMU_BUSCLK, 12, 3, 0, dmm_factor_table),\n\t\t\tCLK_IGNORE_UNUSED);\n\nstatic OWL_COMP_FACTOR(edp_clk, \"edp_clk\", edp_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_EDPCLK, 19, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 10, 0),\n\t\t\tOWL_FACTOR_HW(CMU_EDPCLK, 16, 3, 0, bisp_factor_table),\n\t\t\t0);\n\nstatic OWL_COMP_DIV_FIXED(eth_mac_clk, \"eth_mac_clk\", \"assist_pll_clk\",\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 22, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_ASSISTPLL, 10, 1, 0, eth_mac_div_table),\n\t\t\t0);\n\nstatic OWL_COMP_FACTOR(gpu_core_clk, \"gpu_core_clk\", gpu_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_GPU3DCLK, 4, 2),\n\t\t\tOWL_GATE_HW(CMU_GPU3DCLK, 15, 0),\n\t\t\tOWL_FACTOR_HW(CMU_GPU3DCLK, 0, 3, 0, bisp_factor_table),\n\t\t\t0);\n\nstatic OWL_COMP_FACTOR(gpu_mem_clk, \"gpu_mem_clk\", gpu_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_GPU3DCLK, 20, 2),\n\t\t\tOWL_GATE_HW(CMU_GPU3DCLK, 14, 0),\n\t\t\tOWL_FACTOR_HW(CMU_GPU3DCLK, 16, 3, 0, bisp_factor_table),\n\t\t\t0);\n\nstatic OWL_COMP_FACTOR(gpu_sys_clk, \"gpu_sys_clk\", gpu_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_GPU3DCLK, 28, 2),\n\t\t\tOWL_GATE_HW(CMU_GPU3DCLK, 13, 0),\n\t\t\tOWL_FACTOR_HW(CMU_GPU3DCLK, 24, 3, 0, bisp_factor_table),\n\t\t\t0);\n\nstatic OWL_COMP_FACTOR(hde_clk, \"hde_clk\", hde_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_HDECLK, 4, 2),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 27, 0),\n\t\t\tOWL_FACTOR_HW(CMU_HDECLK, 0, 3, 0, bisp_factor_table),\n\t\t\t0);\n\nstatic OWL_COMP_DIV(hdmia_clk, \"hdmia_clk\", i2s_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_AUDIOPLL, 24, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 22, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_AUDIOPLL, 24, 4, 0, hdmia_div_table),\n\t\t\t0);\n\nstatic OWL_COMP_FIXED_FACTOR(i2c0_clk, \"i2c0_clk\", \"assist_pll_clk\",\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 14, 0),\n\t\t\t1, 5, 0);\n\nstatic OWL_COMP_FIXED_FACTOR(i2c1_clk, \"i2c1_clk\", \"assist_pll_clk\",\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 15, 0),\n\t\t\t1, 5, 0);\n\nstatic OWL_COMP_FIXED_FACTOR(i2c2_clk, \"i2c2_clk\", \"assist_pll_clk\",\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 30, 0),\n\t\t\t1, 5, 0);\n\nstatic OWL_COMP_FIXED_FACTOR(i2c3_clk, \"i2c3_clk\", \"assist_pll_clk\",\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 31, 0),\n\t\t\t1, 5, 0);\n\nstatic OWL_COMP_FIXED_FACTOR(i2c4_clk, \"i2c4_clk\", \"assist_pll_clk\",\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 17, 0),\n\t\t\t1, 5, 0);\n\nstatic OWL_COMP_FIXED_FACTOR(i2c5_clk, \"i2c5_clk\", \"assist_pll_clk\",\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 1, 0),\n\t\t\t1, 5, 0);\n\nstatic OWL_COMP_DIV(i2srx_clk, \"i2srx_clk\", i2s_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_AUDIOPLL, 24, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 21, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_AUDIOPLL, 20, 4, 0, i2s_div_table),\n\t\t\t0);\n\nstatic OWL_COMP_DIV(i2stx_clk, \"i2stx_clk\", i2s_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_AUDIOPLL, 24, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 20, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_AUDIOPLL, 16, 4, 0, i2s_div_table),\n\t\t\t0);\n\nstatic OWL_COMP_FACTOR(imx_clk, \"imx_clk\", imx_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_IMXCLK, 4, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 17, 0),\n\t\t\tOWL_FACTOR_HW(CMU_IMXCLK, 0, 3, 0, bisp_factor_table),\n\t\t\t0);\n\nstatic OWL_COMP_DIV(lcd_clk, \"lcd_clk\", lcd_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_LCDCLK, 12, 2),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 9, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_LCDCLK, 0, 5, 0, NULL),\n\t\t\t0);\n\nstatic OWL_COMP_DIV(nand0_clk, \"nand0_clk\", nand_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_NANDCCLK, 8, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 4, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_NANDCCLK, 0, 4, 0, nand_div_table),\n\t\t\tCLK_SET_RATE_PARENT);\n\nstatic OWL_COMP_DIV(nand1_clk, \"nand1_clk\", nand_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_NANDCCLK, 24, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 11, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_NANDCCLK, 16, 4, 0, nand_div_table),\n\t\t\tCLK_SET_RATE_PARENT);\n\nstatic OWL_COMP_DIV_FIXED(pwm0_clk, \"pwm0_clk\", \"hosc\",\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 23, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_PWM0CLK, 0, 6, 0, NULL),\n\t\t\t0);\n\nstatic OWL_COMP_DIV_FIXED(pwm1_clk, \"pwm1_clk\", \"hosc\",\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 24, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_PWM1CLK, 0, 6, 0, NULL),\n\t\t\t0);\n \nstatic OWL_COMP_DIV_FIXED(pwm2_clk, \"pwm2_clk\", \"hosc\",\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 25, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_PWM2CLK, 0, 6, 0, NULL),\n\t\t\tCLK_IGNORE_UNUSED);\n\nstatic OWL_COMP_DIV_FIXED(pwm3_clk, \"pwm3_clk\", \"hosc\",\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 26, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_PWM3CLK, 0, 6, 0, NULL),\n\t\t\t0);\n\nstatic OWL_COMP_DIV_FIXED(pwm4_clk, \"pwm4_clk\", \"hosc\",\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 4, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_PWM4CLK, 0, 6, 0, NULL),\n\t\t\t0);\n\nstatic OWL_COMP_DIV_FIXED(pwm5_clk, \"pwm5_clk\", \"hosc\",\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 5, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_PWM5CLK, 0, 6, 0, NULL),\n\t\t\t0);\n\nstatic OWL_COMP_FACTOR(sd0_clk, \"sd0_clk\", sd_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_SD0CLK, 9, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 5, 0),\n\t\t\tOWL_FACTOR_HW(CMU_SD0CLK, 0, 9, 0, sd_factor_table),\n\t\t\t0);\n\nstatic OWL_COMP_FACTOR(sd1_clk, \"sd1_clk\", sd_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_SD1CLK, 9, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 6, 0),\n\t\t\tOWL_FACTOR_HW(CMU_SD1CLK, 0, 9, 0, sd_factor_table),\n\t\t\t0);\n\nstatic OWL_COMP_FACTOR(sd2_clk, \"sd2_clk\", sd_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_SD2CLK, 9, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 7, 0),\n\t\t\tOWL_FACTOR_HW(CMU_SD2CLK, 0, 9, 0, sd_factor_table),\n\t\t\t0);\n\nstatic OWL_COMP_FACTOR(sd3_clk, \"sd3_clk\", sd_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_SD3CLK, 9, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 16, 0),\n\t\t\tOWL_FACTOR_HW(CMU_SD3CLK, 0, 9, 0, sd_factor_table),\n\t\t\t0);\n\nstatic OWL_COMP_DIV(sensor_clk, \"sensor_clk\", sensor_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_SENSORCLK, 4, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 14, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_SENSORCLK, 0, 4, 0, NULL),\n\t\t\t0);\n\nstatic OWL_COMP_DIV_FIXED(speed_sensor_clk, \"speed_sensor_clk\",\n\t\t\t\"hosc\",\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 0, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_TLSCLK, 0, 4, CLK_DIVIDER_POWER_OF_TWO, NULL),\n\t\t\t0);\n\nstatic OWL_COMP_DIV_FIXED(thermal_sensor_clk, \"thermal_sensor_clk\",\n\t\t\t\"hosc\",\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 2, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_TLSCLK, 8, 4, CLK_DIVIDER_POWER_OF_TWO, NULL),\n\t\t\t0);\n\nstatic OWL_COMP_DIV(uart0_clk, \"uart0_clk\", uart_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_UART0CLK, 16, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 6, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_UART0CLK, 0, 8, CLK_DIVIDER_ROUND_CLOSEST, NULL),\n\t\t\tCLK_IGNORE_UNUSED);\n\nstatic OWL_COMP_DIV(uart1_clk, \"uart1_clk\", uart_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_UART1CLK, 16, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 7, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_UART1CLK, 1, 8, CLK_DIVIDER_ROUND_CLOSEST, NULL),\n\t\t\tCLK_IGNORE_UNUSED);\n\nstatic OWL_COMP_DIV(uart2_clk, \"uart2_clk\", uart_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_UART2CLK, 16, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 8, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_UART2CLK, 0, 8, CLK_DIVIDER_ROUND_CLOSEST, NULL),\n\t\t\tCLK_IGNORE_UNUSED);\n\nstatic OWL_COMP_DIV(uart3_clk, \"uart3_clk\", uart_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_UART3CLK, 16, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 19, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_UART3CLK, 0, 8, CLK_DIVIDER_ROUND_CLOSEST, NULL),\n\t\t\tCLK_IGNORE_UNUSED);\n\nstatic OWL_COMP_DIV(uart4_clk, \"uart4_clk\", uart_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_UART4CLK, 16, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 20, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_UART4CLK, 0, 8, CLK_DIVIDER_ROUND_CLOSEST, NULL),\n\t\t\tCLK_IGNORE_UNUSED);\n\nstatic OWL_COMP_DIV(uart5_clk, \"uart5_clk\", uart_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_UART5CLK, 16, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 21, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_UART5CLK, 0, 8, CLK_DIVIDER_ROUND_CLOSEST, NULL),\n\t\t\tCLK_IGNORE_UNUSED);\n\nstatic OWL_COMP_DIV(uart6_clk, \"uart6_clk\", uart_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_UART6CLK, 16, 1),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN1, 18, 0),\n\t\t\tOWL_DIVIDER_HW(CMU_UART6CLK, 0, 8, CLK_DIVIDER_ROUND_CLOSEST, NULL),\n\t\t\tCLK_IGNORE_UNUSED);\n\nstatic OWL_COMP_FACTOR(vce_clk, \"vce_clk\", vce_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_VCECLK, 4, 2),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 26, 0),\n\t\t\tOWL_FACTOR_HW(CMU_VCECLK, 0, 3, 0, bisp_factor_table),\n\t\t\t0);\n\nstatic OWL_COMP_FACTOR(vde_clk, \"vde_clk\", hde_clk_mux_p,\n\t\t\tOWL_MUX_HW(CMU_VDECLK, 4, 2),\n\t\t\tOWL_GATE_HW(CMU_DEVCLKEN0, 25, 0),\n\t\t\tOWL_FACTOR_HW(CMU_VDECLK, 0, 3, 0, bisp_factor_table),\n\t\t\t0);\n\nstatic struct owl_clk_common *s900_clks[] = {\n\t&core_pll_clk.common,\n\t&dev_pll_clk.common,\n\t&ddr_pll_clk.common,\n\t&nand_pll_clk.common,\n\t&display_pll_clk.common,\n\t&assist_pll_clk.common,\n\t&audio_pll_clk.common,\n\t&edp_pll_clk.common,\n\t&cpu_clk.common,\n\t&dev_clk.common,\n\t&noc_clk_mux.common,\n\t&noc_clk_div.common,\n\t&ahb_clk.common,\n\t&apb_clk.common,\n\t&usb3_mac_clk.common,\n\t&rmii_ref_clk.common,\n\t&noc_clk.common,\n\t&de_clk1.common,\n\t&de_clk2.common,\n\t&de_clk3.common,\n\t&gpio_clk.common,\n\t&gpu_clk.common,\n\t&dmac_clk.common,\n\t&timer_clk.common,\n\t&dsi_clk.common,\n\t&ddr0_clk.common,\n\t&ddr1_clk.common,\n\t&usb3_480mpll0_clk.common,\n\t&usb3_480mphy0_clk.common,\n\t&usb3_5gphy_clk.common,\n\t&usb3_cce_clk.common,\n\t&edp24M_clk.common,\n\t&edp_link_clk.common,\n\t&usbh0_pllen_clk.common,\n\t&usbh0_phy_clk.common,\n\t&usbh0_cce_clk.common,\n\t&usbh1_pllen_clk.common,\n\t&usbh1_phy_clk.common,\n\t&usbh1_cce_clk.common,\n\t&i2c0_clk.common,\n\t&i2c1_clk.common,\n\t&i2c2_clk.common,\n\t&i2c3_clk.common,\n\t&i2c4_clk.common,\n\t&i2c5_clk.common,\n\t&spi0_clk.common,\n\t&spi1_clk.common,\n\t&spi2_clk.common,\n\t&spi3_clk.common,\n\t&bisp_clk.common,\n\t&csi0_clk.common,\n\t&csi1_clk.common,\n\t&de_clk.common,\n\t&dmm_clk.common,\n\t&edp_clk.common,\n\t&eth_mac_clk.common,\n\t&gpu_core_clk.common,\n\t&gpu_mem_clk.common,\n\t&gpu_sys_clk.common,\n\t&hde_clk.common,\n\t&hdmia_clk.common,\n\t&i2srx_clk.common,\n\t&i2stx_clk.common,\n\t&imx_clk.common,\n\t&lcd_clk.common,\n\t&nand0_clk.common,\n\t&nand1_clk.common,\n\t&pwm0_clk.common,\n\t&pwm1_clk.common,\n\t&pwm2_clk.common,\n\t&pwm3_clk.common,\n\t&pwm4_clk.common,\n\t&pwm5_clk.common,\n\t&sd0_clk.common,\n\t&sd1_clk.common,\n\t&sd2_clk.common,\n\t&sd3_clk.common,\n\t&sensor_clk.common,\n\t&speed_sensor_clk.common,\n\t&thermal_sensor_clk.common,\n\t&uart0_clk.common,\n\t&uart1_clk.common,\n\t&uart2_clk.common,\n\t&uart3_clk.common,\n\t&uart4_clk.common,\n\t&uart5_clk.common,\n\t&uart6_clk.common,\n\t&vce_clk.common,\n\t&vde_clk.common,\n};\n\nstatic struct clk_hw_onecell_data s900_hw_clks = {\n\t.hws\t= {\n\t\t[CLK_CORE_PLL]\t\t= &core_pll_clk.common.hw,\n\t\t[CLK_DEV_PLL]\t\t= &dev_pll_clk.common.hw,\n\t\t[CLK_DDR_PLL]\t\t= &ddr_pll_clk.common.hw,\n\t\t[CLK_NAND_PLL]\t\t= &nand_pll_clk.common.hw,\n\t\t[CLK_DISPLAY_PLL]\t= &display_pll_clk.common.hw,\n\t\t[CLK_ASSIST_PLL]\t= &assist_pll_clk.common.hw,\n\t\t[CLK_AUDIO_PLL]\t\t= &audio_pll_clk.common.hw,\n\t\t[CLK_EDP_PLL]\t\t= &edp_pll_clk.common.hw,\n\t\t[CLK_CPU]\t\t= &cpu_clk.common.hw,\n\t\t[CLK_DEV]\t\t= &dev_clk.common.hw,\n\t\t[CLK_NOC_MUX]\t\t= &noc_clk_mux.common.hw,\n\t\t[CLK_NOC_DIV]\t\t= &noc_clk_div.common.hw,\n\t\t[CLK_AHB]\t\t= &ahb_clk.common.hw,\n\t\t[CLK_APB]\t\t= &apb_clk.common.hw,\n\t\t[CLK_USB3_MAC]\t\t= &usb3_mac_clk.common.hw,\n\t\t[CLK_RMII_REF]\t\t= &rmii_ref_clk.common.hw,\n\t\t[CLK_NOC]\t\t= &noc_clk.common.hw,\n\t\t[CLK_DE1]\t\t= &de_clk1.common.hw,\n\t\t[CLK_DE2]\t\t= &de_clk2.common.hw,\n\t\t[CLK_DE3]\t\t= &de_clk3.common.hw,\n\t\t[CLK_GPIO]\t\t= &gpio_clk.common.hw,\n\t\t[CLK_GPU]\t\t= &gpu_clk.common.hw,\n\t\t[CLK_DMAC]\t\t= &dmac_clk.common.hw,\n\t\t[CLK_TIMER]\t\t= &timer_clk.common.hw,\n\t\t[CLK_DSI]\t\t= &dsi_clk.common.hw,\n\t\t[CLK_DDR0]\t\t= &ddr0_clk.common.hw,\n\t\t[CLK_DDR1]\t\t= &ddr1_clk.common.hw,\n\t\t[CLK_USB3_480MPLL0]\t= &usb3_480mpll0_clk.common.hw,\n\t\t[CLK_USB3_480MPHY0]\t= &usb3_480mphy0_clk.common.hw,\n\t\t[CLK_USB3_5GPHY]\t= &usb3_5gphy_clk.common.hw,\n\t\t[CLK_USB3_CCE]\t\t= &usb3_cce_clk.common.hw,\n\t\t[CLK_24M_EDP]\t\t= &edp24M_clk.common.hw,\n\t\t[CLK_EDP_LINK]\t\t= &edp_link_clk.common.hw,\n\t\t[CLK_USB2H0_PLLEN]\t= &usbh0_pllen_clk.common.hw,\n\t\t[CLK_USB2H0_PHY]\t= &usbh0_phy_clk.common.hw,\n\t\t[CLK_USB2H0_CCE]\t= &usbh0_cce_clk.common.hw,\n\t\t[CLK_USB2H1_PLLEN]\t= &usbh1_pllen_clk.common.hw,\n\t\t[CLK_USB2H1_PHY]\t= &usbh1_phy_clk.common.hw,\n\t\t[CLK_USB2H1_CCE]\t= &usbh1_cce_clk.common.hw,\n\t\t[CLK_I2C0]\t\t= &i2c0_clk.common.hw,\n\t\t[CLK_I2C1]\t\t= &i2c1_clk.common.hw,\n\t\t[CLK_I2C2]\t\t= &i2c2_clk.common.hw,\n\t\t[CLK_I2C3]\t\t= &i2c3_clk.common.hw,\n\t\t[CLK_I2C4]\t\t= &i2c4_clk.common.hw,\n\t\t[CLK_I2C5]\t\t= &i2c5_clk.common.hw,\n\t\t[CLK_SPI0]\t\t= &spi0_clk.common.hw,\n\t\t[CLK_SPI1]\t\t= &spi1_clk.common.hw,\n\t\t[CLK_SPI2]\t\t= &spi2_clk.common.hw,\n\t\t[CLK_SPI3]\t\t= &spi3_clk.common.hw,\n\t\t[CLK_BISP]\t\t= &bisp_clk.common.hw,\n\t\t[CLK_CSI0]\t\t= &csi0_clk.common.hw,\n\t\t[CLK_CSI1]\t\t= &csi1_clk.common.hw,\n\t\t[CLK_DE0]\t\t= &de_clk.common.hw,\n\t\t[CLK_DMM]\t\t= &dmm_clk.common.hw,\n\t\t[CLK_EDP]\t\t= &edp_clk.common.hw,\n\t\t[CLK_ETH_MAC]\t\t= &eth_mac_clk.common.hw,\n\t\t[CLK_GPU_CORE]\t\t= &gpu_core_clk.common.hw,\n\t\t[CLK_GPU_MEM]\t\t= &gpu_mem_clk.common.hw,\n\t\t[CLK_GPU_SYS]\t\t= &gpu_sys_clk.common.hw,\n\t\t[CLK_HDE]\t\t= &hde_clk.common.hw,\n\t\t[CLK_HDMI_AUDIO]\t= &hdmia_clk.common.hw,\n\t\t[CLK_I2SRX]\t\t= &i2srx_clk.common.hw,\n\t\t[CLK_I2STX]\t\t= &i2stx_clk.common.hw,\n\t\t[CLK_IMX]\t\t= &imx_clk.common.hw,\n\t\t[CLK_LCD]\t\t= &lcd_clk.common.hw,\n\t\t[CLK_NAND0]\t\t= &nand0_clk.common.hw,\n\t\t[CLK_NAND1]\t\t= &nand1_clk.common.hw,\n\t\t[CLK_PWM0]\t\t= &pwm0_clk.common.hw,\n\t\t[CLK_PWM1]\t\t= &pwm1_clk.common.hw,\n\t\t[CLK_PWM2]\t\t= &pwm2_clk.common.hw,\n\t\t[CLK_PWM3]\t\t= &pwm3_clk.common.hw,\n\t\t[CLK_PWM4]\t\t= &pwm4_clk.common.hw,\n\t\t[CLK_PWM5]\t\t= &pwm5_clk.common.hw,\n\t\t[CLK_SD0]\t\t= &sd0_clk.common.hw,\n\t\t[CLK_SD1]\t\t= &sd1_clk.common.hw,\n\t\t[CLK_SD2]\t\t= &sd2_clk.common.hw,\n\t\t[CLK_SD3]\t\t= &sd3_clk.common.hw,\n\t\t[CLK_SENSOR]\t\t= &sensor_clk.common.hw,\n\t\t[CLK_SPEED_SENSOR]\t= &speed_sensor_clk.common.hw,\n\t\t[CLK_THERMAL_SENSOR]\t= &thermal_sensor_clk.common.hw,\n\t\t[CLK_UART0]\t\t= &uart0_clk.common.hw,\n\t\t[CLK_UART1]\t\t= &uart1_clk.common.hw,\n\t\t[CLK_UART2]\t\t= &uart2_clk.common.hw,\n\t\t[CLK_UART3]\t\t= &uart3_clk.common.hw,\n\t\t[CLK_UART4]\t\t= &uart4_clk.common.hw,\n\t\t[CLK_UART5]\t\t= &uart5_clk.common.hw,\n\t\t[CLK_UART6]\t\t= &uart6_clk.common.hw,\n\t\t[CLK_VCE]\t\t= &vce_clk.common.hw,\n\t\t[CLK_VDE]\t\t= &vde_clk.common.hw,\n\t},\n\t.num\t= CLK_NR_CLKS,\n};\n\nstatic const struct owl_reset_map s900_resets[] = {\n\t[RESET_DMAC]\t\t= { CMU_DEVRST0, BIT(0) },\n\t[RESET_SRAMI]\t\t= { CMU_DEVRST0, BIT(1) },\n\t[RESET_DDR_CTL_PHY]\t= { CMU_DEVRST0, BIT(2) },\n\t[RESET_NANDC0]\t\t= { CMU_DEVRST0, BIT(3) },\n\t[RESET_SD0]\t\t= { CMU_DEVRST0, BIT(4) },\n\t[RESET_SD1]\t\t= { CMU_DEVRST0, BIT(5) },\n\t[RESET_PCM1]\t\t= { CMU_DEVRST0, BIT(6) },\n\t[RESET_DE]\t\t= { CMU_DEVRST0, BIT(7) },\n\t[RESET_LVDS]\t\t= { CMU_DEVRST0, BIT(8) },\n\t[RESET_SD2]\t\t= { CMU_DEVRST0, BIT(9) },\n\t[RESET_DSI]\t\t= { CMU_DEVRST0, BIT(10) },\n\t[RESET_CSI0]\t\t= { CMU_DEVRST0, BIT(11) },\n\t[RESET_BISP_AXI]\t= { CMU_DEVRST0, BIT(12) },\n\t[RESET_CSI1]\t\t= { CMU_DEVRST0, BIT(13) },\n\t[RESET_GPIO]\t\t= { CMU_DEVRST0, BIT(15) },\n\t[RESET_EDP]\t\t= { CMU_DEVRST0, BIT(16) },\n\t[RESET_AUDIO]\t\t= { CMU_DEVRST0, BIT(17) },\n\t[RESET_PCM0]\t\t= { CMU_DEVRST0, BIT(18) },\n\t[RESET_HDE]\t\t= { CMU_DEVRST0, BIT(21) },\n\t[RESET_GPU3D_PA]\t= { CMU_DEVRST0, BIT(22) },\n\t[RESET_IMX]\t\t= { CMU_DEVRST0, BIT(23) },\n\t[RESET_SE]\t\t= { CMU_DEVRST0, BIT(24) },\n\t[RESET_NANDC1]\t\t= { CMU_DEVRST0, BIT(25) },\n\t[RESET_SD3]\t\t= { CMU_DEVRST0, BIT(26) },\n\t[RESET_GIC]\t\t= { CMU_DEVRST0, BIT(27) },\n\t[RESET_GPU3D_PB]\t= { CMU_DEVRST0, BIT(28) },\n\t[RESET_DDR_CTL_PHY_AXI]\t= { CMU_DEVRST0, BIT(29) },\n\t[RESET_CMU_DDR]\t\t= { CMU_DEVRST0, BIT(30) },\n\t[RESET_DMM]\t\t= { CMU_DEVRST0, BIT(31) },\n\t[RESET_USB2HUB]\t\t= { CMU_DEVRST1, BIT(0) },\n\t[RESET_USB2HSIC]\t= { CMU_DEVRST1, BIT(1) },\n\t[RESET_HDMI]\t\t= { CMU_DEVRST1, BIT(2) },\n\t[RESET_HDCP2TX]\t\t= { CMU_DEVRST1, BIT(3) },\n\t[RESET_UART6]\t\t= { CMU_DEVRST1, BIT(4) },\n\t[RESET_UART0]\t\t= { CMU_DEVRST1, BIT(5) },\n\t[RESET_UART1]\t\t= { CMU_DEVRST1, BIT(6) },\n\t[RESET_UART2]\t\t= { CMU_DEVRST1, BIT(7) },\n\t[RESET_SPI0]\t\t= { CMU_DEVRST1, BIT(8) },\n\t[RESET_SPI1]\t\t= { CMU_DEVRST1, BIT(9) },\n\t[RESET_SPI2]\t\t= { CMU_DEVRST1, BIT(10) },\n\t[RESET_SPI3]\t\t= { CMU_DEVRST1, BIT(11) },\n\t[RESET_I2C0]\t\t= { CMU_DEVRST1, BIT(12) },\n\t[RESET_I2C1]\t\t= { CMU_DEVRST1, BIT(13) },\n\t[RESET_USB3]\t\t= { CMU_DEVRST1, BIT(14) },\n\t[RESET_UART3]\t\t= { CMU_DEVRST1, BIT(15) },\n\t[RESET_UART4]\t\t= { CMU_DEVRST1, BIT(16) },\n\t[RESET_UART5]\t\t= { CMU_DEVRST1, BIT(17) },\n\t[RESET_I2C2]\t\t= { CMU_DEVRST1, BIT(18) },\n\t[RESET_I2C3]\t\t= { CMU_DEVRST1, BIT(19) },\n\t[RESET_ETHERNET]\t= { CMU_DEVRST1, BIT(20) },\n\t[RESET_CHIPID]\t\t= { CMU_DEVRST1, BIT(21) },\n\t[RESET_I2C4]\t\t= { CMU_DEVRST1, BIT(22) },\n\t[RESET_I2C5]\t\t= { CMU_DEVRST1, BIT(23) },\n\t[RESET_CPU_SCNT]\t= { CMU_DEVRST1, BIT(30) }\n};\n\nstatic struct owl_clk_desc s900_clk_desc = {\n\t.clks\t    = s900_clks,\n\t.num_clks   = ARRAY_SIZE(s900_clks),\n\n\t.hw_clks    = &s900_hw_clks,\n\n\t.resets     = s900_resets,\n\t.num_resets = ARRAY_SIZE(s900_resets),\n};\n\nstatic int s900_clk_probe(struct platform_device *pdev)\n{\n\tstruct owl_clk_desc *desc;\n\tstruct owl_reset *reset;\n\tint ret;\n\n\tdesc = &s900_clk_desc;\n\towl_clk_regmap_init(pdev, desc);\n\n\t \n\treset = devm_kzalloc(&pdev->dev, sizeof(*reset), GFP_KERNEL);\n\tif (!reset)\n\t\treturn -ENOMEM;\n\n\treset->rcdev.of_node = pdev->dev.of_node;\n\treset->rcdev.ops = &owl_reset_ops;\n\treset->rcdev.nr_resets = desc->num_resets;\n\treset->reset_map = desc->resets;\n\treset->regmap = desc->regmap;\n\n\tret = devm_reset_controller_register(&pdev->dev, &reset->rcdev);\n\tif (ret)\n\t\tdev_err(&pdev->dev, \"Failed to register reset controller\\n\");\n\n\treturn owl_clk_probe(&pdev->dev, desc->hw_clks);\n}\n\nstatic const struct of_device_id s900_clk_of_match[] = {\n\t{ .compatible = \"actions,s900-cmu\", },\n\t{   }\n};\n\nstatic struct platform_driver s900_clk_driver = {\n\t.probe = s900_clk_probe,\n\t.driver = {\n\t\t.name = \"s900-cmu\",\n\t\t.of_match_table = s900_clk_of_match,\n\t},\n};\n\nstatic int __init s900_clk_init(void)\n{\n\treturn platform_driver_register(&s900_clk_driver);\n}\ncore_initcall(s900_clk_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}