// Seed: 2220752488
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    input supply1 id_2
);
  supply0 id_4;
  reg id_5;
  id_6(
      'b0, ~|!1, 1, id_2, 1
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_7 :
  assert property (@(posedge "" && 1 or 1'b0 or negedge id_4) id_4)
    if (1) id_1 <= id_5;
    else begin : LABEL_0
      `define pp_8 0
    end
endmodule
module module_2 (
    input tri0 id_0,
    output supply0 id_1,
    input wand id_2,
    output wire id_3,
    input tri0 id_4,
    input wor id_5,
    input tri1 id_6,
    input tri0 id_7,
    output supply1 id_8
);
  wire id_10, id_11, id_12;
  always $display(id_6, 1, id_5 ? id_0 : 1, 1 & (1'b0));
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_13;
  wire id_14;
endmodule
