
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000174                       # Number of seconds simulated
sim_ticks                                   173748500                       # Number of ticks simulated
final_tick                                  173748500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 178298                       # Simulator instruction rate (inst/s)
host_op_rate                                   181824                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               56629742                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652576                       # Number of bytes of host memory used
host_seconds                                     3.07                       # Real time elapsed on the host
sim_insts                                      547038                       # Number of instructions simulated
sim_ops                                        557859                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           32960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           10368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        30976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              74304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        32960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32960                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher          484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1161                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          189699479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           59672458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     178280676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             427652613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     189699479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        189699479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         189699479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          59672458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    178280676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            427652613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1161                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1161                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  74304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   74304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     173709500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1161                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    379.666667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.655626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   373.126894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           59     30.73%     30.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           47     24.48%     55.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20     10.42%     65.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      3.65%     69.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      3.12%     72.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      4.17%     76.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.08%     78.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.60%     81.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           36     18.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          192                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     13065024                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                34833774                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5805000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11253.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30003.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       427.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    427.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      962                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     149620.59                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1217160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   664125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7667400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             11188320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             35825355                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             71527500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              128089860                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            746.493345                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    118850250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       5720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      47083750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   204120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   111375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1060800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             11188320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             27636165                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             78692250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              118893030                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            693.021465                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    130765500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       5720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      35085750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                   44385                       # Number of BP lookups
system.cpu.branchPred.condPredicted             42350                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2310                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                39580                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   38897                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.274381                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     683                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.cpu.numCycles                           347498                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              14356                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         585772                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       44385                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              39580                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        289374                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    4673                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  382                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           109                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          547                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    161309                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   344                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             307104                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.953039                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.120373                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    28215      9.19%      9.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   115648     37.66%     46.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5585      1.82%     48.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   157656     51.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               307104                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.127727                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.685685                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    15665                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 15431                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    271884                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  2082                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2042                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  815                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   315                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 583839                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  8633                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2042                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    22772                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    2129                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5494                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    266846                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  7821                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 576250                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  2707                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    79                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      9                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     11                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   6798                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              741595                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               2844101                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           942072                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                22                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                721142                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    20453                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 91                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             88                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      4376                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               144105                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               17846                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               219                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              107                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     573374                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 216                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    569138                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1394                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           15731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        43021                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             41                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        307104                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.853242                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.245040                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               69355     22.58%     22.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               51454     16.75%     39.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               45545     14.83%     54.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              136409     44.42%     98.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                4338      1.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   3      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          307104                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    5273      6.14%      6.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1990      2.32%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      8.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  70712     82.33%     90.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7916      9.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                308704     54.24%     54.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               100439     17.65%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               142612     25.06%     96.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               17380      3.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 569138                       # Type of FU issued
system.cpu.iq.rate                           1.637817                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       85891                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.150914                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1532587                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            589309                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       562991                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  78                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 28                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 654979                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      50                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               67                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         5970                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          860                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           441                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2042                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     533                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    85                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              573604                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                144105                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                17846                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 88                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    84                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1150                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          922                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2072                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                564547                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                140080                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4591                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            14                       # number of nop insts executed
system.cpu.iew.exec_refs                       157302                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    40204                       # Number of branches executed
system.cpu.iew.exec_stores                      17222                       # Number of stores executed
system.cpu.iew.exec_rate                     1.624605                       # Inst execution rate
system.cpu.iew.wb_sent                         563122                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        563019                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    396315                       # num instructions producing a value
system.cpu.iew.wb_consumers                    535669                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.620208                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.739851                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           11002                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2016                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       304650                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.831147                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.425523                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       111430     36.58%     36.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        81076     26.61%     63.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        38195     12.54%     75.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        33049     10.85%     86.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2268      0.74%     87.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3417      1.12%     88.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         3258      1.07%     89.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          115      0.04%     89.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        31842     10.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       304650                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               547038                       # Number of instructions committed
system.cpu.commit.committedOps                 557859                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         155121                       # Number of memory references committed
system.cpu.commit.loads                        138135                       # Number of loads committed
system.cpu.commit.membars                         107                       # Number of memory barriers committed
system.cpu.commit.branches                      39693                       # Number of branches committed
system.cpu.commit.fp_insts                         28                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    518636                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  270                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           302362     54.20%     54.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          100373     17.99%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          138135     24.76%     96.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          16986      3.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            557859                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 31842                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       841486                       # The number of ROB reads
system.cpu.rob.rob_writes                     1140179                       # The number of ROB writes
system.cpu.timesIdled                             407                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           40394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      547038                       # Number of Instructions Simulated
system.cpu.committedOps                        557859                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.635236                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.635236                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.574219                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.574219                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   919247                       # number of integer regfile reads
system.cpu.int_regfile_writes                  500604                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        6                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2109592                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   225750                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  157326                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    106                       # number of misc regfile writes
system.cpu.dcache.tags.replacements                34                       # number of replacements
system.cpu.dcache.tags.tagsinuse           528.966856                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              152809                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               671                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            227.733234                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   528.966856                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.516569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.516569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          637                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          610                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.622070                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            314303                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           314303                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       139644                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          139644                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        13061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13061                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        152705                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           152705                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       152707                       # number of overall hits
system.cpu.dcache.overall_hits::total          152707                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          231                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           231                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         3774                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3774                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         4005                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4005                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         4005                       # number of overall misses
system.cpu.dcache.overall_misses::total          4005                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     13752980                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13752980                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     43639247                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     43639247                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       156000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       156000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     57392227                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     57392227                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     57392227                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     57392227                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       139875                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       139875                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        16835                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        16835                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       156710                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       156710                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       156712                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       156712                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001651                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001651                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.224176                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.224176                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.025557                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025557                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.025556                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025556                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59536.709957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59536.709957                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 11563.128511                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11563.128511                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        78000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        78000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14330.144070                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14330.144070                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 14330.144070                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14330.144070                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           49                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4721                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             441                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    10.705215                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu.dcache.writebacks::total                12                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           75                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         3261                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3261                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         3336                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3336                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         3336                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3336                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          156                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          156                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          513                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          513                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          669                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          669                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          669                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          669                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      9748014                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9748014                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      8122248                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8122248                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       152000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       152000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     17870262                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17870262                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     17870262                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17870262                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001115                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001115                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.030472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004269                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004269                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004269                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004269                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62487.269231                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62487.269231                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15832.842105                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15832.842105                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        76000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        76000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26711.901345                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26711.901345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26711.901345                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26711.901345                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               214                       # number of replacements
system.cpu.icache.tags.tagsinuse           308.147525                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              160573                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               594                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            270.324916                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   308.147525                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.601851                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.601851                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          291                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            323204                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           323204                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       160573                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          160573                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        160573                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           160573                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       160573                       # number of overall hits
system.cpu.icache.overall_hits::total          160573                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          732                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           732                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          732                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            732                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          732                       # number of overall misses
system.cpu.icache.overall_misses::total           732                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     43471237                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43471237                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     43471237                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43471237                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     43471237                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43471237                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       161305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161305                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       161305                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161305                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       161305                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161305                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004538                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004538                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004538                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004538                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004538                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004538                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 59386.935792                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59386.935792                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 59386.935792                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59386.935792                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 59386.935792                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59386.935792                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        14746                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               162                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    91.024691                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    31.500000                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          137                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          137                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          137                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          137                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          137                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          137                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          595                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          595                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          595                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          595                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          595                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          595                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     36682740                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36682740                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     36682740                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36682740                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     36682740                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36682740                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003689                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003689                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003689                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003689                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61651.663866                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61651.663866                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61651.663866                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61651.663866                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61651.663866                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61651.663866                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.prefetcher.num_hwpf_issued             3380                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                3388                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    7                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   260                       # number of prefetches not generated due to page crossing
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   519.514784                       # Cycle average of tags in use
system.l2.tags.total_refs                         139                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       658                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.211246                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        5.702864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        400.556020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         88.905647                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    24.350253                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.012224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.015854                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           632                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          543                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000793                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.019287                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     11395                       # Number of tag accesses
system.l2.tags.data_accesses                    11395                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                   80                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                   35                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     115                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               12                       # number of Writeback hits
system.l2.Writeback_hits::total                    12                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                455                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   455                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    80                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   490                       # number of demand (read+write) hits
system.l2.demand_hits::total                      570                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   80                       # number of overall hits
system.l2.overall_hits::cpu.data                  490                       # number of overall hits
system.l2.overall_hits::total                     570                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                515                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                123                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   638                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               58                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  58                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 515                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 181                       # number of demand (read+write) misses
system.l2.demand_misses::total                    696                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                515                       # number of overall misses
system.l2.overall_misses::cpu.data                181                       # number of overall misses
system.l2.overall_misses::total                   696                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     35861500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      9510000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        45371500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      4647750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4647750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      35861500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      14157750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         50019250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     35861500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     14157750                       # number of overall miss cycles
system.l2.overall_miss_latency::total        50019250                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              595                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              158                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 753                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           12                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                12                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            513                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               513                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               595                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               671                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1266                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              595                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              671                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1266                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.865546                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.778481                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.847278                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.113060                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.113060                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.865546                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.269747                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.549763                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.865546                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.269747                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.549763                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 69633.980583                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 77317.073171                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 71115.203762                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 80133.620690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80133.620690                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 69633.980583                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 78219.613260                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71866.738506                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 69633.980583                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 78219.613260                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71866.738506                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu.data              14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 14                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu.data             5                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                5                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::cpu.data               19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  19                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data              19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 19                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.inst           515                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              624                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher          521                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            521                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             53                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               677                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1198                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     31485000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      7685250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     39170250                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     28109447                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     28109447                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      3988500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3988500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     31485000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     11673750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     43158750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     31485000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     11673750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     28109447                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     71268197                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.865546                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.689873                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.828685                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.103314                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.103314                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.865546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.241431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.534755                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.865546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.241431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.946288                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 61135.922330                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 70506.880734                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 62772.836538                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 53952.873321                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 53952.873321                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75254.716981                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75254.716981                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 61135.922330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 72060.185185                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        63750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 61135.922330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 72060.185185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 53952.873321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 59489.313022                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1108                       # Transaction distribution
system.membus.trans_dist::ReadResp               1107                       # Transaction distribution
system.membus.trans_dist::ReadExReq                53                       # Transaction distribution
system.membus.trans_dist::ReadExResp               53                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2321                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        74240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   74240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              1161                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1161    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1161                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1596568                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6106507                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq                753                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               752                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               12                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              616                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              513                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             513                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2543                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        38016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        43712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  81728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             616                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             1894                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.325238                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.468587                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1278     67.48%     67.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    616     32.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1894                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             651000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            994000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1032736                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
