
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.091972                       # Number of seconds simulated
sim_ticks                                 91972366000                       # Number of ticks simulated
final_tick                                91972366000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1161253                       # Simulator instruction rate (inst/s)
host_op_rate                                  1912026                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2395243090                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660860                       # Number of bytes of host memory used
host_seconds                                    38.40                       # Real time elapsed on the host
sim_insts                                    44589700                       # Number of instructions simulated
sim_ops                                      73417828                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  91972366000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          987776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1010368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       721856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          721856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            15434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         11279                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11279                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             245639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           10739922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10985561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        245639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           245639                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7848618                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7848618                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7848618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            245639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          10739922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             18834179                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  91972366000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  91972366000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877736                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816528                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  91972366000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  91972366000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59916889                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     91972366000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        183944732                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44589700                       # Number of instructions committed
system.cpu.committedOps                      73417828                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72895904                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232449                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72895904                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691533                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63686398                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636604                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933077                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694261                       # number of memory refs
system.cpu.num_load_insts                    20877733                       # Number of load instructions
system.cpu.num_store_insts                    5816528                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  183944732                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574733                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45543763     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.44%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73417828                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  91972366000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.042840                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694264                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45440                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.461796                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.042840                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53433968                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53433968                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  91972366000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20838999                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20838999                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5802536                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5802536                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26641535                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26641535                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26641535                       # number of overall hits
system.cpu.dcache.overall_hits::total        26641535                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38737                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38737                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        13992                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13992                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        52729                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52729                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        52729                       # number of overall misses
system.cpu.dcache.overall_misses::total         52729                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4009238000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4009238000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1342467000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1342467000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   5351705000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5351705000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   5351705000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5351705000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694264                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694264                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694264                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694264                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002406                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002406                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001975                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001975                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001975                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 103498.928673                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 103498.928673                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 95945.325901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95945.325901                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 101494.528628                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 101494.528628                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 101494.528628                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 101494.528628                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43437                       # number of writebacks
system.cpu.dcache.writebacks::total             43437                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38737                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38737                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        13992                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13992                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        52729                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52729                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        52729                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52729                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3970501000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3970501000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1328475000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1328475000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   5298976000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5298976000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   5298976000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5298976000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001975                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001975                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001975                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001975                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 102498.928673                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 102498.928673                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 94945.325901                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94945.325901                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 100494.528628                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 100494.528628                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 100494.528628                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 100494.528628                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44928                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  91972366000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  91972366000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  91972366000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.271988                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59916889                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          169736.229462                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.271988                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545453                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545453                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119834131                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119834131                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  91972366000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59916536                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59916536                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59916536                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59916536                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59916536                       # number of overall hits
system.cpu.icache.overall_hits::total        59916536                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           353                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          353                       # number of overall misses
system.cpu.icache.overall_misses::total           353                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     62593000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62593000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     62593000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62593000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     62593000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62593000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59916889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59916889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59916889                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59916889                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59916889                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59916889                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 177317.280453                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 177317.280453                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 177317.280453                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 177317.280453                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 177317.280453                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 177317.280453                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          353                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          353                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     62240000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62240000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     62240000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62240000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     62240000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62240000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 176317.280453                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 176317.280453                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 176317.280453                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 176317.280453                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 176317.280453                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 176317.280453                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  91972366000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  91972366000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  91972366000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2019.313244                       # Cycle average of tags in use
system.l2.tags.total_refs                       98055                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24188                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.053870                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.421328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         10.984899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2006.907017                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.979935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985993                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1884                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    808628                       # Number of tag accesses
system.l2.tags.data_accesses                   808628                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  91972366000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43437                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43437                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              7289                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 7289                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                262                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   262                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21366                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21366                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21628                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21628                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21628                       # number of overall hits
system.l2.overall_hits::total                   21628                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6441                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6441                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              353                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17371                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23812                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24165                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                353                       # number of overall misses
system.l2.overall_misses::cpu.data              23812                       # number of overall misses
system.l2.overall_misses::total                 24165                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1228201500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1228201500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     61709000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61709000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   3688052000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3688052000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      61709000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    4916253500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4977962500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     61709000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   4916253500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4977962500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43437                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43437                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          7289                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7289                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45440                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45793                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45440                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45793                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.960913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.960913                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448434                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.524032                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527701                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.524032                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527701                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 190684.909176                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 190684.909176                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 174813.031161                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 174813.031161                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 212310.862932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 212310.862932                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 174813.031161                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 206461.175038                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 205998.861990                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 174813.031161                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 206461.175038                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 205998.861990                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21688                       # number of writebacks
system.l2.writebacks::total                     21688                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6441                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6441                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17371                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24165                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24165                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1163791500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1163791500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     58179000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58179000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   3514342000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3514342000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     58179000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   4678133500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4736312500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     58179000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   4678133500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4736312500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.960913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.960913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448434                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448434                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.524032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.527701                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.524032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.527701                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 180684.909176                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 180684.909176                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 164813.031161                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 164813.031161                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 202310.862932                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 202310.862932                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 164813.031161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 196461.175038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 195998.861990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 164813.031161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 196461.175038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 195998.861990                       # average overall mshr miss latency
system.l2.replacements                          22140                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  91972366000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  3935.990120                       # Cycle average of tags in use
system.l3.tags.total_refs                       45986                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     21223                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.166800                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      404.433870                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         17.971280                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       3513.584971                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.098739                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.004388                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.857809                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.960935                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         4029                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    113247                       # Number of tag accesses
system.l3.tags.data_accesses                   113247                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  91972366000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21688                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21688                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 36                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    36                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           8342                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              8342                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  8378                       # number of demand (read+write) hits
system.l3.demand_hits::total                     8378                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 8378                       # number of overall hits
system.l3.overall_hits::total                    8378                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6405                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6405                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          353                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         9029                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            9382                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               15434                       # number of demand (read+write) misses
system.l3.demand_misses::total                  15787                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                353                       # number of overall misses
system.l3.overall_misses::cpu.data              15434                       # number of overall misses
system.l3.overall_misses::total                 15787                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1092562500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1092562500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     54296000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   3235670000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   3289966000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      54296000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    4328232500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       4382528500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     54296000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   4328232500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      4382528500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21688                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21688                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6441                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6441                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          353                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17371                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17724                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23812                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24165                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23812                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24165                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.994411                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.994411                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.519774                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.529339                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.648161                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.653300                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.648161                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.653300                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 170579.625293                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 170579.625293                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 153813.031161                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 358364.159929                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 350667.874654                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 153813.031161                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 280434.916418                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 277603.629569                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 153813.031161                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 280434.916418                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 277603.629569                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                11279                       # number of writebacks
system.l3.writebacks::total                     11279                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           26                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            26                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6405                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6405                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          353                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         9029                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         9382                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          15434                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             15787                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         15434                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            15787                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1028512500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1028512500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     50766000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   3145380000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   3196146000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     50766000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   4173892500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   4224658500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     50766000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   4173892500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   4224658500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.994411                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.994411                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.519774                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.529339                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.648161                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.653300                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.648161                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.653300                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 160579.625293                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 160579.625293                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 143813.031161                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 348364.159929                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 340667.874654                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 143813.031161                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 270434.916418                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 267603.629569                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 143813.031161                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 270434.916418                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 267603.629569                       # average overall mshr miss latency
system.l3.replacements                          17127                       # number of replacements
system.membus.snoop_filter.tot_requests         28869                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        13082                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  91972366000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9382                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11279                       # Transaction distribution
system.membus.trans_dist::CleanEvict              112                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6405                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6405                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9382                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        42965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        42965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  42965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1732224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1732224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1732224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15787                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15787    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15787                       # Request fanout histogram
system.membus.reqLayer2.occupancy            73987000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           78937000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        98055                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        52262                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1017                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1017                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  91972366000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39090                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65125                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7705                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7289                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           7289                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6703                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           353                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38737                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       150386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                151137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5688128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5713600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           27902                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1388032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            80984                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012558                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.111357                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  79967     98.74%     98.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1017      1.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              80984                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           92509500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            529500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          71804500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        46012                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        21847                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           5762                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         5762                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  91972366000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17724                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        32967                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            6007                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6441                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6441                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17724                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        70177                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2934592                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           17127                       # Total snoops (count)
system.tol3bus.snoopTraffic                    721856                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            41292                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.139543                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.346516                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  35530     86.05%     86.05% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   5762     13.95%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              41292                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44694000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36247500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
