{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1650096825153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1650096825153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 16:13:45 2022 " "Processing started: Sat Apr 16 16:13:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1650096825153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1650096825153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LZ77_Encoder -c LZ77_Encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off LZ77_Encoder -c LZ77_Encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1650096825154 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1650096827020 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LZ77_Encoder.v(53) " "Verilog HDL information at LZ77_Encoder.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1650096827056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "offset OFFSET LZ77_Encoder.v(8) " "Verilog HDL Declaration information at LZ77_Encoder.v(8): object \"offset\" differs only in case from object \"OFFSET\" in the same scope" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1650096827056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH LZ77_Encoder.v(7) " "Verilog HDL Declaration information at LZ77_Encoder.v(7): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1650096827056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lz77_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file lz77_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 LZ77_Encoder " "Found entity 1: LZ77_Encoder" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1650096827058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1650096827058 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LZ77_Encoder " "Elaborating entity \"LZ77_Encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1650096827080 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "LZ77_Encoder.v(41) " "Verilog HDL or VHDL warning at the LZ77_Encoder.v(41): index expression is not wide enough to address all of the elements in the array" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 41 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1650096827174 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "LZ77_Encoder.v(43) " "Verilog HDL or VHDL warning at the LZ77_Encoder.v(43): index expression is not wide enough to address all of the elements in the array" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 43 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1650096827175 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LZ77_Encoder.v(92) " "Verilog HDL assignment warning at LZ77_Encoder.v(92): truncated value with size 32 to match size of target (12)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1650096827175 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZ77_Encoder.v(100) " "Verilog HDL assignment warning at LZ77_Encoder.v(100): truncated value with size 32 to match size of target (4)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1650096827175 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZ77_Encoder.v(111) " "Verilog HDL assignment warning at LZ77_Encoder.v(111): truncated value with size 32 to match size of target (4)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1650096827175 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LZ77_Encoder.v(124) " "Verilog HDL assignment warning at LZ77_Encoder.v(124): truncated value with size 32 to match size of target (5)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1650096827175 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZ77_Encoder.v(140) " "Verilog HDL assignment warning at LZ77_Encoder.v(140): truncated value with size 32 to match size of target (4)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1650096827175 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZ77_Encoder.v(142) " "Verilog HDL assignment warning at LZ77_Encoder.v(142): truncated value with size 32 to match size of target (4)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1650096827175 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZ77_Encoder.v(155) " "Verilog HDL assignment warning at LZ77_Encoder.v(155): truncated value with size 32 to match size of target (4)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1650096827175 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 LZ77_Encoder.v(199) " "Verilog HDL assignment warning at LZ77_Encoder.v(199): truncated value with size 4 to match size of target (3)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1650096827175 "|LZ77_Encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LZ77_Encoder.v(200) " "Verilog HDL assignment warning at LZ77_Encoder.v(200): truncated value with size 32 to match size of target (4)" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1650096827175 "|LZ77_Encoder"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 91 -1 0 } } { "LZ77_Encoder.v" "" { Text "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/LZ77_Encoder.v" 178 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1650096845013 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1650096845013 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1650096874514 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/output_files/LZ77_Encoder.map.smsg " "Generated suppressed messages file C:/Users/bob90/verilog/IC_design_Homework/HW3/gatelevel/encoder/output_files/LZ77_Encoder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1650096875027 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1650096876123 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1650096876123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20994 " "Implemented 20994 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1650096877643 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1650096877643 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20966 " "Implemented 20966 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1650096877643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1650096877643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1650096877697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 16:14:37 2022 " "Processing ended: Sat Apr 16 16:14:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1650096877697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1650096877697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1650096877697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1650096877697 ""}
