<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713462079706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713462079706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 23:11:19 2024 " "Processing started: Thu Apr 18 23:11:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713462079706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713462079706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JSoC -c TopLevel --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off JSoC -c TopLevel --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713462079706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1713462080427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "SoC/synthesis/SoC.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper " "Found entity 1: SoC_irq_mapper" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1 " "Found entity 1: SoC_mm_interconnect_1" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080950 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_mux_001 " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_mux_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462080975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462080975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_mux " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_demux_005 " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_demux_005" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_demux_002 " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_demux_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_mux_005 " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_mux_005" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_005.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_mux_002 " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_mux_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_mux " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_demux_001 " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_demux_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_demux " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_id_router_005.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_id_router_005.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_id_router_005_default_decode " "Found entity 1: SoC_mm_interconnect_1_id_router_005_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081071 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_id_router_005 " "Found entity 2: SoC_mm_interconnect_1_id_router_005" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_id_router_002.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_id_router_002.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_id_router_002_default_decode " "Found entity 1: SoC_mm_interconnect_1_id_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081077 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_id_router_002 " "Found entity 2: SoC_mm_interconnect_1_id_router_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_id_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_id_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_id_router_default_decode " "Found entity 1: SoC_mm_interconnect_1_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081084 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_id_router " "Found entity 2: SoC_mm_interconnect_1_id_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_addr_router_001.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_addr_router_001.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_addr_router_001_default_decode " "Found entity 1: SoC_mm_interconnect_1_addr_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081116 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_addr_router_001 " "Found entity 2: SoC_mm_interconnect_1_addr_router_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_addr_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_addr_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_addr_router_default_decode " "Found entity 1: SoC_mm_interconnect_1_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081123 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_addr_router " "Found entity 2: SoC_mm_interconnect_1_addr_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0 " "Found entity 1: SoC_mm_interconnect_0" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081399 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081411 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router " "Found entity 2: SoC_mm_interconnect_0_id_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081434 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1713462081434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_addr_router_default_decode " "Found entity 1: SoC_mm_interconnect_0_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081444 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_addr_router " "Found entity 2: SoC_mm_interconnect_0_addr_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_custom_instruction_master_multi_xconnect " "Found entity 1: SoC_cpu_custom_instruction_master_multi_xconnect" {  } { { "SoC/synthesis/submodules/SoC_cpu_custom_instruction_master_multi_xconnect.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "SoC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/crc_component.v 3 3 " "Found 3 design units, including 3 entities, in source file soc/synthesis/submodules/crc_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_Component " "Found entity 1: CRC_Component" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081464 ""} { "Info" "ISGN_ENTITY_NAME" "2 XOR_Shift_Block " "Found entity 2: XOR_Shift_Block" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081464 ""} { "Info" "ISGN_ENTITY_NAME" "3 XOR_Shift " "Found entity 3: XOR_Shift" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/crc_custom_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/crc_custom_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_Custom_Instruction " "Found entity 1: CRC_Custom_Instruction" {  } { { "SoC/synthesis/submodules/CRC_Custom_Instruction.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/CRC_Custom_Instruction.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_high_resolution_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_high_resolution_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_high_resolution_timer " "Found entity 1: SoC_high_resolution_timer" {  } { { "SoC/synthesis/submodules/SoC_high_resolution_timer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_high_resolution_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_sdram_input_efifo_module " "Found entity 1: SoC_sdram_input_efifo_module" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081483 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_sdram " "Found entity 2: SoC_sdram" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_register_bank_a_module " "Found entity 1: SoC_cpu_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_register_bank_b_module " "Found entity 2: SoC_cpu_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_nios2_oci_debug " "Found entity 3: SoC_cpu_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_ociram_sp_ram_module " "Found entity 4: SoC_cpu_ociram_sp_ram_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_nios2_ocimem " "Found entity 5: SoC_cpu_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_nios2_avalon_reg " "Found entity 6: SoC_cpu_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_nios2_oci_break " "Found entity 7: SoC_cpu_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_nios2_oci_xbrk " "Found entity 8: SoC_cpu_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_nios2_oci_dbrk " "Found entity 9: SoC_cpu_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_nios2_oci_itrace " "Found entity 10: SoC_cpu_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_nios2_oci_td_mode " "Found entity 11: SoC_cpu_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_nios2_oci_dtrace " "Found entity 12: SoC_cpu_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: SoC_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: SoC_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: SoC_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_nios2_oci_fifo " "Found entity 16: SoC_cpu_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_nios2_oci_pib " "Found entity 17: SoC_cpu_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_nios2_oci_im " "Found entity 18: SoC_cpu_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_nios2_performance_monitors " "Found entity 19: SoC_cpu_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_nios2_oci " "Found entity 20: SoC_cpu_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu " "Found entity 21: SoC_cpu" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_sysclk.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_tck " "Found entity 1: SoC_cpu_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_oci_test_bench " "Found entity 1: SoC_cpu_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_oci_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_test_bench " "Found entity 1: SoC_cpu_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_test_bench.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_led_out.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_led_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_led_out " "Found entity 1: SoC_led_out" {  } { { "SoC/synthesis/submodules/SoC_led_out.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_led_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_jtag_uart_sim_scfifo_w " "Found entity 1: SoC_jtag_uart_sim_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081548 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_jtag_uart_scfifo_w " "Found entity 2: SoC_jtag_uart_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081548 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_jtag_uart_sim_scfifo_r " "Found entity 3: SoC_jtag_uart_sim_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081548 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_jtag_uart_scfifo_r " "Found entity 4: SoC_jtag_uart_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081548 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_jtag_uart " "Found entity 5: SoC_jtag_uart" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_sysid " "Found entity 1: SoC_sysid" {  } { { "SoC/synthesis/submodules/SoC_sysid.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_timer " "Found entity 1: SoC_timer" {  } { { "SoC/synthesis/submodules/SoC_timer.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file soc/synthesis/submodules/soc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_pll_dffpipe_l2c " "Found entity 1: SoC_pll_dffpipe_l2c" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081575 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_pll_stdsync_sv6 " "Found entity 2: SoC_pll_stdsync_sv6" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081575 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_pll_altpll_bch2 " "Found entity 3: SoC_pll_altpll_bch2" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081575 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_pll " "Found entity 4: SoC_pll" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462081575 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1605) " "Verilog HDL or VHDL warning at SoC_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713462081598 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1607) " "Verilog HDL or VHDL warning at SoC_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713462081598 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1763) " "Verilog HDL or VHDL warning at SoC_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713462081602 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(2587) " "Verilog HDL or VHDL warning at SoC_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713462081604 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(316) " "Verilog HDL or VHDL warning at SoC_sdram.v(316): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713462081604 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(326) " "Verilog HDL or VHDL warning at SoC_sdram.v(326): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713462081604 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(336) " "Verilog HDL or VHDL warning at SoC_sdram.v(336): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713462081604 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(680) " "Verilog HDL or VHDL warning at SoC_sdram.v(680): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1713462081614 ""}
{ "Warning" "WSGN_SEARCH_FILE" "toplevel.bdf 1 1 " "Using design file toplevel.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462081757 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1713462081757 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1713462081763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC SoC:inst " "Elaborating entity \"SoC\" for hierarchy \"SoC:inst\"" {  } { { "toplevel.bdf" "inst" { Schematic "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/toplevel.bdf" { { 200 912 1424 552 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_pll SoC:inst\|SoC_pll:pll " "Elaborating entity \"SoC_pll\" for hierarchy \"SoC:inst\|SoC_pll:pll\"" {  } { { "SoC/synthesis/SoC.v" "pll" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_pll_stdsync_sv6 SoC:inst\|SoC_pll:pll\|SoC_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"SoC_pll_stdsync_sv6\" for hierarchy \"SoC:inst\|SoC_pll:pll\|SoC_pll_stdsync_sv6:stdsync2\"" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "stdsync2" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_pll_dffpipe_l2c SoC:inst\|SoC_pll:pll\|SoC_pll_stdsync_sv6:stdsync2\|SoC_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"SoC_pll_dffpipe_l2c\" for hierarchy \"SoC:inst\|SoC_pll:pll\|SoC_pll_stdsync_sv6:stdsync2\|SoC_pll_dffpipe_l2c:dffpipe3\"" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "dffpipe3" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_pll_altpll_bch2 SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_bch2:sd1 " "Elaborating entity \"SoC_pll_altpll_bch2\" for hierarchy \"SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_bch2:sd1\"" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "sd1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_timer SoC:inst\|SoC_timer:timer " "Elaborating entity \"SoC_timer\" for hierarchy \"SoC:inst\|SoC_timer:timer\"" {  } { { "SoC/synthesis/SoC.v" "timer" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\"" {  } { { "SoC/synthesis/SoC.v" "clock_crossing_bridge" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081899 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(192) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (3)" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713462081906 "|TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(194) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (3)" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713462081906 "|TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborated megafunction instantiation \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713462081958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Instantiated megafunction \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081959 ""}  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713462081959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462081979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_sysid SoC:inst\|SoC_sysid:sysid " "Elaborating entity \"SoC_sysid\" for hierarchy \"SoC:inst\|SoC_sysid:sysid\"" {  } { { "SoC/synthesis/SoC.v" "sysid" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart SoC:inst\|SoC_jtag_uart:jtag_uart " "Elaborating entity \"SoC_jtag_uart\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\"" {  } { { "SoC/synthesis/SoC.v" "jtag_uart" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_scfifo_w SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w " "Elaborating entity \"SoC_jtag_uart_scfifo_w\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "the_SoC_jtag_uart_scfifo_w" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "wfifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713462082128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082129 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713462082129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462082200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462082200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462082218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462082218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462082235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462082235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462082300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462082300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462082368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462082368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462082435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462082435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462082547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462082547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_scfifo_r SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r " "Elaborating entity \"SoC_jtag_uart_scfifo_r\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "the_SoC_jtag_uart_scfifo_r" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "SoC_jtag_uart_alt_jtag_atlantic" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713462082733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082733 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713462082733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_led_out SoC:inst\|SoC_led_out:led_out " "Elaborating entity \"SoC_led_out\" for hierarchy \"SoC:inst\|SoC_led_out:led_out\"" {  } { { "SoC/synthesis/SoC.v" "led_out" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu SoC:inst\|SoC_cpu:cpu " "Elaborating entity \"SoC_cpu\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\"" {  } { { "SoC/synthesis/SoC.v" "cpu" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_test_bench SoC:inst\|SoC_cpu:cpu\|SoC_cpu_test_bench:the_SoC_cpu_test_bench " "Elaborating entity \"SoC_cpu_test_bench\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_test_bench:the_SoC_cpu_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_register_bank_a_module SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a " "Elaborating entity \"SoC_cpu_register_bank_a_module\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_register_bank_a" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 4387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082802 ""}  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713462082802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6of1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6of1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6of1 " "Found entity 1: altsyncram_6of1" {  } { { "db/altsyncram_6of1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/altsyncram_6of1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462082870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462082870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6of1 SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6of1:auto_generated " "Elaborating entity \"altsyncram_6of1\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6of1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_register_bank_b_module SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b " "Elaborating entity \"SoC_cpu_register_bank_b_module\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_register_bank_b" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 4408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082915 ""}  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713462082915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7of1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7of1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7of1 " "Found entity 1: altsyncram_7of1" {  } { { "db/altsyncram_7of1.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/altsyncram_7of1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462082986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462082986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7of1 SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7of1:auto_generated " "Elaborating entity \"altsyncram_7of1\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7of1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462082986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci " "Elaborating entity \"SoC_cpu_nios2_oci\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 4900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_debug SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug " "Elaborating entity \"SoC_cpu_nios2_oci_debug\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_debug" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_ocimem SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem " "Elaborating entity \"SoC_cpu_nios2_ocimem\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_ocimem" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_ociram_sp_ram_module SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram " "Elaborating entity \"SoC_cpu_ociram_sp_ram_module\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_ociram_sp_ram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713462083050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083050 ""}  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713462083050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pu71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pu71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pu71 " "Found entity 1: altsyncram_pu71" {  } { { "db/altsyncram_pu71.tdf" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/db/altsyncram_pu71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713462083179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713462083179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pu71 SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_pu71:auto_generated " "Elaborating entity \"altsyncram_pu71\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_pu71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_avalon_reg SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_nios2_avalon_reg\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_avalon_reg" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_break SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break " "Elaborating entity \"SoC_cpu_nios2_oci_break\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_break" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_xbrk SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_nios2_oci_xbrk\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_xbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_dbrk SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_nios2_oci_dbrk\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_dbrk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_itrace SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_nios2_oci_itrace\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_itrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_dtrace SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_nios2_oci_dtrace\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_dtrace" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_td_mode SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace\|SoC_cpu_nios2_oci_td_mode:SoC_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_nios2_oci_td_mode\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace\|SoC_cpu_nios2_oci_td_mode:SoC_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_fifo SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_nios2_oci_fifo\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_compute_input_tm_cnt SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_compute_input_tm_cnt:the_SoC_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SoC_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_compute_input_tm_cnt:the_SoC_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_fifo_wrptr_inc SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SoC_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_fifo_cnt_inc SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifo_cnt_inc:the_SoC_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SoC_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifo_cnt_inc:the_SoC_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_oci_test_bench SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_oci_test_bench:the_SoC_cpu_oci_test_bench " "Elaborating entity \"SoC_cpu_oci_test_bench\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_oci_test_bench:the_SoC_cpu_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_oci_test_bench" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_pib SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_pib:the_SoC_cpu_nios2_oci_pib " "Elaborating entity \"SoC_cpu_nios2_oci_pib\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_pib:the_SoC_cpu_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_pib" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_im SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im " "Elaborating entity \"SoC_cpu_nios2_oci_im\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_im" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_jtag_debug_module_wrapper SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_jtag_debug_module_wrapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_jtag_debug_module_tck SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_jtag_debug_module_tck\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "the_SoC_cpu_jtag_debug_module_tck" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_jtag_debug_module_sysclk SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "the_SoC_cpu_jtag_debug_module_sysclk" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "SoC_cpu_jtag_debug_module_phy" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713462083329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Instantiated megafunction \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083329 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713462083329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083330 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_sdram SoC:inst\|SoC_sdram:sdram " "Elaborating entity \"SoC_sdram\" for hierarchy \"SoC:inst\|SoC_sdram:sdram\"" {  } { { "SoC/synthesis/SoC.v" "sdram" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_sdram_input_efifo_module SoC:inst\|SoC_sdram:sdram\|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module " "Elaborating entity \"SoC_sdram_input_efifo_module\" for hierarchy \"SoC:inst\|SoC_sdram:sdram\|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module\"" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "the_SoC_sdram_input_efifo_module" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_high_resolution_timer SoC:inst\|SoC_high_resolution_timer:high_resolution_timer " "Elaborating entity \"SoC_high_resolution_timer\" for hierarchy \"SoC:inst\|SoC_high_resolution_timer:high_resolution_timer\"" {  } { { "SoC/synthesis/SoC.v" "high_resolution_timer" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_Custom_Instruction SoC:inst\|CRC_Custom_Instruction:crc_0 " "Elaborating entity \"CRC_Custom_Instruction\" for hierarchy \"SoC:inst\|CRC_Custom_Instruction:crc_0\"" {  } { { "SoC/synthesis/SoC.v" "crc_0" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_Component SoC:inst\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring " "Elaborating entity \"CRC_Component\" for hierarchy \"SoC:inst\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring\"" {  } { { "SoC/synthesis/submodules/CRC_Custom_Instruction.v" "wrapper_wiring" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/CRC_Custom_Instruction.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083368 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(114) " "Verilog HDL assignment warning at CRC_Component.v(114): truncated value with size 34 to match size of target (32)" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713462083368 "|TopLevel|SoC:inst|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(163) " "Verilog HDL assignment warning at CRC_Component.v(163): truncated value with size 34 to match size of target (32)" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713462083368 "|TopLevel|SoC:inst|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(219) " "Verilog HDL assignment warning at CRC_Component.v(219): truncated value with size 34 to match size of target (32)" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713462083377 "|TopLevel|SoC:inst|CRC_Custom_Instruction:crc_0|CRC_Component:wrapper_wiring"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_Shift_Block SoC:inst\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0 " "Elaborating entity \"XOR_Shift_Block\" for hierarchy \"SoC:inst\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\"" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "cascade_block0" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_Shift SoC:inst\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\|XOR_Shift:bit_0 " "Elaborating entity \"XOR_Shift\" for hierarchy \"SoC:inst\|CRC_Custom_Instruction:crc_0\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\|XOR_Shift:bit_0\"" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "bit_0" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator SoC:inst\|altera_customins_master_translator:cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"SoC:inst\|altera_customins_master_translator:cpu_custom_instruction_master_translator\"" {  } { { "SoC/synthesis/SoC.v" "cpu_custom_instruction_master_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083522 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "SoC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1713462083525 "|TopLevel|SoC:inst|altera_customins_master_translator:cpu_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_custom_instruction_master_multi_xconnect SoC:inst\|SoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect " "Elaborating entity \"SoC_cpu_custom_instruction_master_multi_xconnect\" for hierarchy \"SoC:inst\|SoC_cpu_custom_instruction_master_multi_xconnect:cpu_custom_instruction_master_multi_xconnect\"" {  } { { "SoC/synthesis/SoC.v" "cpu_custom_instruction_master_multi_xconnect" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator SoC:inst\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"SoC:inst\|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0\"" {  } { { "SoC/synthesis/SoC.v" "cpu_custom_instruction_master_multi_slave_translator0" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713462083535 "|TopLevel|SoC:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713462083535 "|TopLevel|SoC:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713462083536 "|TopLevel|SoC:inst|altera_customins_slave_translator:cpu_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0 SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SoC_mm_interconnect_0\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SoC/synthesis/SoC.v" "mm_interconnect_0" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:clock_crossing_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:clock_crossing_bridge_m0_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "clock_crossing_bridge_m0_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "timer_s1_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "timer_s1_translator_avalon_universal_slave_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"SoC_mm_interconnect_0_addr_router\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "addr_router" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_default_decode SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router " "Elaborating entity \"SoC_mm_interconnect_0_id_router\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_default_decode SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "limiter" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_demux SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_demux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_mux SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_mux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_demux SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_demux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_mux SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_mux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"SoC_mm_interconnect_1\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\"" {  } { { "SoC/synthesis/SoC.v" "mm_interconnect_1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462083803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_instruction_master_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_data_master_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_jtag_debug_module_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "sdram_s1_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_out_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_out_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "led_out_s1_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:clock_crossing_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:clock_crossing_bridge_s0_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "clock_crossing_bridge_s0_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "pll_pll_slave_translator" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_addr_router SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router:addr_router " "Elaborating entity \"SoC_mm_interconnect_1_addr_router\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router:addr_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "addr_router" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_addr_router_default_decode SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router:addr_router\|SoC_mm_interconnect_1_addr_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_addr_router_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router:addr_router\|SoC_mm_interconnect_1_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_addr_router_001 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router_001:addr_router_001 " "Elaborating entity \"SoC_mm_interconnect_1_addr_router_001\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router_001:addr_router_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "addr_router_001" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_addr_router_001_default_decode SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router_001:addr_router_001\|SoC_mm_interconnect_1_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_addr_router_001_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router_001:addr_router_001\|SoC_mm_interconnect_1_addr_router_001_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router:id_router " "Elaborating entity \"SoC_mm_interconnect_1_id_router\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router:id_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "id_router" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_default_decode SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router:id_router\|SoC_mm_interconnect_1_id_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_id_router_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router:id_router\|SoC_mm_interconnect_1_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_002 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_002:id_router_002 " "Elaborating entity \"SoC_mm_interconnect_1_id_router_002\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_002:id_router_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "id_router_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_002_default_decode SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_002:id_router_002\|SoC_mm_interconnect_1_id_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_id_router_002_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_002:id_router_002\|SoC_mm_interconnect_1_id_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_005 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_005:id_router_005 " "Elaborating entity \"SoC_mm_interconnect_1_id_router_005\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_005:id_router_005\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "id_router_005" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_005_default_decode SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_005:id_router_005\|SoC_mm_interconnect_1_id_router_005_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_id_router_005_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_005:id_router_005\|SoC_mm_interconnect_1_id_router_005_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_demux SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_demux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_demux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_demux_001 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_demux_001\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_demux_001" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_mux SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_mux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_mux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_mux_002 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_mux_002\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_mux_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_mux_005 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux_005:cmd_xbar_mux_005 " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_mux_005\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux_005:cmd_xbar_mux_005\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_mux_005" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_demux_002 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_demux_002\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_demux_002" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_demux_005 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_demux_005\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_demux_005" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_mux SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_mux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_mux" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_mux_001 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_mux_001\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_mux_001" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv" "arb" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "crosser" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper SoC:inst\|SoC_irq_mapper:irq_mapper " "Elaborating entity \"SoC_irq_mapper\" for hierarchy \"SoC:inst\|SoC_irq_mapper:irq_mapper\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser SoC:inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "SoC/synthesis/SoC.v" "irq_synchronizer" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713462084733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084733 ""}  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713462084733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "f:/altera/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084738 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst\|altera_reset_controller:rst_controller\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst\|altera_reset_controller:rst_controller_003\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller_003" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst\|altera_reset_controller:rst_controller_004 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst\|altera_reset_controller:rst_controller_004\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller_004" { Text "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/SoC/synthesis/SoC.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713462084773 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1713462089130 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/output_files/TopLevel.map.smsg " "Generated suppressed messages file E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab02/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1713462089585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713462089720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 23:11:29 2024 " "Processing ended: Thu Apr 18 23:11:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713462089720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713462089720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713462089720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713462089720 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712071340797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712071340797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 20:52:20 2024 " "Processing started: Tue Apr 02 20:52:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712071340797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712071340797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JSoC -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off JSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712071340797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1712071341310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "SoC/synthesis/SoC.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_irq_mapper " "Found entity 1: SoC_irq_mapper" {  } { { "SoC/synthesis/submodules/SoC_irq_mapper.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1 " "Found entity 1: SoC_mm_interconnect_1" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341818 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_mux_001 " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_mux_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_mux " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_demux_005 " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_demux_005" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_005.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_rsp_xbar_demux_002 " "Found entity 1: SoC_mm_interconnect_1_rsp_xbar_demux_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_002.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_mux_005 " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_mux_005" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_005.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_005.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_mux_002 " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_mux_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_002.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_mux " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_demux_001 " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_demux_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux_001.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_cmd_xbar_demux " "Found entity 1: SoC_mm_interconnect_1_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_id_router_005.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712071341889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_id_router_005.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712071341898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_id_router_005_default_decode " "Found entity 1: SoC_mm_interconnect_1_id_router_005_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341898 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_id_router_005 " "Found entity 2: SoC_mm_interconnect_1_id_router_005" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341898 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_id_router_002.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712071341901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_id_router_002.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712071341901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_id_router_002_default_decode " "Found entity 1: SoC_mm_interconnect_1_id_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341902 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_id_router_002 " "Found entity 2: SoC_mm_interconnect_1_id_router_002" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_id_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712071341905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_id_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712071341905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_id_router_default_decode " "Found entity 1: SoC_mm_interconnect_1_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341906 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_id_router " "Found entity 2: SoC_mm_interconnect_1_id_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_addr_router_001.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712071341919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_addr_router_001.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712071341920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_addr_router_001_default_decode " "Found entity 1: SoC_mm_interconnect_1_addr_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341921 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_addr_router_001 " "Found entity 2: SoC_mm_interconnect_1_addr_router_001" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_1_addr_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712071341924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_1_addr_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712071341925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_1_addr_router_default_decode " "Found entity 1: SoC_mm_interconnect_1_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341925 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_1_addr_router " "Found entity 2: SoC_mm_interconnect_1_addr_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071341996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071341996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0 " "Found entity 1: SoC_mm_interconnect_0" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: SoC_mm_interconnect_0_rsp_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: SoC_mm_interconnect_0_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342056 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712071342070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712071342070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_id_router_default_decode " "Found entity 1: SoC_mm_interconnect_0_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342071 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_id_router " "Found entity 2: SoC_mm_interconnect_0_id_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SoC_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712071342085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SoC_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at SoC_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1712071342085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_mm_interconnect_0_addr_router_default_decode " "Found entity 1: SoC_mm_interconnect_0_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342086 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_mm_interconnect_0_addr_router " "Found entity 2: SoC_mm_interconnect_0_addr_router" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_custom_instruction_master_comb_xconnect " "Found entity 1: SoC_cpu_custom_instruction_master_comb_xconnect" {  } { { "SoC/synthesis/submodules/SoC_cpu_custom_instruction_master_comb_xconnect.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "SoC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_high_resolution_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_high_resolution_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_high_resolution_timer " "Found entity 1: SoC_high_resolution_timer" {  } { { "SoC/synthesis/submodules/SoC_high_resolution_timer.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_high_resolution_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/crc_component.v 3 3 " "Found 3 design units, including 3 entities, in source file soc/synthesis/submodules/crc_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_Component " "Found entity 1: CRC_Component" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342109 ""} { "Info" "ISGN_ENTITY_NAME" "2 XOR_Shift_Block " "Found entity 2: XOR_Shift_Block" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342109 ""} { "Info" "ISGN_ENTITY_NAME" "3 XOR_Shift " "Found entity 3: XOR_Shift" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/crc_custom_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/crc_custom_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRC_Custom_Instruction " "Found entity 1: CRC_Custom_Instruction" {  } { { "SoC/synthesis/submodules/CRC_Custom_Instruction.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/CRC_Custom_Instruction.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_sdram_input_efifo_module " "Found entity 1: SoC_sdram_input_efifo_module" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342115 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_sdram " "Found entity 2: SoC_sdram" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_register_bank_a_module " "Found entity 1: SoC_cpu_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_cpu_register_bank_b_module " "Found entity 2: SoC_cpu_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_cpu_nios2_oci_debug " "Found entity 3: SoC_cpu_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_cpu_ociram_sp_ram_module " "Found entity 4: SoC_cpu_ociram_sp_ram_module" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_cpu_nios2_ocimem " "Found entity 5: SoC_cpu_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""} { "Info" "ISGN_ENTITY_NAME" "6 SoC_cpu_nios2_avalon_reg " "Found entity 6: SoC_cpu_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""} { "Info" "ISGN_ENTITY_NAME" "7 SoC_cpu_nios2_oci_break " "Found entity 7: SoC_cpu_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""} { "Info" "ISGN_ENTITY_NAME" "8 SoC_cpu_nios2_oci_xbrk " "Found entity 8: SoC_cpu_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""} { "Info" "ISGN_ENTITY_NAME" "9 SoC_cpu_nios2_oci_dbrk " "Found entity 9: SoC_cpu_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""} { "Info" "ISGN_ENTITY_NAME" "10 SoC_cpu_nios2_oci_itrace " "Found entity 10: SoC_cpu_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""} { "Info" "ISGN_ENTITY_NAME" "11 SoC_cpu_nios2_oci_td_mode " "Found entity 11: SoC_cpu_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""} { "Info" "ISGN_ENTITY_NAME" "12 SoC_cpu_nios2_oci_dtrace " "Found entity 12: SoC_cpu_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""} { "Info" "ISGN_ENTITY_NAME" "13 SoC_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: SoC_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""} { "Info" "ISGN_ENTITY_NAME" "14 SoC_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: SoC_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""} { "Info" "ISGN_ENTITY_NAME" "15 SoC_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: SoC_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""} { "Info" "ISGN_ENTITY_NAME" "16 SoC_cpu_nios2_oci_fifo " "Found entity 16: SoC_cpu_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""} { "Info" "ISGN_ENTITY_NAME" "17 SoC_cpu_nios2_oci_pib " "Found entity 17: SoC_cpu_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""} { "Info" "ISGN_ENTITY_NAME" "18 SoC_cpu_nios2_oci_im " "Found entity 18: SoC_cpu_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""} { "Info" "ISGN_ENTITY_NAME" "19 SoC_cpu_nios2_performance_monitors " "Found entity 19: SoC_cpu_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""} { "Info" "ISGN_ENTITY_NAME" "20 SoC_cpu_nios2_oci " "Found entity 20: SoC_cpu_nios2_oci" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""} { "Info" "ISGN_ENTITY_NAME" "21 SoC_cpu " "Found entity 21: SoC_cpu" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_sysclk " "Found entity 1: SoC_cpu_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_sysclk.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_tck " "Found entity 1: SoC_cpu_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_jtag_debug_module_wrapper " "Found entity 1: SoC_cpu_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_oci_test_bench " "Found entity 1: SoC_cpu_oci_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_oci_test_bench.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_cpu_test_bench " "Found entity 1: SoC_cpu_test_bench" {  } { { "SoC/synthesis/submodules/SoC_cpu_test_bench.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_led_out.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_led_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_led_out " "Found entity 1: SoC_led_out" {  } { { "SoC/synthesis/submodules/SoC_led_out.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_led_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_jtag_uart_sim_scfifo_w " "Found entity 1: SoC_jtag_uart_sim_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342146 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_jtag_uart_scfifo_w " "Found entity 2: SoC_jtag_uart_scfifo_w" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342146 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_jtag_uart_sim_scfifo_r " "Found entity 3: SoC_jtag_uart_sim_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342146 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_jtag_uart_scfifo_r " "Found entity 4: SoC_jtag_uart_scfifo_r" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342146 ""} { "Info" "ISGN_ENTITY_NAME" "5 SoC_jtag_uart " "Found entity 5: SoC_jtag_uart" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_sysid " "Found entity 1: SoC_sysid" {  } { { "SoC/synthesis/submodules/SoC_sysid.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_timer " "Found entity 1: SoC_timer" {  } { { "SoC/synthesis/submodules/SoC_timer.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file soc/synthesis/submodules/soc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SoC_pll_dffpipe_l2c " "Found entity 1: SoC_pll_dffpipe_l2c" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342162 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoC_pll_stdsync_sv6 " "Found entity 2: SoC_pll_stdsync_sv6" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342162 ""} { "Info" "ISGN_ENTITY_NAME" "3 SoC_pll_altpll_b6h2 " "Found entity 3: SoC_pll_altpll_b6h2" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342162 ""} { "Info" "ISGN_ENTITY_NAME" "4 SoC_pll " "Found entity 4: SoC_pll" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071342162 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1605) " "Verilog HDL or VHDL warning at SoC_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712071342177 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1607) " "Verilog HDL or VHDL warning at SoC_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712071342177 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(1763) " "Verilog HDL or VHDL warning at SoC_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712071342178 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_cpu.v(2587) " "Verilog HDL or VHDL warning at SoC_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712071342182 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(316) " "Verilog HDL or VHDL warning at SoC_sdram.v(316): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712071342185 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(326) " "Verilog HDL or VHDL warning at SoC_sdram.v(326): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712071342185 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(336) " "Verilog HDL or VHDL warning at SoC_sdram.v(336): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712071342186 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SoC_sdram.v(680) " "Verilog HDL or VHDL warning at SoC_sdram.v(680): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1712071342187 ""}
{ "Warning" "WSGN_SEARCH_FILE" "toplevel.bdf 1 1 " "Using design file toplevel.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071342297 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1712071342297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1712071342301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC SoC:inst " "Elaborating entity \"SoC\" for hierarchy \"SoC:inst\"" {  } { { "toplevel.bdf" "inst" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 200 912 1424 552 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071342308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_pll SoC:inst\|SoC_pll:pll " "Elaborating entity \"SoC_pll\" for hierarchy \"SoC:inst\|SoC_pll:pll\"" {  } { { "SoC/synthesis/SoC.v" "pll" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071342635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_pll_stdsync_sv6 SoC:inst\|SoC_pll:pll\|SoC_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"SoC_pll_stdsync_sv6\" for hierarchy \"SoC:inst\|SoC_pll:pll\|SoC_pll_stdsync_sv6:stdsync2\"" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "stdsync2" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071342667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_pll_dffpipe_l2c SoC:inst\|SoC_pll:pll\|SoC_pll_stdsync_sv6:stdsync2\|SoC_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"SoC_pll_dffpipe_l2c\" for hierarchy \"SoC:inst\|SoC_pll:pll\|SoC_pll_stdsync_sv6:stdsync2\|SoC_pll_dffpipe_l2c:dffpipe3\"" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "dffpipe3" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071342675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_pll_altpll_b6h2 SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_b6h2:sd1 " "Elaborating entity \"SoC_pll_altpll_b6h2\" for hierarchy \"SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_b6h2:sd1\"" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "sd1" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071342681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_timer SoC:inst\|SoC_timer:timer " "Elaborating entity \"SoC_timer\" for hierarchy \"SoC:inst\|SoC_timer:timer\"" {  } { { "SoC/synthesis/SoC.v" "timer" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071342981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\"" {  } { { "SoC/synthesis/SoC.v" "clock_crossing_bridge" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(192) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (3)" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712071343017 "|TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(194) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (3)" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712071343017 "|TopLevel|SoC:inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborated megafunction instantiation \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712071343128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Instantiated megafunction \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343129 ""}  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712071343129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_sysid SoC:inst\|SoC_sysid:sysid " "Elaborating entity \"SoC_sysid\" for hierarchy \"SoC:inst\|SoC_sysid:sysid\"" {  } { { "SoC/synthesis/SoC.v" "sysid" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart SoC:inst\|SoC_jtag_uart:jtag_uart " "Elaborating entity \"SoC_jtag_uart\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\"" {  } { { "SoC/synthesis/SoC.v" "jtag_uart" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_scfifo_w SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w " "Elaborating entity \"SoC_jtag_uart_scfifo_w\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "the_SoC_jtag_uart_scfifo_w" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "wfifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712071343735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343736 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712071343736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_dv21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_dv21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_dv21 " "Found entity 1: scfifo_dv21" {  } { { "db/scfifo_dv21.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/scfifo_dv21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071343900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071343900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_dv21 SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated " "Elaborating entity \"scfifo_dv21\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k531 " "Found entity 1: a_dpfifo_k531" {  } { { "db/a_dpfifo_k531.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/a_dpfifo_k531.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071343982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071343982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k531 SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo " "Elaborating entity \"a_dpfifo_k531\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\"" {  } { { "db/scfifo_dv21.tdf" "dpfifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/scfifo_dv21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071343984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071344035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071344035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_k531.tdf" "fifo_state" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/a_dpfifo_k531.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071344036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071344187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071344187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071344188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_hp21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_hp21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_hp21 " "Found entity 1: dpram_hp21" {  } { { "db/dpram_hp21.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/dpram_hp21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071344331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071344331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_hp21 SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|dpram_hp21:FIFOram " "Elaborating entity \"dpram_hp21\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|dpram_hp21:FIFOram\"" {  } { { "db/a_dpfifo_k531.tdf" "FIFOram" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/a_dpfifo_k531.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071344332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l5m1 " "Found entity 1: altsyncram_l5m1" {  } { { "db/altsyncram_l5m1.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/altsyncram_l5m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071344423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071344423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l5m1 SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|dpram_hp21:FIFOram\|altsyncram_l5m1:altsyncram1 " "Elaborating entity \"altsyncram_l5m1\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|dpram_hp21:FIFOram\|altsyncram_l5m1:altsyncram1\"" {  } { { "db/dpram_hp21.tdf" "altsyncram1" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/dpram_hp21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071344425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/cntr_rrb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071344584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071344584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|cntr_rrb:rd_ptr_count " "Elaborating entity \"cntr_rrb\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_w:the_SoC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_dv21:auto_generated\|a_dpfifo_k531:dpfifo\|cntr_rrb:rd_ptr_count\"" {  } { { "db/a_dpfifo_k531.tdf" "rd_ptr_count" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/a_dpfifo_k531.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071344585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_jtag_uart_scfifo_r SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r " "Elaborating entity \"SoC_jtag_uart_scfifo_r\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|SoC_jtag_uart_scfifo_r:the_SoC_jtag_uart_scfifo_r\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "the_SoC_jtag_uart_scfifo_r" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071344597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "SoC_jtag_uart_alt_jtag_atlantic" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071344733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712071344749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"SoC:inst\|SoC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SoC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071344749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071344749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071344749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071344749 ""}  } { { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712071344749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_led_out SoC:inst\|SoC_led_out:led_out " "Elaborating entity \"SoC_led_out\" for hierarchy \"SoC:inst\|SoC_led_out:led_out\"" {  } { { "SoC/synthesis/SoC.v" "led_out" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071344772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu SoC:inst\|SoC_cpu:cpu " "Elaborating entity \"SoC_cpu\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\"" {  } { { "SoC/synthesis/SoC.v" "cpu" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071344781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_test_bench SoC:inst\|SoC_cpu:cpu\|SoC_cpu_test_bench:the_SoC_cpu_test_bench " "Elaborating entity \"SoC_cpu_test_bench\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_test_bench:the_SoC_cpu_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_test_bench" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071344891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_register_bank_a_module SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a " "Elaborating entity \"SoC_cpu_register_bank_a_module\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_register_bank_a" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 4380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071344915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712071345023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"SoC_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345023 ""}  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712071345023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sf1 " "Found entity 1: altsyncram_0sf1" {  } { { "db/altsyncram_0sf1.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/altsyncram_0sf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071345102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071345102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sf1 SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0sf1:auto_generated " "Elaborating entity \"altsyncram_0sf1\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_a_module:SoC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0sf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_register_bank_b_module SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b " "Elaborating entity \"SoC_cpu_register_bank_b_module\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_register_bank_b" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 4401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712071345265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"SoC_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345265 ""}  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712071345265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sf1 " "Found entity 1: altsyncram_1sf1" {  } { { "db/altsyncram_1sf1.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/altsyncram_1sf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071345330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071345330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sf1 SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1sf1:auto_generated " "Elaborating entity \"altsyncram_1sf1\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_register_bank_b_module:SoC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1sf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci " "Elaborating entity \"SoC_cpu_nios2_oci\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 4870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_debug SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug " "Elaborating entity \"SoC_cpu_nios2_oci_debug\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_debug" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_ocimem SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem " "Elaborating entity \"SoC_cpu_nios2_ocimem\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_ocimem" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_ociram_sp_ram_module SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram " "Elaborating entity \"SoC_cpu_ociram_sp_ram_module\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_ociram_sp_ram" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_altsyncram" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712071345529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SoC_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"SoC_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345529 ""}  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712071345529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j281.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j281.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j281 " "Found entity 1: altsyncram_j281" {  } { { "db/altsyncram_j281.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/altsyncram_j281.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071345603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071345603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j281 SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j281:auto_generated " "Elaborating entity \"altsyncram_j281\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_ocimem:the_SoC_cpu_nios2_ocimem\|SoC_cpu_ociram_sp_ram_module:SoC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j281:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_avalon_reg SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg " "Elaborating entity \"SoC_cpu_nios2_avalon_reg\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_avalon_reg:the_SoC_cpu_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_avalon_reg" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_break SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break " "Elaborating entity \"SoC_cpu_nios2_oci_break\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_break:the_SoC_cpu_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_break" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_xbrk SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk " "Elaborating entity \"SoC_cpu_nios2_oci_xbrk\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_xbrk:the_SoC_cpu_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_xbrk" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_dbrk SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk " "Elaborating entity \"SoC_cpu_nios2_oci_dbrk\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dbrk:the_SoC_cpu_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_dbrk" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_itrace SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace " "Elaborating entity \"SoC_cpu_nios2_oci_itrace\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_itrace:the_SoC_cpu_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_itrace" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_dtrace SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace " "Elaborating entity \"SoC_cpu_nios2_oci_dtrace\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_dtrace" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_td_mode SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace\|SoC_cpu_nios2_oci_td_mode:SoC_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SoC_cpu_nios2_oci_td_mode\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_dtrace:the_SoC_cpu_nios2_oci_dtrace\|SoC_cpu_nios2_oci_td_mode:SoC_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "SoC_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_fifo SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo " "Elaborating entity \"SoC_cpu_nios2_oci_fifo\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_fifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_compute_input_tm_cnt SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_compute_input_tm_cnt:the_SoC_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SoC_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_compute_input_tm_cnt:the_SoC_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_fifo_wrptr_inc SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SoC_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifo_wrptr_inc:the_SoC_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_fifo_cnt_inc SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifo_cnt_inc:the_SoC_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SoC_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_nios2_oci_fifo_cnt_inc:the_SoC_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_oci_test_bench SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_oci_test_bench:the_SoC_cpu_oci_test_bench " "Elaborating entity \"SoC_cpu_oci_test_bench\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_fifo:the_SoC_cpu_nios2_oci_fifo\|SoC_cpu_oci_test_bench:the_SoC_cpu_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_oci_test_bench" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345868 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "SoC_cpu_oci_test_bench " "Entity \"SoC_cpu_oci_test_bench\" contains only dangling pins" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_oci_test_bench" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1712071345890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_pib SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_pib:the_SoC_cpu_nios2_oci_pib " "Elaborating entity \"SoC_cpu_nios2_oci_pib\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_pib:the_SoC_cpu_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_pib" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_nios2_oci_im SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im " "Elaborating entity \"SoC_cpu_nios2_oci_im\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_im:the_SoC_cpu_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_nios2_oci_im" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_jtag_debug_module_wrapper SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper " "Elaborating entity \"SoC_cpu_jtag_debug_module_wrapper\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "the_SoC_cpu_jtag_debug_module_wrapper" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071345916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_jtag_debug_module_tck SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck " "Elaborating entity \"SoC_cpu_jtag_debug_module_tck\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_tck:the_SoC_cpu_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "the_SoC_cpu_jtag_debug_module_tck" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_jtag_debug_module_sysclk SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk " "Elaborating entity \"SoC_cpu_jtag_debug_module_sysclk\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|SoC_cpu_jtag_debug_module_sysclk:the_SoC_cpu_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "the_SoC_cpu_jtag_debug_module_sysclk" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "SoC_cpu_jtag_debug_module_phy" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712071346123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Instantiated megafunction \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346123 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712071346123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346125 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_jtag_debug_module_wrapper:the_SoC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SoC_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_sdram SoC:inst\|SoC_sdram:sdram " "Elaborating entity \"SoC_sdram\" for hierarchy \"SoC:inst\|SoC_sdram:sdram\"" {  } { { "SoC/synthesis/SoC.v" "sdram" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_sdram_input_efifo_module SoC:inst\|SoC_sdram:sdram\|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module " "Elaborating entity \"SoC_sdram_input_efifo_module\" for hierarchy \"SoC:inst\|SoC_sdram:sdram\|SoC_sdram_input_efifo_module:the_SoC_sdram_input_efifo_module\"" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "the_SoC_sdram_input_efifo_module" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_Custom_Instruction SoC:inst\|CRC_Custom_Instruction:crc " "Elaborating entity \"CRC_Custom_Instruction\" for hierarchy \"SoC:inst\|CRC_Custom_Instruction:crc\"" {  } { { "SoC/synthesis/SoC.v" "crc" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRC_Component SoC:inst\|CRC_Custom_Instruction:crc\|CRC_Component:wrapper_wiring " "Elaborating entity \"CRC_Component\" for hierarchy \"SoC:inst\|CRC_Custom_Instruction:crc\|CRC_Component:wrapper_wiring\"" {  } { { "SoC/synthesis/submodules/CRC_Custom_Instruction.v" "wrapper_wiring" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/CRC_Custom_Instruction.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(114) " "Verilog HDL assignment warning at CRC_Component.v(114): truncated value with size 34 to match size of target (32)" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712071346248 "|TopLevel|SoC:inst|CRC_Custom_Instruction:crc|CRC_Component:wrapper_wiring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(163) " "Verilog HDL assignment warning at CRC_Component.v(163): truncated value with size 34 to match size of target (32)" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712071346249 "|TopLevel|SoC:inst|CRC_Custom_Instruction:crc|CRC_Component:wrapper_wiring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 CRC_Component.v(219) " "Verilog HDL assignment warning at CRC_Component.v(219): truncated value with size 34 to match size of target (32)" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712071346253 "|TopLevel|SoC:inst|CRC_Custom_Instruction:crc|CRC_Component:wrapper_wiring"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_Shift_Block SoC:inst\|CRC_Custom_Instruction:crc\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0 " "Elaborating entity \"XOR_Shift_Block\" for hierarchy \"SoC:inst\|CRC_Custom_Instruction:crc\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\"" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "cascade_block0" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_Shift SoC:inst\|CRC_Custom_Instruction:crc\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\|XOR_Shift:bit_0 " "Elaborating entity \"XOR_Shift\" for hierarchy \"SoC:inst\|CRC_Custom_Instruction:crc\|CRC_Component:wrapper_wiring\|XOR_Shift_Block:cascade_block0\|XOR_Shift:bit_0\"" {  } { { "SoC/synthesis/submodules/CRC_Component.v" "bit_0" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/CRC_Component.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_high_resolution_timer SoC:inst\|SoC_high_resolution_timer:high_resolution_timer " "Elaborating entity \"SoC_high_resolution_timer\" for hierarchy \"SoC:inst\|SoC_high_resolution_timer:high_resolution_timer\"" {  } { { "SoC/synthesis/SoC.v" "high_resolution_timer" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator SoC:inst\|altera_customins_master_translator:cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"SoC:inst\|altera_customins_master_translator:cpu_custom_instruction_master_translator\"" {  } { { "SoC/synthesis/SoC.v" "cpu_custom_instruction_master_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346350 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "SoC/synthesis/submodules/altera_customins_master_translator.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1712071346353 "|TopLevel|SoC:inst|altera_customins_master_translator:cpu_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_cpu_custom_instruction_master_comb_xconnect SoC:inst\|SoC_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect " "Elaborating entity \"SoC_cpu_custom_instruction_master_comb_xconnect\" for hierarchy \"SoC:inst\|SoC_cpu_custom_instruction_master_comb_xconnect:cpu_custom_instruction_master_comb_xconnect\"" {  } { { "SoC/synthesis/SoC.v" "cpu_custom_instruction_master_comb_xconnect" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator SoC:inst\|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"SoC:inst\|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0\"" {  } { { "SoC/synthesis/SoC.v" "cpu_custom_instruction_master_comb_slave_translator0" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712071346381 "|TopLevel|SoC:inst|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712071346382 "|TopLevel|SoC:inst|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "SoC/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1712071346382 "|TopLevel|SoC:inst|altera_customins_slave_translator:cpu_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0 SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SoC_mm_interconnect_0\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SoC/synthesis/SoC.v" "mm_interconnect_0" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:clock_crossing_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:clock_crossing_bridge_m0_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "clock_crossing_bridge_m0_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "timer_s1_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "clock_crossing_bridge_m0_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "timer_s1_translator_avalon_universal_slave_0_agent" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"SoC_mm_interconnect_0_addr_router\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "addr_router" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_addr_router_default_decode SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_addr_router:addr_router\|SoC_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_addr_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router " "Elaborating entity \"SoC_mm_interconnect_0_id_router\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "id_router" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_id_router_default_decode SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_0_id_router_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_id_router:id_router\|SoC_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "limiter" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_demux SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_demux" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_cmd_xbar_mux SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "cmd_xbar_mux" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_demux SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_demux" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_0_rsp_xbar_mux SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0.v" "rsp_xbar_mux" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_0_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_0:mm_interconnect_0\|SoC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"SoC_mm_interconnect_1\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\"" {  } { { "SoC/synthesis/SoC.v" "mm_interconnect_1" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071346782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_instruction_master_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_data_master_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_jtag_debug_module_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "sdram_s1_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_out_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_out_s1_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "led_out_s1_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:clock_crossing_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:clock_crossing_bridge_s0_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "clock_crossing_bridge_s0_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "pll_pll_slave_translator" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "clock_crossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_addr_router SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router:addr_router " "Elaborating entity \"SoC_mm_interconnect_1_addr_router\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router:addr_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "addr_router" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_addr_router_default_decode SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router:addr_router\|SoC_mm_interconnect_1_addr_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_addr_router_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router:addr_router\|SoC_mm_interconnect_1_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_addr_router_001 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router_001:addr_router_001 " "Elaborating entity \"SoC_mm_interconnect_1_addr_router_001\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router_001:addr_router_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "addr_router_001" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 1986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_addr_router_001_default_decode SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router_001:addr_router_001\|SoC_mm_interconnect_1_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_addr_router_001_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_addr_router_001:addr_router_001\|SoC_mm_interconnect_1_addr_router_001_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_addr_router_001.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router:id_router " "Elaborating entity \"SoC_mm_interconnect_1_id_router\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router:id_router\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "id_router" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_default_decode SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router:id_router\|SoC_mm_interconnect_1_id_router_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_id_router_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router:id_router\|SoC_mm_interconnect_1_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_002 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_002:id_router_002 " "Elaborating entity \"SoC_mm_interconnect_1_id_router_002\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_002:id_router_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "id_router_002" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_002_default_decode SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_002:id_router_002\|SoC_mm_interconnect_1_id_router_002_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_id_router_002_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_002:id_router_002\|SoC_mm_interconnect_1_id_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_005 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_005:id_router_005 " "Elaborating entity \"SoC_mm_interconnect_1_id_router_005\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_005:id_router_005\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "id_router_005" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_id_router_005_default_decode SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_005:id_router_005\|SoC_mm_interconnect_1_id_router_005_default_decode:the_default_decode " "Elaborating entity \"SoC_mm_interconnect_1_id_router_005_default_decode\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_id_router_005:id_router_005\|SoC_mm_interconnect_1_id_router_005_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" "the_default_decode" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_demux SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_demux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_demux" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_demux_001 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_demux_001\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_demux_001" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_mux SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_mux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_mux" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv" "arb" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_mux_002 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_mux_002\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_mux_002" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_cmd_xbar_mux_005 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux_005:cmd_xbar_mux_005 " "Elaborating entity \"SoC_mm_interconnect_1_cmd_xbar_mux_005\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_cmd_xbar_mux_005:cmd_xbar_mux_005\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "cmd_xbar_mux_005" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_demux_002 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_demux_002\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_demux_002" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_demux_005 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_demux_005\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_demux_005" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_mux SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_mux\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_mux" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv" "arb" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_mm_interconnect_1_rsp_xbar_mux_001 SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"SoC_mm_interconnect_1_rsp_xbar_mux_001\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "rsp_xbar_mux_001" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv" "arb" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|SoC_mm_interconnect_1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "SoC/synthesis/submodules/SoC_mm_interconnect_1.v" "crosser" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_mm_interconnect_1.v" 2484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"SoC:inst\|SoC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071347964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoC_irq_mapper SoC:inst\|SoC_irq_mapper:irq_mapper " "Elaborating entity \"SoC_irq_mapper\" for hierarchy \"SoC:inst\|SoC_irq_mapper:irq_mapper\"" {  } { { "SoC/synthesis/SoC.v" "irq_mapper" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071348020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser SoC:inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "SoC/synthesis/SoC.v" "irq_synchronizer" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071348027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071348077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712071348083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071348083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071348083 ""}  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712071348083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "f:/altera/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071348084 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"SoC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071348093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst\|altera_reset_controller:rst_controller\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071348101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071348113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071348123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst\|altera_reset_controller:rst_controller_003\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller_003" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071348141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SoC:inst\|altera_reset_controller:rst_controller_004 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SoC:inst\|altera_reset_controller:rst_controller_004\"" {  } { { "SoC/synthesis/SoC.v" "rst_controller_004" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/SoC.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071348154 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356254 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356255 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1712071356255 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1712071356254 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1712071356254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712071356337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 22 " "Parameter \"WIDTH_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356337 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712071356337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40d1 " "Found entity 1: altsyncram_40d1" {  } { { "db/altsyncram_40d1.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/altsyncram_40d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071356403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071356403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712071356465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"SoC:inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712071356465 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712071356465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60d1 " "Found entity 1: altsyncram_60d1" {  } { { "db/altsyncram_60d1.tdf" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/db/altsyncram_60d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712071356534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712071356534 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1712071357348 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 440 -1 0 } } { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 354 -1 0 } } { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3235 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 4233 -1 0 } } { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 304 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 279 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "SoC/synthesis/submodules/SoC_jtag_uart.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_jtag_uart.v" 393 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3827 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 611 -1 0 } } { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 247 -1 0 } } { "SoC/synthesis/submodules/SoC_timer.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_timer.v" 166 -1 0 } } { "SoC/synthesis/submodules/SoC_high_resolution_timer.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_high_resolution_timer.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1712071357569 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1712071357570 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 432 640 816 448 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712071359288 "|TopLevel|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1712071359288 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712071359937 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "127 " "127 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1712071361524 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1712071361911 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1712071361911 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1712071361974 "|TopLevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1712071361974 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712071362088 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Education/Academic/workspaces/co503_labs/lab02/TopLevel.map.smsg " "Generated suppressed messages file E:/Education/Academic/workspaces/co503_labs/lab02/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1712071362737 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1712071363687 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712071363687 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3389 " "Implemented 3389 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1712071364998 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1712071364998 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1712071364998 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3160 " "Implemented 3160 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1712071364998 ""} { "Info" "ICUT_CUT_TM_RAMS" "157 " "Implemented 157 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1712071364998 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1712071364998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1712071364998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712071365179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 20:52:45 2024 " "Processing ended: Tue Apr 02 20:52:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712071365179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712071365179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712071365179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712071365179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712071369933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712071369934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 20:52:49 2024 " "Processing started: Tue Apr 02 20:52:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712071369934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712071369934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off JSoC -c TopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off JSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712071369934 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712071370008 ""}
{ "Info" "0" "" "Project  = JSoC" {  } {  } 0 0 "Project  = JSoC" 0 0 "Fitter" 0 0 1712071370009 ""}
{ "Info" "0" "" "Revision = TopLevel" {  } {  } 0 0 "Revision = TopLevel" 0 0 "Fitter" 0 0 1712071370009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1712071370174 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "TopLevel EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design TopLevel" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1712071370750 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1712071370750 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1712071370793 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1712071370793 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712071371131 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712071371141 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712071371348 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712071371348 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 9292 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712071371355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 9294 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712071371355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 9296 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712071371355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 9298 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712071371355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 9300 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712071371355 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712071371355 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712071371357 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1712071371369 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_CAS_N " "Pin SDRAM_CAS_N not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_CAS_N } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 416 640 816 432 "SDRAM_CAS_N" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_CAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 332 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_CKE " "Pin SDRAM_CKE not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_CKE } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 432 640 816 448 "SDRAM_CKE" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_CKE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 334 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_CS_N " "Pin SDRAM_CS_N not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_CS_N } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 448 640 816 464 "SDRAM_CS_N" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 335 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_RAS_N " "Pin SDRAM_RAS_N not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_RAS_N } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 496 640 816 512 "SDRAM_RAS_N" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_RAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 336 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_WE_N " "Pin SDRAM_WE_N not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_WE_N } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 512 640 816 528 "SDRAM_WE_N" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 337 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_CLK " "Pin SDRAM_CLK not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_CLK } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 576 640 816 592 "SDRAM_CLK" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 338 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[7\] " "Pin LED\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { LED[7] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 344 640 816 360 "LED" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 305 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[6\] " "Pin LED\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { LED[6] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 344 640 816 360 "LED" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 306 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[5\] " "Pin LED\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { LED[5] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 344 640 816 360 "LED" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 307 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[4\] " "Pin LED\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { LED[4] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 344 640 816 360 "LED" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 308 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[3\] " "Pin LED\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 344 640 816 360 "LED" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 309 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[2\] " "Pin LED\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 344 640 816 360 "LED" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 310 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[1\] " "Pin LED\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 344 640 816 360 "LED" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 311 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED\[0\] " "Pin LED\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 344 640 816 360 "LED" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 312 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[12\] " "Pin SDRAM_ADDR\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[12] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 384 616 816 400 "SDRAM_ADDR" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 313 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[11\] " "Pin SDRAM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[11] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 384 616 816 400 "SDRAM_ADDR" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 314 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[10\] " "Pin SDRAM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[10] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 384 616 816 400 "SDRAM_ADDR" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 315 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[9\] " "Pin SDRAM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[9] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 384 616 816 400 "SDRAM_ADDR" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 316 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[8\] " "Pin SDRAM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[8] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 384 616 816 400 "SDRAM_ADDR" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 317 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[7\] " "Pin SDRAM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[7] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 384 616 816 400 "SDRAM_ADDR" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 318 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[6\] " "Pin SDRAM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[6] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 384 616 816 400 "SDRAM_ADDR" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 319 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[5\] " "Pin SDRAM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[5] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 384 616 816 400 "SDRAM_ADDR" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 320 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[4\] " "Pin SDRAM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[4] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 384 616 816 400 "SDRAM_ADDR" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 321 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[3\] " "Pin SDRAM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[3] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 384 616 816 400 "SDRAM_ADDR" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 322 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[2\] " "Pin SDRAM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[2] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 384 616 816 400 "SDRAM_ADDR" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 323 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[1\] " "Pin SDRAM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[1] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 384 616 816 400 "SDRAM_ADDR" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 324 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_ADDR\[0\] " "Pin SDRAM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_ADDR[0] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 384 616 816 400 "SDRAM_ADDR" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 325 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_BA\[1\] " "Pin SDRAM_BA\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_BA[1] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 400 632 816 416 "SDRAM_BA" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_BA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_BA\[0\] " "Pin SDRAM_BA\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_BA[0] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 400 632 816 416 "SDRAM_BA" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_BA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 327 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQM\[3\] " "Pin SDRAM_DQM\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQM[3] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 480 624 816 496 "SDRAM_DQM" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQM\[2\] " "Pin SDRAM_DQM\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQM[2] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 480 624 816 496 "SDRAM_DQM" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 329 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQM\[1\] " "Pin SDRAM_DQM\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQM[1] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 480 624 816 496 "SDRAM_DQM" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 330 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQM\[0\] " "Pin SDRAM_DQM\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQM[0] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 480 624 816 496 "SDRAM_DQM" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 331 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[31\] " "Pin SDRAM_DQ\[31\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[31] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 273 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[30\] " "Pin SDRAM_DQ\[30\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[30] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 274 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[29\] " "Pin SDRAM_DQ\[29\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[29] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 275 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[28\] " "Pin SDRAM_DQ\[28\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[28] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[27\] " "Pin SDRAM_DQ\[27\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[27] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[26\] " "Pin SDRAM_DQ\[26\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[26] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[25\] " "Pin SDRAM_DQ\[25\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[25] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[24\] " "Pin SDRAM_DQ\[24\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[24] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[23\] " "Pin SDRAM_DQ\[23\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[23] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 281 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[22\] " "Pin SDRAM_DQ\[22\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[22] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 282 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[21\] " "Pin SDRAM_DQ\[21\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[21] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 283 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[20\] " "Pin SDRAM_DQ\[20\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[20] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 284 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[19\] " "Pin SDRAM_DQ\[19\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[19] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[18\] " "Pin SDRAM_DQ\[18\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[18] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 286 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[17\] " "Pin SDRAM_DQ\[17\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[17] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 287 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[16\] " "Pin SDRAM_DQ\[16\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[16] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 288 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[15\] " "Pin SDRAM_DQ\[15\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 289 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[14\] " "Pin SDRAM_DQ\[14\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 290 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[13\] " "Pin SDRAM_DQ\[13\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 291 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[12\] " "Pin SDRAM_DQ\[12\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 292 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[11\] " "Pin SDRAM_DQ\[11\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 293 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[10\] " "Pin SDRAM_DQ\[10\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 294 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[9\] " "Pin SDRAM_DQ\[9\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 295 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[8\] " "Pin SDRAM_DQ\[8\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 296 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[7\] " "Pin SDRAM_DQ\[7\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 297 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[6\] " "Pin SDRAM_DQ\[6\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 298 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[5\] " "Pin SDRAM_DQ\[5\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 299 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[4\] " "Pin SDRAM_DQ\[4\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 300 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[3\] " "Pin SDRAM_DQ\[3\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 301 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[2\] " "Pin SDRAM_DQ\[2\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 302 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[1\] " "Pin SDRAM_DQ\[1\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 303 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDRAM_DQ\[0\] " "Pin SDRAM_DQ\[0\] not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 464 624 816 480 "SDRAM_DQ" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 304 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT_CLOCK " "Pin INPUT_CLOCK not assigned to an exact location on the device" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { INPUT_CLOCK } } } { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 264 632 808 280 "INPUT_CLOCK" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT_CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 333 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712071371919 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1712071371919 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_b6h2:sd1\|pll7 MPLL PLL " "Implemented PLL \"SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_b6h2:sd1\|pll7\" as MPLL PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_b6h2:sd1\|wire_pll7_clk\[2\] -65.0 degrees -63.0 degrees " "Can't achieve requested value -65.0 degrees for clock output SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_b6h2:sd1\|wire_pll7_clk\[2\] of parameter phase shift -- achieved value of -63.0 degrees" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 148 -1 0 } } { "" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 3806 9662 10382 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1712071371963 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_b6h2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_b6h2:sd1\|wire_pll7_clk\[0\] port" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 148 -1 0 } } { "" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 3804 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1712071371963 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_b6h2:sd1\|wire_pll7_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_b6h2:sd1\|wire_pll7_clk\[1\] port" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 148 -1 0 } } { "" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 3805 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1712071371963 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_b6h2:sd1\|wire_pll7_clk\[2\] 2 1 -63 -1750 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -63 degrees (-1750 ps) for SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_b6h2:sd1\|wire_pll7_clk\[2\] port" {  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 148 -1 0 } } { "" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 3806 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1712071371963 ""}  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 148 -1 0 } } { "" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 3804 9662 10382 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1712071371963 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1712071372638 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1712071372638 ""}
{ "Info" "ISTA_SDC_FOUND" "SoC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SoC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712071372678 ""}
{ "Info" "ISTA_SDC_FOUND" "SoC/synthesis/submodules/SoC_cpu.sdc " "Reading SDC File: 'SoC/synthesis/submodules/SoC_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712071372681 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1712071372701 "|TopLevel|INPUT_CLOCK"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1712071372730 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1712071372730 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372741 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372741 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|pll\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372741 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1712071372741 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1712071372742 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372742 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372742 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1712071372742 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1712071372742 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "INPUT_CLOCK~input (placed in PIN V12 (CLk15, DIFFCLK_6n)) " "Automatically promoted node INPUT_CLOCK~input (placed in PIN V12 (CLk15, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712071372931 ""}  } { { "toplevel.bdf" "" { Schematic "E:/Education/Academic/workspaces/co503_labs/lab02/toplevel.bdf" { { 264 632 808 280 "INPUT_CLOCK" "" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT_CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 9276 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712071372931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_b6h2:sd1\|wire_pll7_clk\[0\] (placed in counter C2 of PLL_1) " "Automatically promoted node SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_b6h2:sd1\|wire_pll7_clk\[0\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712071372931 ""}  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 185 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst|SoC_pll:pll|SoC_pll_altpll_b6h2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 3804 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712071372931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_b6h2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_b6h2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712071372931 ""}  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 185 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst|SoC_pll:pll|SoC_pll_altpll_b6h2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 3804 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712071372931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_b6h2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node SoC:inst\|SoC_pll:pll\|SoC_pll_altpll_b6h2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712071372931 ""}  } { { "SoC/synthesis/submodules/SoC_pll.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_pll.v" 185 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst|SoC_pll:pll|SoC_pll_altpll_b6h2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 3804 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712071372931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712071372931 ""}  } { { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 8822 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712071372931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|altera_reset_controller:rst_controller_003\|r_sync_rst  " "Automatically promoted node SoC:inst\|altera_reset_controller:rst_controller_003\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712071372931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|SoC_sdram:sdram\|active_cs_n~1 " "Destination node SoC:inst\|SoC_sdram:sdram\|active_cs_n~1" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 210 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst|SoC_sdram:sdram|active_cs_n~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 4809 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712071372931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|SoC_sdram:sdram\|active_rnw~3 " "Destination node SoC:inst\|SoC_sdram:sdram\|active_rnw~3" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 213 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst|SoC_sdram:sdram|active_rnw~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 4835 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712071372931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|altera_reset_controller:rst_controller_003\|WideOr0~0 " "Destination node SoC:inst\|altera_reset_controller:rst_controller_003\|WideOr0~0" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst|altera_reset_controller:rst_controller_003|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 4859 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712071372931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|SoC_cpu:cpu\|W_rf_wren " "Destination node SoC:inst\|SoC_cpu:cpu\|W_rf_wren" {  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 3787 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst|SoC_cpu:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 3262 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712071372931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|SoC_sdram:sdram\|i_refs\[0\] " "Destination node SoC:inst\|SoC_sdram:sdram\|i_refs\[0\]" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 354 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst|SoC_sdram:sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 1252 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712071372931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|SoC_sdram:sdram\|i_refs\[2\] " "Destination node SoC:inst\|SoC_sdram:sdram\|i_refs\[2\]" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 354 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst|SoC_sdram:sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 1250 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712071372931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|SoC_sdram:sdram\|i_refs\[1\] " "Destination node SoC:inst\|SoC_sdram:sdram\|i_refs\[1\]" {  } { { "SoC/synthesis/submodules/SoC_sdram.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_sdram.v" 354 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst|SoC_sdram:sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 1251 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712071372931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "f:/altera/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 4154 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1712071372931 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1712071372931 ""}  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst|altera_reset_controller:rst_controller_003|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 396 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712071372931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node SoC:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712071372932 ""}  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 3867 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712071372932 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node SoC:inst\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712071372933 ""}  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 3860 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712071372933 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node SoC:inst\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712071372934 ""}  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 3845 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712071372934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node SoC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712071372934 ""}  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 406 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712071372934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1712071372934 ""}  } { { "SoC/synthesis/submodules/SoC_cpu.v" "" { Text "E:/Education/Academic/workspaces/co503_labs/lab02/SoC/synthesis/submodules/SoC_cpu.v" 184 -1 0 } } { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SoC:inst\|SoC_cpu:cpu\|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci\|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug\|resetrequest" } } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SoC:inst|SoC_cpu:cpu|SoC_cpu_nios2_oci:the_SoC_cpu_nios2_oci|SoC_cpu_nios2_oci_debug:the_SoC_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 0 { 0 ""} 0 2400 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712071372934 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712071374361 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712071374384 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712071374386 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712071374396 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1712071375420 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1712071375422 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1712071375422 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712071375426 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712071375434 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712071375434 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712071375440 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712071377433 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 EC " "Packed 53 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1712071377439 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1712071377439 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1712071377439 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1712071377439 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712071377439 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 2.5V 0 32 32 " "Number of I/O pins in group: 64 (unused VREF, 2.5V VCCIO, 0 input, 32 output, 32 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1712071377465 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1712071377465 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1712071377465 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712071377465 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 24 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712071377465 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712071377465 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712071377465 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712071377465 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712071377465 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712071377465 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712071377465 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712071377465 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 8 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712071377465 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1712071377465 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1712071377465 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712071377769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712071379935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712071381141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712071381327 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712071383263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712071383263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712071384551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X26_Y21 X38_Y30 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X26_Y21 to location X38_Y30" {  } { { "loc" "" { Generic "E:/Education/Academic/workspaces/co503_labs/lab02/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X26_Y21 to location X38_Y30"} { { 11 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X26_Y21 to location X38_Y30"} 26 21 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1712071386357 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712071386357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712071386853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1712071386855 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1712071386855 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712071386855 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1712071387230 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712071387462 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712071388233 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712071388320 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712071388934 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712071390165 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1712071390828 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Education/Academic/workspaces/co503_labs/lab02/TopLevel.fit.smsg " "Generated suppressed messages file E:/Education/Academic/workspaces/co503_labs/lab02/TopLevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712071391504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5512 " "Peak virtual memory: 5512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712071392956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 20:53:12 2024 " "Processing ended: Tue Apr 02 20:53:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712071392956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712071392956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712071392956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712071392956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712071395662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712071395662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 20:53:15 2024 " "Processing started: Tue Apr 02 20:53:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712071395662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712071395662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off JSoC -c TopLevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off JSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712071395663 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1712071397455 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712071397486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712071398134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 20:53:18 2024 " "Processing ended: Tue Apr 02 20:53:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712071398134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712071398134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712071398134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712071398134 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712071398802 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712071400307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712071400308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 20:53:20 2024 " "Processing started: Tue Apr 02 20:53:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712071400308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712071400308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta JSoC -c TopLevel " "Command: quartus_sta JSoC -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712071400308 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1712071400384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1712071400636 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1712071400681 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1712071400681 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1712071401318 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1712071401318 ""}
{ "Info" "ISTA_SDC_FOUND" "SoC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SoC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1712071401353 ""}
{ "Info" "ISTA_SDC_FOUND" "SoC/synthesis/submodules/SoC_cpu.sdc " "Reading SDC File: 'SoC/synthesis/submodules/SoC_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1712071401361 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1712071401376 "|TopLevel|INPUT_CLOCK"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1712071401531 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401531 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401537 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401537 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|pll\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401537 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401537 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1712071401538 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1712071401552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.512 " "Worst-case setup slack is 46.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.512               0.000 altera_reserved_tck  " "   46.512               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712071401572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 altera_reserved_tck  " "    0.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712071401580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.850 " "Worst-case recovery slack is 47.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.850               0.000 altera_reserved_tck  " "   47.850               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712071401586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.014 " "Worst-case removal slack is 1.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.014               0.000 altera_reserved_tck  " "    1.014               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712071401592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.649 " "Worst-case minimum pulse width slack is 49.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.649               0.000 altera_reserved_tck  " "   49.649               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712071401601 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.481 ns " "Worst Case Available Settling Time: 197.481 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401686 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401686 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071401686 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1712071401692 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1712071401729 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1712071402405 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1712071402601 "|TopLevel|INPUT_CLOCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402602 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402607 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402607 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|pll\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402607 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.873 " "Worst-case setup slack is 46.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.873               0.000 altera_reserved_tck  " "   46.873               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712071402622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712071402627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.072 " "Worst-case recovery slack is 48.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.072               0.000 altera_reserved_tck  " "   48.072               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712071402644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.914 " "Worst-case removal slack is 0.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.914               0.000 altera_reserved_tck  " "    0.914               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712071402649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.667 " "Worst-case minimum pulse width slack is 49.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.667               0.000 altera_reserved_tck  " "   49.667               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712071402664 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.758 ns " "Worst Case Available Settling Time: 197.758 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402737 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402737 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071402737 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1712071402800 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1712071403287 "|TopLevel|INPUT_CLOCK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403288 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403293 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403293 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|pll\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|pll\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403293 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.301 " "Worst-case setup slack is 48.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.301               0.000 altera_reserved_tck  " "   48.301               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712071403300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 altera_reserved_tck  " "    0.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712071403308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.012 " "Worst-case recovery slack is 49.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.012               0.000 altera_reserved_tck  " "   49.012               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712071403317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.558 " "Worst-case removal slack is 0.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 altera_reserved_tck  " "    0.558               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712071403323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.424 " "Worst-case minimum pulse width slack is 49.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.424               0.000 altera_reserved_tck  " "   49.424               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712071403333 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.605 ns " "Worst Case Available Settling Time: 198.605 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403436 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1712071403436 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1712071404152 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1712071404153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712071404322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 20:53:24 2024 " "Processing ended: Tue Apr 02 20:53:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712071404322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712071404322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712071404322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712071404322 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus II Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712071405029 ""}
>>>>>>> 33cb8d86f87de572c0883e5f5ba2f3cf9d1f65c0
