#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#  Set Libraries
#======================================================
set search_path {./../01_RTL \
                   ~iclabta01/umc018/Synthesis\
                /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/SynopsysDC/db/ \
                 /RAID2/cad/umc018/Synthesis/}
./../01_RTL  ~iclabta01/umc018/Synthesis /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/SynopsysDC/db/  /RAID2/cad/umc018/Synthesis/
#/usr/syn/libraries/syn/ \
                   #/usr/syn/dw/ }
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library {* dw_foundation.sldb standard.sldb slow.db}
* dw_foundation.sldb standard.sldb slow.db
set target_library {slow.db}
slow.db
#======================================================
#  Global Parameters
#======================================================
set DESIGN "lcd_ctrl"
lcd_ctrl
set MAX_Delay 10
10
#======================================================
#  Read RTL Code
#======================================================
read_sverilog $DESIGN\.v
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/standard.sldb'
Loading db file '/RAID2/cad/umc018/Synthesis/slow.db'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/gtech.db'
  Loading link library 'slow'
  Loading link library 'gtech'
Loading sverilog file '/RAID2/COURSE/DCS/DCSTA05/Lab04_TA/01_RTL/lcd_ctrl.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /RAID2/COURSE/DCS/DCSTA05/Lab04_TA/01_RTL/lcd_ctrl.v

Statistics for case statements in always block at line 33 in file
        '/RAID2/COURSE/DCS/DCSTA05/Lab04_TA/01_RTL/lcd_ctrl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            34            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 151 in file
        '/RAID2/COURSE/DCS/DCSTA05/Lab04_TA/01_RTL/lcd_ctrl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           156            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine lcd_ctrl line 25 in file
                '/RAID2/COURSE/DCS/DCSTA05/Lab04_TA/01_RTL/lcd_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cs_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine lcd_ctrl line 71 in file
                '/RAID2/COURSE/DCS/DCSTA05/Lab04_TA/01_RTL/lcd_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_cnt_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      x_cnt_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine lcd_ctrl line 111 in file
                '/RAID2/COURSE/DCS/DCSTA05/Lab04_TA/01_RTL/lcd_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  image_buffer_reg   | Flip-flop |  200  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine lcd_ctrl line 125 in file
                '/RAID2/COURSE/DCS/DCSTA05/Lab04_TA/01_RTL/lcd_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine lcd_ctrl line 138 in file
                '/RAID2/COURSE/DCS/DCSTA05/Lab04_TA/01_RTL/lcd_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  output_valid_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine lcd_ctrl line 151 in file
                '/RAID2/COURSE/DCS/DCSTA05/Lab04_TA/01_RTL/lcd_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        y_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|        x_reg        | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine lcd_ctrl line 202 in file
                '/RAID2/COURSE/DCS/DCSTA05/Lab04_TA/01_RTL/lcd_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dataout_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/RAID2/COURSE/DCS/DCSTA05/Lab04_TA/01_RTL/lcd_ctrl.db:lcd_ctrl'
Loaded 1 design.
Current design is 'lcd_ctrl'.
lcd_ctrl
current_design $DESIGN
Current design is 'lcd_ctrl'.
{lcd_ctrl}
#======================================================
#  Global Setting
#======================================================
#set_operating_conditions -max slow -min fast
#======================================================
#  Set Design Constraints
#======================================================
set_max_delay $MAX_Delay -from [all_inputs] -to [all_outputs]
1
#======================================================
#  Optimization
#======================================================
uniquify
1
set_fix_multiple_port_nets -all -buffer_constants
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 4 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.0 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler NXT WLM                                                           |
| Comand line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 551                                    |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 224                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch cells                              | 83                                     |
| Number of Dont Touch nets                               | 0                                      |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 9 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'lcd_ctrl'

Loaded alib file './alib-52/slow.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'lcd_ctrl'
Information: Added key list 'DesignWare' to design 'lcd_ctrl'. (DDB-72)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: There is no timing violation in design lcd_ctrl. Delay-based auto_ungroup will not be performed. (OPT-780)
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03   36400.8      0.00       0.0       0.0                           4610786.5000
    0:00:03   36400.8      0.00       0.0       0.0                           4610786.5000

  Beginning Constant Register Removal
  -----------------------------------
    0:00:03   36400.8      0.00       0.0       0.0                           4610786.5000
    0:00:03   36400.8      0.00       0.0       0.0                           4610786.5000

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:03   25902.7      0.00       0.0       0.0                           2165358.2500
    0:00:03   25902.7      0.00       0.0       0.0                           2165358.2500
    0:00:03   25902.7      0.00       0.0       0.0                           2165358.2500
    0:00:03   25902.7      0.00       0.0       0.0                           2165358.2500
    0:00:03   25902.7      0.00       0.0       0.0                           2165358.2500
    0:00:03   25902.7      0.00       0.0       0.0                           2165358.2500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03   25769.6      0.00       0.0       0.0                           2139909.7500
    0:00:03   25769.6      0.00       0.0       0.0                           2139909.7500
    0:00:03   25769.6      0.00       0.0       0.0                           2139909.7500
    0:00:03   25789.6      0.00       0.0       0.0                           2022928.5000
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04   25789.6      0.00       0.0       0.0                           2022928.5000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:04   25969.2      0.00       0.0       0.0                           1863018.0000
    0:00:04   25969.2      0.00       0.0       0.0                           1863018.0000
    0:00:04   25969.2      0.00       0.0       0.0                           1863018.0000
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250
    0:00:04   25776.3      0.00       0.0       0.0                           1893552.1250
    0:00:04   25776.3      0.00       0.0       0.0                           1893552.1250
    0:00:04   25776.3      0.00       0.0       0.0                           1893552.1250
    0:00:04   25779.6      0.00       0.0       0.0                           1875024.6250
    0:00:04   25812.9      0.00       0.0       0.0                           1871159.3750
    0:00:04   25812.9      0.00       0.0       0.0                           1871159.3750
    0:00:04   25812.9      0.00       0.0       0.0                           1871159.3750
    0:00:04   25812.9      0.00       0.0       0.0                           1871159.3750
    0:00:04   25812.9      0.00       0.0       0.0                           1871159.3750
    0:00:04   25812.9      0.00       0.0       0.0                           1871159.3750
Loading db file '/RAID2/cad/umc018/Synthesis/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
1
#======================================================
#  Output Reports 
#======================================================
report_timing >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_resource >  Report/$DESIGN\.resource
#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/RAID2/COURSE/DCS/DCSTA05/Lab04_TA/02_SYN/Netlist/lcd_ctrl_SYN.v'.
1
write_sdf -version 2.1 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf
Information: Writing timing information to file '/RAID2/COURSE/DCS/DCSTA05/Lab04_TA/02_SYN/Netlist/lcd_ctrl_SYN.sdf'. (WT-3)
1
#======================================================
#  Finish and Quit
#======================================================
report_area -designware -hierarchy
 
****************************************
Report : area
Design : lcd_ctrl
Version: T-2022.03
Date   : Wed Mar 27 22:51:12 2024
****************************************

Library(s) Used:

    slow (File: /RAID2/cad/umc018/Synthesis/slow.db)

Number of ports:                           24
Number of nets:                           772
Number of cells:                          756
Number of combinational cells:            532
Number of sequential cells:               224
Number of macros/black boxes:               0
Number of buf/inv:                         48
Number of references:                      32

Combinational area:              10165.478466
Buf/Inv area:                      479.001617
Noncombinational area:           15647.385742
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 25812.864208
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ---------
lcd_ctrl                          25812.8642    100.0  10165.4785  15647.3857  0.0000  lcd_ctrl
--------------------------------  ----------  -------  ----------  ----------  ------  ---------
Total                                                  10165.4785  15647.3857  0.0000


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                           Estimated  Perc. of
  Module   Implem.  Count       Area cell area
  -------- -------  ----- ---------- ---------
  DW01_add apparch      2    69.9014      0.3%
  DW01_inc apparch      4    46.6009      0.2%
  DW01_sub apparch      2    86.1104      0.3%
  -------- -------  ----- ---------- ---------
  Total:                8   202.6128      0.8%

Total synthetic cell area:              202.6128  0.8%  (estimated)

1
report_timing 
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : lcd_ctrl
Version: T-2022.03
Date   : Wed Mar 27 22:51:12 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: dataout_reg_7_
              (rising edge-triggered flip-flop)
  Endpoint: dataout[7] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  dataout_reg_7_/CK (DFFRHQXL)             0.00       0.00 r
  dataout_reg_7_/Q (DFFRHQXL)              0.47       0.47 r
  dataout[7] (out)                         0.00       0.47 r
  data arrival time                                   0.47
  -----------------------------------------------------------
  (Path is unconstrained)


1
exit
Memory usage for this session 221 Mbytes.
Memory usage for this session including child processes 367 Mbytes.
CPU usage for this session 8 seconds ( 0.00 hours ).
Elapsed time for this session 11 seconds ( 0.00 hours ).

Thank you...

