{
    "name" : "test_library",
    "revision" : 0,
    "cells" : [
        {
            "name" : "test_cell0",
            "pins" : [
                {
                    "name" : "foo",
                    "direction" : "input",
                    "capacitance" : 0.1,
                    "max_transition" : 0.2,
                    "related_power_pin" : "VDD",
                    "related_ground_pin" : "VSS"
                },
                {
                    "name" : "bar",
                    "direction" : "output",
                    "max_capacitance" : 0.5,
                    "max_transition" : 0.2,
                    "related_power_pin" : "VDD",
                    "related_ground_pin" : "VSS"
                },
                {
                    "name" : "baz",
                    "direction" : "inout",
                    "is_analog" : true,
                    "related_power_pin" : "VDD",
                    "related_ground_pin" : "VSS"
                },
                {
                    "name" : "clock",
                    "direction" : "input",
                    "clock" : true,
                    "capacitance" : 0.1,
                    "max_transition" : 0.2,
                    "related_power_pin" : "VDD",
                    "related_ground_pin" : "VSS"
                },
                {
                    "name" : "foo",
                    "direction" : "output",
                    "sequential" : true,
                    "related_clock" : "clock",
                    "max_capacitance" : 0.1,
                    "related_power_pin" : "VDD",
                    "related_ground_pin" : "VSS"
                }
            ],
            "pg_pins" : [
                {
                    "name" : "VDD",
                    "pg_type" : "primary_power"
                },
                {
                    "name" : "VSS",
                    "pg_type" : "primary_ground"
                }
            ]
        }
    ]
}
