$date
	Sun Sep 12 14:54:32 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clear $end
$var reg 1 # clock $end
$scope module uut $end
$var wire 1 " clear $end
$var wire 1 # clock $end
$var reg 4 $ q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
1"
b0 !
$end
#10
1#
0"
#20
b1 !
b1 $
0#
#30
1#
#40
b10 !
b10 $
0#
#50
1#
#60
b11 !
b11 $
0#
#70
1#
#80
b100 !
b100 $
0#
#90
b0 !
b0 $
1#
1"
#100
0#
#110
1#
0"
#120
b1 !
b1 $
0#
#130
1#
#140
b10 !
b10 $
0#
#150
1#
#160
b11 !
b11 $
0#
#170
1#
#180
b100 !
b100 $
0#
#190
1#
#200
b101 !
b101 $
0#
