<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3116' type='bool llvm::TargetLoweringBase::isLegalRC(const llvm::TargetRegisterInfo &amp; TRI, const llvm::TargetRegisterClass &amp; RC) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3114'>/// Return true if the value types that can be represented by the specified
  /// register class are all legal.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4565' u='c' c='_ZNK4llvm14TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<def f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1133' ll='1139' type='bool llvm::TargetLoweringBase::isLegalRC(const llvm::TargetRegisterInfo &amp; TRI, const llvm::TargetRegisterClass &amp; RC) const'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1255' u='c' c='_ZNK4llvm18TargetLoweringBase23findRepresentativeClassEPKNS_18TargetRegisterInfoENS_3MVTE'/>
<doc f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1131'>/// isLegalRC - Return true if the value types that can be represented by the
/// specified register class are all legal.</doc>
