{
  "Top": "matchTop",
  "RtlTop": "matchTop",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k410t",
    "Package": "ffg900",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "133",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matchTop",
    "Version": "1.0",
    "DisplayName": "Matchtop",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/matchFilter.cpp"],
    "Vhdl": [
      "impl\/vhdl\/convol.vhd",
      "impl\/vhdl\/matchTop_mul_mul_bkb.vhd",
      "impl\/vhdl\/matchTop_mul_mul_cud.vhd",
      "impl\/vhdl\/matchTop_mul_mul_dEe.vhd",
      "impl\/vhdl\/matchTop_mul_mul_eOg.vhd",
      "impl\/vhdl\/matchTop_mul_mul_fYi.vhd",
      "impl\/vhdl\/matchTop_mul_mul_g8j.vhd",
      "impl\/vhdl\/matchTop_mul_mul_hbi.vhd",
      "impl\/vhdl\/matchTop_mul_mul_ibs.vhd",
      "impl\/vhdl\/matchTop_mul_mul_jbC.vhd",
      "impl\/vhdl\/matchTop_mul_mul_kbM.vhd",
      "impl\/vhdl\/matchTop_mul_mul_lbW.vhd",
      "impl\/vhdl\/matchTop_mul_mul_mb6.vhd",
      "impl\/vhdl\/matchTop_mul_mul_ncg.vhd",
      "impl\/vhdl\/matchTop_mul_mul_ocq.vhd",
      "impl\/vhdl\/matchTop_mul_mul_pcA.vhd",
      "impl\/vhdl\/shiftSampleIn.vhd",
      "impl\/vhdl\/matchTop.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/convol.v",
      "impl\/verilog\/matchTop_mul_mul_bkb.v",
      "impl\/verilog\/matchTop_mul_mul_cud.v",
      "impl\/verilog\/matchTop_mul_mul_dEe.v",
      "impl\/verilog\/matchTop_mul_mul_eOg.v",
      "impl\/verilog\/matchTop_mul_mul_fYi.v",
      "impl\/verilog\/matchTop_mul_mul_g8j.v",
      "impl\/verilog\/matchTop_mul_mul_hbi.v",
      "impl\/verilog\/matchTop_mul_mul_ibs.v",
      "impl\/verilog\/matchTop_mul_mul_jbC.v",
      "impl\/verilog\/matchTop_mul_mul_kbM.v",
      "impl\/verilog\/matchTop_mul_mul_lbW.v",
      "impl\/verilog\/matchTop_mul_mul_mb6.v",
      "impl\/verilog\/matchTop_mul_mul_ncg.v",
      "impl\/verilog\/matchTop_mul_mul_ocq.v",
      "impl\/verilog\/matchTop_mul_mul_pcA.v",
      "impl\/verilog\/shiftSampleIn.v",
      "impl\/verilog\/matchTop.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "i_data o_data",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "i_data": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "i_data",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "o_data": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "o_data",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "i_data_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "i_data_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "i_data_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "i_data_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "o_data_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "o_data_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "o_data_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "o_data_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "i_data_V_data_V": {
      "interfaceRef": "i_data",
      "dir": "in"
    },
    "i_data_V_last_V": {
      "interfaceRef": "i_data",
      "dir": "in"
    },
    "o_data_V_data_V": {
      "interfaceRef": "o_data",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "o_data_V_last_V": {
      "interfaceRef": "o_data",
      "dir": "out",
      "firstOutLatency": "3"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "matchTop",
      "Instances": [
        {
          "ModuleName": "convol",
          "InstanceName": "grp_convol_fu_578"
        },
        {
          "ModuleName": "shiftSampleIn",
          "InstanceName": "StgValue_14_shiftSampleIn_fu_1095"
        }
      ]
    },
    "Metrics": {
      "shiftSampleIn": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "0.00"
        },
        "Area": {
          "LUT": "2286",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "FF": "0"
        }
      },
      "convol": {
        "Latency": {
          "LatencyBest": "129",
          "LatencyAvg": "129",
          "LatencyWorst": "129",
          "PipelineII": "129",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.53"
        },
        "Area": {
          "DSP48E": "218",
          "FF": "14708",
          "LUT": "22385",
          "BRAM_18K": "0"
        }
      },
      "matchTop": {
        "Latency": {
          "LatencyBest": "133",
          "LatencyAvg": "133",
          "LatencyWorst": "133",
          "PipelineII": "134",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.53"
        },
        "Area": {
          "DSP48E": "218",
          "FF": "18959",
          "LUT": "24922",
          "BRAM_18K": "0"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-04-21 19:03:33 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
