
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -33 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source C:/Users/bhm3791/Documents/DSDII/lab3/ise/pa.fromNetlist.tcl
# create_project -name ise -dir "C:/Users/bhm3791/Documents/DSDII/lab3/ise/planAhead_run_1" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/bhm3791/Documents/DSDII/lab3/ise/alu.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/bhm3791/Documents/DSDII/lab3/ise} }
# set_property target_constrs_file "alu.ucf" [current_fileset -constrset]
Adding file 'C:/Users/bhm3791/Documents/DSDII/lab3/ise/alu.ucf' to fileset 'constrs_1'
# add_files [list {alu.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design alu.ngc ...
WARNING:NetListWriters:298 - No output is written to alu.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus shift/shifts<7 : 0> on block alu is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus arithmetic/subtractor/carries<6 : 2> on
   block alu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus arithmetic/adder/carries<6 : 2> on block
   alu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus arithmetic/ars/fa_carries<4 : 1> on
   block alu is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file alu.edif ...
ngc2edif: Total memory usage is 78596 kilobytes

Parsing EDIF File [./planAhead_run_1/ise.data/cache/alu_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/ise.data/cache/alu_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/bhm3791/Documents/DSDII/lab3/ise/alu.ucf]
Finished Parsing UCF File [C:/Users/bhm3791/Documents/DSDII/lab3/ise/alu.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 4d3b47b8
link_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 630.973 ; gain = 175.688
startgroup
set_property package_pin T11 [get_ports {F[7]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {F[6]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {F[5]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {F[4]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {F[3]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {F[2]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {F[1]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {F[0]}]
endgroup
startgroup
set_property package_pin C4 [get_ports {control[3]}]
endgroup
startgroup
set_property package_pin B8 [get_ports {control[2]}]
endgroup
startgroup
set_property package_pin D9 [get_ports {control[1]}]
endgroup
startgroup
set_property package_pin C9 [get_ports {control[0]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {A[2]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {A[0]}]
endgroup
set_property package_pin "" [get_ports [list  {B[7]}]]
set_property package_pin "" [get_ports [list  {B[2]}]]
startgroup
set_property package_pin M8 [get_ports {B[3]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {B[1]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {B[0]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Mar 05 19:54:52 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
