bit-serial AB/sup 2/ multiplier; modified inner product; multiplication
	algorithm; hardware architecture; modified inner-product multiplier;
	linear feedback shift register; irreducible all one polynomial; space
	complexity; time complexity; public-key cryptosystem
