# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SevenSegment.srcs/sources_1/new/BcdToSevenSegm.vhd" \
"../../../../SevenSegment.srcs/sources_1/new/TB_7seg.vhd" \

# Do not sort compile order
nosort
