
*** Running vivado
    with args -log system_wrapper.vds -m64 -mode batch -messageDb vivado.pb -source system_wrapper.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a35tcpg236-1
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/.Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/.Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at C:/.Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/.Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/.Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/.Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir D:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.cache/wt [current_project]
# set_property parent.project_path D:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property ip_repo_paths D:/Experiment/Experiment2/xup/digital/xup_lib [current_project]
# add_files D:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.srcs/sources_1/bd/system/system.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Experiment/Experiment2/xup/digital/xup_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/.Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all D:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.srcs/sources_1/bd/system/system_ooc.xdc]
# set_property is_locked true [get_files D:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.srcs/sources_1/bd/system/system.bd]
# read_verilog -library xil_defaultlib D:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.srcs/sources_1/bd/system/hdl/system_wrapper.v
# read_xdc D:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.srcs/constrs_1/imports/sources/xup_and_basys3.xdc
# set_property used_in_implementation false [get_files D:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.srcs/constrs_1/imports/sources/xup_and_basys3.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file system_wrapper.hwdef }
# synth_design -top system_wrapper -part xc7a35tcpg236-1
Command: synth_design -top system_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 240.328 ; gain = 80.820
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [D:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'system' [D:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_xup_and2_0_0' [d:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.srcs/sources_1/bd/system/ip/system_xup_and2_0_0/synth/system_xup_and2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_and2' [d:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.srcs/sources_1/ipshared/xilinx.com/xup_and2_v1_0/f79cde5a/xup_and2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_and2' (1#1) [d:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.srcs/sources_1/ipshared/xilinx.com/xup_and2_v1_0/f79cde5a/xup_and2.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_xup_and2_0_0' (2#1) [d:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.srcs/sources_1/bd/system/ip/system_xup_and2_0_0/synth/system_xup_and2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_xup_and_vector_0_0' [d:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.srcs/sources_1/bd/system/ip/system_xup_and_vector_0_0/synth/system_xup_and_vector_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_and_vector' [d:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.srcs/sources_1/ipshared/xilinx.com/xup_and_vector_v1_0/de6250be/xup_and_vector.v:5]
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_and_vector' (3#1) [d:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.srcs/sources_1/ipshared/xilinx.com/xup_and_vector_v1_0/de6250be/xup_and_vector.v:5]
INFO: [Synth 8-256] done synthesizing module 'system_xup_and_vector_0_0' (4#1) [d:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.srcs/sources_1/bd/system/ip/system_xup_and_vector_0_0/synth/system_xup_and_vector_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'system' (5#1) [D:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (6#1) [D:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 273.512 ; gain = 114.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 273.512 ; gain = 114.004
---------------------------------------------------------------------------------
Loading clock regions from C:/.Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/.Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/.Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/.Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/.Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from C:/.Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/.Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.srcs/constrs_1/imports/sources/xup_and_basys3.xdc]
Finished Parsing XDC File [D:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.srcs/constrs_1/imports/sources/xup_and_basys3.xdc]
Parsing XDC File [D:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 492.055 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 492.055 ; gain = 332.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 492.055 ; gain = 332.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_i. (constraint file  D:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for system_i/xup_and2_0. (constraint file  D:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for system_i/xup_and_vector_0. (constraint file  D:/Experiment/Experiment2/xup/digital/xup_and_test/xup_and_test.runs/synth_1/dont_touch.xdc, line 13).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 492.055 ; gain = 332.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 492.055 ; gain = 332.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module system_wrapper 
Detailed RTL Component Info : 
Module xup_and2 
Detailed RTL Component Info : 
Module system_xup_and2_0_0 
Detailed RTL Component Info : 
Module xup_and_vector 
Detailed RTL Component Info : 
Module system_xup_and_vector_0_0 
Detailed RTL Component Info : 
Module system 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 492.055 ; gain = 332.547
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 492.055 ; gain = 332.547
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 492.055 ; gain = 332.547

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 492.055 ; gain = 332.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 492.055 ; gain = 332.547
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 492.055 ; gain = 332.547

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 492.055 ; gain = 332.547
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 536.230 ; gain = 376.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 536.230 ; gain = 376.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 545.809 ; gain = 386.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 545.809 ; gain = 386.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 545.809 ; gain = 386.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 545.809 ; gain = 386.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
|2     |IBUF |     8|
|3     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------------------+--------------------------+------+
|      |Instance             |Module                    |Cells |
+------+---------------------+--------------------------+------+
|1     |top                  |                          |    16|
|2     |  system_i           |system                    |     4|
|3     |    xup_and2_0       |system_xup_and2_0_0       |     1|
|4     |    xup_and_vector_0 |system_xup_and_vector_0_0 |     3|
|5     |      inst           |xup_and_vector            |     3|
+------+---------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 545.809 ; gain = 386.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 545.809 ; gain = 136.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 545.809 ; gain = 386.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 548.723 ; gain = 357.988
# write_checkpoint -noxdef system_wrapper.dcp
# catch { report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 548.723 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 10 00:41:43 2023...
