/* BEGIN INCLUDE FILE ... pus.incl.pl1 ... last modified July 1972 */

dcl pusp ptr;

dcl 1 pus based(pusp) aligned,
    2 ffv(0 : 3),					/* floating fault vector - see mode reg spec */
      3 scu bit(36),
      3 tra bit(36),
    2 ffv_its_scu(0 : 3) ptr,
    2 ffv_its_tra(0 : 3) ptr,
    2 padding (24) bit (36) aligned;			/* padding to next 64 word block */


/* END INCLUDE FILE ... pus.incl.pl1 */
