<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/cyh/chiplab/fpga/gowin/system_run/jcs/impl/gwsynthesis/jcs.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/cyh/chiplab/fpga/gowin/system_run/jcs/src/jcs.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AC2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Apr 19 05:09:04 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C2/I1</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C2/I1</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>241</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>246</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clock</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clock_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock</td>
<td>100.000(MHz)</td>
<td>280.584(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.436</td>
<td>tx/tx_0/cntReg_4_s0/Q</td>
<td>tx/tx_0/shiftReg_8_s0/CE</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>-0.015</td>
<td>3.330</td>
</tr>
<tr>
<td>2</td>
<td>6.497</td>
<td>cnt_19_s0/Q</td>
<td>cnt_25_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>3.213</td>
</tr>
<tr>
<td>3</td>
<td>6.497</td>
<td>cnt_19_s0/Q</td>
<td>cnt_26_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>3.213</td>
</tr>
<tr>
<td>4</td>
<td>6.497</td>
<td>cnt_19_s0/Q</td>
<td>cnt_27_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>3.213</td>
</tr>
<tr>
<td>5</td>
<td>6.497</td>
<td>cnt_19_s0/Q</td>
<td>cnt_28_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>3.213</td>
</tr>
<tr>
<td>6</td>
<td>6.497</td>
<td>cnt_19_s0/Q</td>
<td>cnt_29_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>3.213</td>
</tr>
<tr>
<td>7</td>
<td>6.497</td>
<td>cnt_19_s0/Q</td>
<td>cnt_30_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>3.213</td>
</tr>
<tr>
<td>8</td>
<td>6.504</td>
<td>cnt_19_s0/Q</td>
<td>cnt_31_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>-0.015</td>
<td>3.213</td>
</tr>
<tr>
<td>9</td>
<td>6.561</td>
<td>cntReg_4_s1/Q</td>
<td>cntReg_3_s1/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>-0.020</td>
<td>3.408</td>
</tr>
<tr>
<td>10</td>
<td>6.662</td>
<td>cnt_19_s0/Q</td>
<td>cnt_19_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.040</td>
</tr>
<tr>
<td>11</td>
<td>6.662</td>
<td>cnt_19_s0/Q</td>
<td>cnt_20_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.040</td>
</tr>
<tr>
<td>12</td>
<td>6.662</td>
<td>cnt_19_s0/Q</td>
<td>cnt_21_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.040</td>
</tr>
<tr>
<td>13</td>
<td>6.662</td>
<td>cnt_19_s0/Q</td>
<td>cnt_22_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.040</td>
</tr>
<tr>
<td>14</td>
<td>6.662</td>
<td>cnt_19_s0/Q</td>
<td>cnt_23_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.040</td>
</tr>
<tr>
<td>15</td>
<td>6.662</td>
<td>cnt_19_s0/Q</td>
<td>cnt_24_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.040</td>
</tr>
<tr>
<td>16</td>
<td>6.669</td>
<td>cnt_19_s0/Q</td>
<td>cnt_13_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>3.040</td>
</tr>
<tr>
<td>17</td>
<td>6.669</td>
<td>cnt_19_s0/Q</td>
<td>cnt_14_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>3.040</td>
</tr>
<tr>
<td>18</td>
<td>6.669</td>
<td>cnt_19_s0/Q</td>
<td>cnt_15_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>3.040</td>
</tr>
<tr>
<td>19</td>
<td>6.669</td>
<td>cnt_19_s0/Q</td>
<td>cnt_16_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>3.040</td>
</tr>
<tr>
<td>20</td>
<td>6.669</td>
<td>cnt_19_s0/Q</td>
<td>cnt_17_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>3.040</td>
</tr>
<tr>
<td>21</td>
<td>6.669</td>
<td>cnt_19_s0/Q</td>
<td>cnt_18_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>3.040</td>
</tr>
<tr>
<td>22</td>
<td>6.721</td>
<td>cntReg_4_s1/Q</td>
<td>cntReg_5_s1/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>-0.020</td>
<td>3.248</td>
</tr>
<tr>
<td>23</td>
<td>6.727</td>
<td>tx/tx_0/cntReg_14_s0/Q</td>
<td>tx/tx_0/cntReg_1_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>2.966</td>
</tr>
<tr>
<td>24</td>
<td>6.760</td>
<td>cnt_19_s0/Q</td>
<td>cnt_0_s0/RESET</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>-0.006</td>
<td>2.948</td>
</tr>
<tr>
<td>25</td>
<td>6.855</td>
<td>cntReg_4_s1/Q</td>
<td>cntReg_2_s1/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>10.000</td>
<td>-0.020</td>
<td>3.114</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.299</td>
<td>tx/tx_0/cntReg_12_s0/Q</td>
<td>tx/tx_0/cntReg_12_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.299</td>
<td>cntReg_4_s1/Q</td>
<td>cntReg_4_s1/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.299</td>
<td>cnt_0_s0/Q</td>
<td>cnt_0_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.299</td>
<td>tx/tx_0/cntReg_8_s0/Q</td>
<td>tx/tx_0/cntReg_8_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.302</td>
<td>tx/tx_0/cntReg_5_s0/Q</td>
<td>tx/tx_0/cntReg_5_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>6</td>
<td>0.302</td>
<td>tx/tx_0/cntReg_4_s0/Q</td>
<td>tx/tx_0/cntReg_4_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>7</td>
<td>0.352</td>
<td>tx/tx_0/cntReg_10_s0/Q</td>
<td>tx/tx_0/cntReg_10_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>8</td>
<td>0.352</td>
<td>cntReg_7_s1/Q</td>
<td>cntReg_7_s1/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>9</td>
<td>0.359</td>
<td>tx/tx_0/shiftReg_3_s0/Q</td>
<td>tx/tx_0/shiftReg_2_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>10</td>
<td>0.359</td>
<td>tx/tx_0/shiftReg_5_s0/Q</td>
<td>tx/tx_0/shiftReg_4_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>11</td>
<td>0.359</td>
<td>tx/tx_0/shiftReg_7_s0/Q</td>
<td>tx/tx_0/shiftReg_6_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>12</td>
<td>0.362</td>
<td>tx/tx_0/cntReg_3_s0/Q</td>
<td>tx/tx_0/cntReg_3_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>13</td>
<td>0.362</td>
<td>tx/tx_0/cntReg_11_s0/Q</td>
<td>tx/tx_0/cntReg_11_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>14</td>
<td>0.365</td>
<td>tx/tx_0/bitsReg_2_s0/Q</td>
<td>tx/tx_0/bitsReg_2_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>15</td>
<td>0.365</td>
<td>tx/tx_0/cntReg_6_s0/Q</td>
<td>tx/tx_0/cntReg_7_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>16</td>
<td>0.365</td>
<td>cntReg_0_s1/Q</td>
<td>cntReg_0_s1/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>17</td>
<td>0.365</td>
<td>cntReg_0_s1/Q</td>
<td>cntReg_1_s1/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>18</td>
<td>0.368</td>
<td>cntReg_3_s1/Q</td>
<td>cntReg_3_s1/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>19</td>
<td>0.368</td>
<td>tx/tx_0/bitsReg_1_s0/Q</td>
<td>tx/tx_0/bitsReg_1_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>20</td>
<td>0.368</td>
<td>tx/tx_0/bitsReg_1_s0/Q</td>
<td>tx/tx_0/bitsReg_3_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>21</td>
<td>0.374</td>
<td>tx/tx_0/shiftReg_1_s0/Q</td>
<td>tx/tx_0/shiftReg_0_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.355</td>
</tr>
<tr>
<td>22</td>
<td>0.393</td>
<td>tx/tx_0/cntReg_5_s0/Q</td>
<td>tx/tx_0/cntReg_6_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.398</td>
</tr>
<tr>
<td>23</td>
<td>0.394</td>
<td>tx/tx_0/cntReg_13_s0/Q</td>
<td>tx/tx_0/cntReg_13_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.395</td>
</tr>
<tr>
<td>24</td>
<td>0.397</td>
<td>tx/tx_0/cntReg_0_s0/Q</td>
<td>tx/tx_0/cntReg_0_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.398</td>
</tr>
<tr>
<td>25</td>
<td>0.397</td>
<td>tx/tx_0/cntReg_14_s0/Q</td>
<td>tx/tx_0/cntReg_14_s0/D</td>
<td>clock:[R]</td>
<td>clock:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.398</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.077</td>
<td>3.277</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>tx/buf_/dataReg_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.077</td>
<td>3.277</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>tx/buf_/dataReg_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.077</td>
<td>3.277</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>tx/buf_/dataReg_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.077</td>
<td>3.277</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>tx/buf_/dataReg_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.077</td>
<td>3.277</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>tx/buf_/dataReg_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.077</td>
<td>3.277</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>tx/buf_/dataReg_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.077</td>
<td>3.277</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>tx/buf_/dataReg_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.079</td>
<td>3.279</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>cnt_8_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.079</td>
<td>3.279</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>cnt_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.079</td>
<td>3.279</td>
<td>0.200</td>
<td>Low Pulse Width</td>
<td>clock</td>
<td>cnt_10_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/cntReg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/shiftReg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.775</td>
<td>4.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C133[0][A]</td>
<td>tx/tx_0/cntReg_4_s0/CLK</td>
</tr>
<tr>
<td>5.081</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R52C133[0][A]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_4_s0/Q</td>
</tr>
<tr>
<td>5.390</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C131[2][A]</td>
<td>tx/tx_0/n113_s2/I0</td>
</tr>
<tr>
<td>5.796</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R52C131[2][A]</td>
<td style=" background: #97FFFF;">tx/tx_0/n113_s2/F</td>
</tr>
<tr>
<td>6.105</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C132[0][A]</td>
<td>tx/tx_0/_T_s1/I1</td>
</tr>
<tr>
<td>6.568</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R53C132[0][A]</td>
<td style=" background: #97FFFF;">tx/tx_0/_T_s1/F</td>
</tr>
<tr>
<td>6.887</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C131[0][A]</td>
<td>tx/tx_0/_T_s4/I0</td>
</tr>
<tr>
<td>7.293</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R52C131[0][A]</td>
<td style=" background: #97FFFF;">tx/tx_0/_T_s4/F</td>
</tr>
<tr>
<td>8.105</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C131[3][A]</td>
<td style=" font-weight:bold;">tx/tx_0/shiftReg_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.790</td>
<td>4.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C131[3][A]</td>
<td>tx/tx_0/shiftReg_8_s0/CLK</td>
</tr>
<tr>
<td>14.541</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C131[3][A]</td>
<td>tx/tx_0/shiftReg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.291%; route: 4.188, 87.709%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 38.288%; route: 1.749, 52.523%; tC2Q: 0.306, 9.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.253%; route: 4.203, 87.748%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.602</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C134[0][B]</td>
<td>n411_s9/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C134[0][B]</td>
<td style=" background: #97FFFF;">n411_s9/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td>n411_s3/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td style=" background: #97FFFF;">n411_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>n411_s0/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">n411_s0/F</td>
</tr>
<tr>
<td>8.013</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C138[0][A]</td>
<td style=" font-weight:bold;">cnt_25_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.807</td>
<td>4.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C138[0][A]</td>
<td>cnt_25_s0/CLK</td>
</tr>
<tr>
<td>14.509</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C138[0][A]</td>
<td>cnt_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 39.683%; route: 1.632, 50.794%; tC2Q: 0.306, 9.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.209%; route: 4.220, 87.791%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.602</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C134[0][B]</td>
<td>n411_s9/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C134[0][B]</td>
<td style=" background: #97FFFF;">n411_s9/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td>n411_s3/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td style=" background: #97FFFF;">n411_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>n411_s0/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">n411_s0/F</td>
</tr>
<tr>
<td>8.013</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C138[0][B]</td>
<td style=" font-weight:bold;">cnt_26_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.807</td>
<td>4.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C138[0][B]</td>
<td>cnt_26_s0/CLK</td>
</tr>
<tr>
<td>14.509</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C138[0][B]</td>
<td>cnt_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 39.683%; route: 1.632, 50.794%; tC2Q: 0.306, 9.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.209%; route: 4.220, 87.791%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.602</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C134[0][B]</td>
<td>n411_s9/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C134[0][B]</td>
<td style=" background: #97FFFF;">n411_s9/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td>n411_s3/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td style=" background: #97FFFF;">n411_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>n411_s0/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">n411_s0/F</td>
</tr>
<tr>
<td>8.013</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C138[1][A]</td>
<td style=" font-weight:bold;">cnt_27_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.807</td>
<td>4.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C138[1][A]</td>
<td>cnt_27_s0/CLK</td>
</tr>
<tr>
<td>14.509</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C138[1][A]</td>
<td>cnt_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 39.683%; route: 1.632, 50.794%; tC2Q: 0.306, 9.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.209%; route: 4.220, 87.791%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.602</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C134[0][B]</td>
<td>n411_s9/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C134[0][B]</td>
<td style=" background: #97FFFF;">n411_s9/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td>n411_s3/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td style=" background: #97FFFF;">n411_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>n411_s0/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">n411_s0/F</td>
</tr>
<tr>
<td>8.013</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C138[1][B]</td>
<td style=" font-weight:bold;">cnt_28_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.807</td>
<td>4.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C138[1][B]</td>
<td>cnt_28_s0/CLK</td>
</tr>
<tr>
<td>14.509</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C138[1][B]</td>
<td>cnt_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 39.683%; route: 1.632, 50.794%; tC2Q: 0.306, 9.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.209%; route: 4.220, 87.791%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.602</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C134[0][B]</td>
<td>n411_s9/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C134[0][B]</td>
<td style=" background: #97FFFF;">n411_s9/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td>n411_s3/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td style=" background: #97FFFF;">n411_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>n411_s0/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">n411_s0/F</td>
</tr>
<tr>
<td>8.013</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C138[2][A]</td>
<td style=" font-weight:bold;">cnt_29_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.807</td>
<td>4.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C138[2][A]</td>
<td>cnt_29_s0/CLK</td>
</tr>
<tr>
<td>14.509</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C138[2][A]</td>
<td>cnt_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 39.683%; route: 1.632, 50.794%; tC2Q: 0.306, 9.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.209%; route: 4.220, 87.791%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.602</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C134[0][B]</td>
<td>n411_s9/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C134[0][B]</td>
<td style=" background: #97FFFF;">n411_s9/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td>n411_s3/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td style=" background: #97FFFF;">n411_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>n411_s0/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">n411_s0/F</td>
</tr>
<tr>
<td>8.013</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C138[2][B]</td>
<td style=" font-weight:bold;">cnt_30_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.807</td>
<td>4.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C138[2][B]</td>
<td>cnt_30_s0/CLK</td>
</tr>
<tr>
<td>14.509</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C138[2][B]</td>
<td>cnt_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 39.683%; route: 1.632, 50.794%; tC2Q: 0.306, 9.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.209%; route: 4.220, 87.791%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.602</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C134[0][B]</td>
<td>n411_s9/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C134[0][B]</td>
<td style=" background: #97FFFF;">n411_s9/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td>n411_s3/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td style=" background: #97FFFF;">n411_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>n411_s0/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">n411_s0/F</td>
</tr>
<tr>
<td>8.013</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C139[0][A]</td>
<td style=" font-weight:bold;">cnt_31_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.815</td>
<td>4.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C139[0][A]</td>
<td>cnt_31_s0/CLK</td>
</tr>
<tr>
<td>14.517</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C139[0][A]</td>
<td>cnt_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 39.683%; route: 1.632, 50.794%; tC2Q: 0.306, 9.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.190%; route: 4.228, 87.810%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>cntReg_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cntReg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.793</td>
<td>4.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C131[0][A]</td>
<td>cntReg_4_s1/CLK</td>
</tr>
<tr>
<td>5.099</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C131[0][A]</td>
<td style=" font-weight:bold;">cntReg_4_s1/Q</td>
</tr>
<tr>
<td>5.672</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[0][A]</td>
<td>_T_3_s2/I0</td>
</tr>
<tr>
<td>6.078</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C132[0][A]</td>
<td style=" background: #97FFFF;">_T_3_s2/F</td>
</tr>
<tr>
<td>6.634</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[2][B]</td>
<td>_T_3_s1/I0</td>
</tr>
<tr>
<td>7.097</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R54C132[2][B]</td>
<td style=" background: #97FFFF;">_T_3_s1/F</td>
</tr>
<tr>
<td>7.795</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[1][B]</td>
<td>n247_s1/I3</td>
</tr>
<tr>
<td>8.201</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C132[1][B]</td>
<td style=" background: #97FFFF;">n247_s1/F</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[1][B]</td>
<td style=" font-weight:bold;">cntReg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.813</td>
<td>4.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[1][B]</td>
<td>cntReg_3_s1/CLK</td>
</tr>
<tr>
<td>14.762</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C132[1][B]</td>
<td>cntReg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.245%; route: 4.206, 87.755%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 37.412%; route: 1.827, 53.609%; tC2Q: 0.306, 8.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.194%; route: 4.226, 87.806%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.602</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C134[0][B]</td>
<td>n411_s9/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C134[0][B]</td>
<td style=" background: #97FFFF;">n411_s9/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td>n411_s3/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td style=" background: #97FFFF;">n411_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>n411_s0/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">n411_s0/F</td>
</tr>
<tr>
<td>7.840</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>14.502</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 41.941%; route: 1.459, 47.993%; tC2Q: 0.306, 10.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.602</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C134[0][B]</td>
<td>n411_s9/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C134[0][B]</td>
<td style=" background: #97FFFF;">n411_s9/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td>n411_s3/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td style=" background: #97FFFF;">n411_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>n411_s0/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">n411_s0/F</td>
</tr>
<tr>
<td>7.840</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][B]</td>
<td style=" font-weight:bold;">cnt_20_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][B]</td>
<td>cnt_20_s0/CLK</td>
</tr>
<tr>
<td>14.502</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C137[0][B]</td>
<td>cnt_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 41.941%; route: 1.459, 47.993%; tC2Q: 0.306, 10.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.602</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C134[0][B]</td>
<td>n411_s9/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C134[0][B]</td>
<td style=" background: #97FFFF;">n411_s9/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td>n411_s3/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td style=" background: #97FFFF;">n411_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>n411_s0/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">n411_s0/F</td>
</tr>
<tr>
<td>7.840</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[1][A]</td>
<td style=" font-weight:bold;">cnt_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[1][A]</td>
<td>cnt_21_s0/CLK</td>
</tr>
<tr>
<td>14.502</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C137[1][A]</td>
<td>cnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 41.941%; route: 1.459, 47.993%; tC2Q: 0.306, 10.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.602</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C134[0][B]</td>
<td>n411_s9/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C134[0][B]</td>
<td style=" background: #97FFFF;">n411_s9/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td>n411_s3/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td style=" background: #97FFFF;">n411_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>n411_s0/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">n411_s0/F</td>
</tr>
<tr>
<td>7.840</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[1][B]</td>
<td style=" font-weight:bold;">cnt_22_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[1][B]</td>
<td>cnt_22_s0/CLK</td>
</tr>
<tr>
<td>14.502</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C137[1][B]</td>
<td>cnt_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 41.941%; route: 1.459, 47.993%; tC2Q: 0.306, 10.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.602</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C134[0][B]</td>
<td>n411_s9/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C134[0][B]</td>
<td style=" background: #97FFFF;">n411_s9/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td>n411_s3/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td style=" background: #97FFFF;">n411_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>n411_s0/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">n411_s0/F</td>
</tr>
<tr>
<td>7.840</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[2][A]</td>
<td style=" font-weight:bold;">cnt_23_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[2][A]</td>
<td>cnt_23_s0/CLK</td>
</tr>
<tr>
<td>14.502</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C137[2][A]</td>
<td>cnt_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 41.941%; route: 1.459, 47.993%; tC2Q: 0.306, 10.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.602</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C134[0][B]</td>
<td>n411_s9/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C134[0][B]</td>
<td style=" background: #97FFFF;">n411_s9/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td>n411_s3/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td style=" background: #97FFFF;">n411_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>n411_s0/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">n411_s0/F</td>
</tr>
<tr>
<td>7.840</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[2][B]</td>
<td style=" font-weight:bold;">cnt_24_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[2][B]</td>
<td>cnt_24_s0/CLK</td>
</tr>
<tr>
<td>14.502</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C137[2][B]</td>
<td>cnt_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 41.941%; route: 1.459, 47.993%; tC2Q: 0.306, 10.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.602</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C134[0][B]</td>
<td>n411_s9/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C134[0][B]</td>
<td style=" background: #97FFFF;">n411_s9/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td>n411_s3/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td style=" background: #97FFFF;">n411_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>n411_s0/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">n411_s0/F</td>
</tr>
<tr>
<td>7.840</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C136[0][A]</td>
<td style=" font-weight:bold;">cnt_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.807</td>
<td>4.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C136[0][A]</td>
<td>cnt_13_s0/CLK</td>
</tr>
<tr>
<td>14.509</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C136[0][A]</td>
<td>cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 41.941%; route: 1.459, 47.993%; tC2Q: 0.306, 10.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.209%; route: 4.220, 87.791%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.602</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C134[0][B]</td>
<td>n411_s9/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C134[0][B]</td>
<td style=" background: #97FFFF;">n411_s9/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td>n411_s3/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td style=" background: #97FFFF;">n411_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>n411_s0/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">n411_s0/F</td>
</tr>
<tr>
<td>7.840</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C136[0][B]</td>
<td style=" font-weight:bold;">cnt_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.807</td>
<td>4.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C136[0][B]</td>
<td>cnt_14_s0/CLK</td>
</tr>
<tr>
<td>14.509</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C136[0][B]</td>
<td>cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 41.941%; route: 1.459, 47.993%; tC2Q: 0.306, 10.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.209%; route: 4.220, 87.791%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.602</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C134[0][B]</td>
<td>n411_s9/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C134[0][B]</td>
<td style=" background: #97FFFF;">n411_s9/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td>n411_s3/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td style=" background: #97FFFF;">n411_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>n411_s0/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">n411_s0/F</td>
</tr>
<tr>
<td>7.840</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C136[1][A]</td>
<td style=" font-weight:bold;">cnt_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.807</td>
<td>4.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C136[1][A]</td>
<td>cnt_15_s0/CLK</td>
</tr>
<tr>
<td>14.509</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C136[1][A]</td>
<td>cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 41.941%; route: 1.459, 47.993%; tC2Q: 0.306, 10.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.209%; route: 4.220, 87.791%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.602</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C134[0][B]</td>
<td>n411_s9/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C134[0][B]</td>
<td style=" background: #97FFFF;">n411_s9/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td>n411_s3/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td style=" background: #97FFFF;">n411_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>n411_s0/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">n411_s0/F</td>
</tr>
<tr>
<td>7.840</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C136[1][B]</td>
<td style=" font-weight:bold;">cnt_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.807</td>
<td>4.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C136[1][B]</td>
<td>cnt_16_s0/CLK</td>
</tr>
<tr>
<td>14.509</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C136[1][B]</td>
<td>cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 41.941%; route: 1.459, 47.993%; tC2Q: 0.306, 10.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.209%; route: 4.220, 87.791%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.602</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C134[0][B]</td>
<td>n411_s9/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C134[0][B]</td>
<td style=" background: #97FFFF;">n411_s9/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td>n411_s3/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td style=" background: #97FFFF;">n411_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>n411_s0/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">n411_s0/F</td>
</tr>
<tr>
<td>7.840</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C136[2][A]</td>
<td style=" font-weight:bold;">cnt_17_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.807</td>
<td>4.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C136[2][A]</td>
<td>cnt_17_s0/CLK</td>
</tr>
<tr>
<td>14.509</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C136[2][A]</td>
<td>cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 41.941%; route: 1.459, 47.993%; tC2Q: 0.306, 10.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.209%; route: 4.220, 87.791%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.602</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C134[0][B]</td>
<td>n411_s9/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C134[0][B]</td>
<td style=" background: #97FFFF;">n411_s9/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td>n411_s3/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td style=" background: #97FFFF;">n411_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>n411_s0/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">n411_s0/F</td>
</tr>
<tr>
<td>7.840</td>
<td>0.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C136[2][B]</td>
<td style=" font-weight:bold;">cnt_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.807</td>
<td>4.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C136[2][B]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>14.509</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C136[2][B]</td>
<td>cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 41.941%; route: 1.459, 47.993%; tC2Q: 0.306, 10.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.209%; route: 4.220, 87.791%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>cntReg_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cntReg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.793</td>
<td>4.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C131[0][A]</td>
<td>cntReg_4_s1/CLK</td>
</tr>
<tr>
<td>5.099</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C131[0][A]</td>
<td style=" font-weight:bold;">cntReg_4_s1/Q</td>
</tr>
<tr>
<td>5.672</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[0][A]</td>
<td>_T_3_s2/I0</td>
</tr>
<tr>
<td>6.078</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C132[0][A]</td>
<td style=" background: #97FFFF;">_T_3_s2/F</td>
</tr>
<tr>
<td>6.634</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[2][B]</td>
<td>_T_3_s1/I0</td>
</tr>
<tr>
<td>7.097</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R54C132[2][B]</td>
<td style=" background: #97FFFF;">_T_3_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[3][A]</td>
<td>n245_s1/I2</td>
</tr>
<tr>
<td>8.041</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C132[3][A]</td>
<td style=" background: #97FFFF;">n245_s1/F</td>
</tr>
<tr>
<td>8.041</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[3][A]</td>
<td style=" font-weight:bold;">cntReg_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.813</td>
<td>4.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[3][A]</td>
<td>cntReg_5_s1/CLK</td>
</tr>
<tr>
<td>14.762</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C132[3][A]</td>
<td>cntReg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.245%; route: 4.206, 87.755%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.234, 37.993%; route: 1.708, 52.586%; tC2Q: 0.306, 9.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.194%; route: 4.226, 87.806%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/cntReg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/cntReg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.784</td>
<td>4.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C134[0][B]</td>
<td>tx/tx_0/cntReg_14_s0/CLK</td>
</tr>
<tr>
<td>5.090</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R53C134[0][B]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_14_s0/Q</td>
</tr>
<tr>
<td>5.597</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C131[0][B]</td>
<td>tx/tx_0/_T_14_18_s5/I0</td>
</tr>
<tr>
<td>6.003</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C131[0][B]</td>
<td style=" background: #97FFFF;">tx/tx_0/_T_14_18_s5/F</td>
</tr>
<tr>
<td>6.145</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C131[2][B]</td>
<td>tx/tx_0/_T_s2/I2</td>
</tr>
<tr>
<td>6.551</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R52C131[2][B]</td>
<td style=" background: #97FFFF;">tx/tx_0/_T_s2/F</td>
</tr>
<tr>
<td>6.693</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C132[2][A]</td>
<td>tx/tx_0/n228_s0/I1</td>
</tr>
<tr>
<td>7.099</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R52C132[2][A]</td>
<td style=" background: #97FFFF;">tx/tx_0/n228_s0/F</td>
</tr>
<tr>
<td>7.750</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C133[1][B]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.775</td>
<td>4.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C133[1][B]</td>
<td>tx/tx_0/cntReg_1_s0/CLK</td>
</tr>
<tr>
<td>14.477</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C133[1][B]</td>
<td>tx/tx_0/cntReg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.268%; route: 4.197, 87.732%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.218, 41.065%; route: 1.442, 48.618%; tC2Q: 0.306, 10.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.291%; route: 4.188, 87.709%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.800</td>
<td>4.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C137[0][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R59C137[0][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.602</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C134[0][B]</td>
<td>n411_s9/I0</td>
</tr>
<tr>
<td>6.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C134[0][B]</td>
<td style=" background: #97FFFF;">n411_s9/F</td>
</tr>
<tr>
<td>6.372</td>
<td>0.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td>n411_s3/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C133[0][A]</td>
<td style=" background: #97FFFF;">n411_s3/F</td>
</tr>
<tr>
<td>6.916</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C133[1][A]</td>
<td>n411_s0/I2</td>
</tr>
<tr>
<td>7.322</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R58C133[1][A]</td>
<td style=" background: #97FFFF;">n411_s0/F</td>
</tr>
<tr>
<td>7.748</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C133[0][A]</td>
<td style=" font-weight:bold;">cnt_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.806</td>
<td>4.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C133[0][A]</td>
<td>cnt_0_s0/CLK</td>
</tr>
<tr>
<td>14.508</td>
<td>-0.298</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C133[0][A]</td>
<td>cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.228%; route: 4.213, 87.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.275, 43.250%; route: 1.367, 46.370%; tC2Q: 0.306, 10.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.213%; route: 4.219, 87.787%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>cntReg_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cntReg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>4.793</td>
<td>4.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C131[0][A]</td>
<td>cntReg_4_s1/CLK</td>
</tr>
<tr>
<td>5.099</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C131[0][A]</td>
<td style=" font-weight:bold;">cntReg_4_s1/Q</td>
</tr>
<tr>
<td>5.672</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[0][A]</td>
<td>_T_3_s2/I0</td>
</tr>
<tr>
<td>6.078</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R56C132[0][A]</td>
<td style=" background: #97FFFF;">_T_3_s2/F</td>
</tr>
<tr>
<td>6.634</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C132[2][B]</td>
<td>_T_3_s1/I0</td>
</tr>
<tr>
<td>7.097</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R54C132[2][B]</td>
<td style=" background: #97FFFF;">_T_3_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[1][A]</td>
<td>n248_s2/I3</td>
</tr>
<tr>
<td>7.907</td>
<td>0.231</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C132[1][A]</td>
<td style=" background: #97FFFF;">n248_s2/F</td>
</tr>
<tr>
<td>7.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[1][A]</td>
<td style=" font-weight:bold;">cntReg_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>14.813</td>
<td>4.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[1][A]</td>
<td>cntReg_2_s1/CLK</td>
</tr>
<tr>
<td>14.762</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C132[1][A]</td>
<td>cntReg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 12.245%; route: 4.206, 87.755%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.100, 35.324%; route: 1.708, 54.849%; tC2Q: 0.306, 9.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 12.194%; route: 4.226, 87.806%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/cntReg_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/cntReg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.661</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C134[0][A]</td>
<td>tx/tx_0/cntReg_12_s0/CLK</td>
</tr>
<tr>
<td>2.802</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R53C134[0][A]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_12_s0/Q</td>
</tr>
<tr>
<td>2.808</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C134[0][A]</td>
<td>tx/tx_0/_T_14_12_s4/I2</td>
</tr>
<tr>
<td>2.961</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C134[0][A]</td>
<td style=" background: #97FFFF;">tx/tx_0/_T_14_12_s4/F</td>
</tr>
<tr>
<td>2.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C134[0][A]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.661</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C134[0][A]</td>
<td>tx/tx_0/cntReg_12_s0/CLK</td>
</tr>
<tr>
<td>2.662</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C134[0][A]</td>
<td>tx/tx_0/cntReg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.828%; route: 2.081, 78.172%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.828%; route: 2.081, 78.172%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.668</td>
</tr>
<tr>
<td class="label">From</td>
<td>cntReg_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cntReg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.667</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C131[0][A]</td>
<td>cntReg_4_s1/CLK</td>
</tr>
<tr>
<td>2.808</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R54C131[0][A]</td>
<td style=" font-weight:bold;">cntReg_4_s1/Q</td>
</tr>
<tr>
<td>2.814</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C131[0][A]</td>
<td>n246_s1/I2</td>
</tr>
<tr>
<td>2.967</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R54C131[0][A]</td>
<td style=" background: #97FFFF;">n246_s1/F</td>
</tr>
<tr>
<td>2.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C131[0][A]</td>
<td style=" font-weight:bold;">cntReg_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.667</td>
<td>2.086</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C131[0][A]</td>
<td>cntReg_4_s1/CLK</td>
</tr>
<tr>
<td>2.668</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C131[0][A]</td>
<td>cntReg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.785%; route: 2.086, 78.215%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.785%; route: 2.086, 78.215%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.681</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C133[0][A]</td>
<td>cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.822</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R56C133[0][A]</td>
<td style=" font-weight:bold;">cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.828</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C133[0][A]</td>
<td>_T_8_0_s2/I0</td>
</tr>
<tr>
<td>2.981</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R56C133[0][A]</td>
<td style=" background: #97FFFF;">_T_8_0_s2/F</td>
</tr>
<tr>
<td>2.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C133[0][A]</td>
<td style=" font-weight:bold;">cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.681</td>
<td>2.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C133[0][A]</td>
<td>cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.682</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C133[0][A]</td>
<td>cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.671%; route: 2.100, 78.329%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.671%; route: 2.100, 78.329%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/cntReg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/cntReg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.660</td>
<td>2.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C130[0][A]</td>
<td>tx/tx_0/cntReg_8_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R52C130[0][A]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_8_s0/Q</td>
</tr>
<tr>
<td>2.807</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C130[0][A]</td>
<td>tx/tx_0/n113_s1/I2</td>
</tr>
<tr>
<td>2.960</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C130[0][A]</td>
<td style=" background: #97FFFF;">tx/tx_0/n113_s1/F</td>
</tr>
<tr>
<td>2.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C130[0][A]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.660</td>
<td>2.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C130[0][A]</td>
<td>tx/tx_0/cntReg_8_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C130[0][A]</td>
<td>tx/tx_0/cntReg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.838%; route: 2.079, 78.162%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.838%; route: 2.079, 78.162%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/cntReg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/cntReg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.660</td>
<td>2.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C132[1][A]</td>
<td>tx/tx_0/cntReg_5_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R52C132[1][A]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_5_s0/Q</td>
</tr>
<tr>
<td>2.810</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C132[1][A]</td>
<td>tx/tx_0/n116_s1/I2</td>
</tr>
<tr>
<td>2.963</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C132[1][A]</td>
<td style=" background: #97FFFF;">tx/tx_0/n116_s1/F</td>
</tr>
<tr>
<td>2.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C132[1][A]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.660</td>
<td>2.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C132[1][A]</td>
<td>tx/tx_0/cntReg_5_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C132[1][A]</td>
<td>tx/tx_0/cntReg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.838%; route: 2.079, 78.162%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.838%; route: 2.079, 78.162%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/cntReg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/cntReg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.656</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C133[0][A]</td>
<td>tx/tx_0/cntReg_4_s0/CLK</td>
</tr>
<tr>
<td>2.797</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R52C133[0][A]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_4_s0/Q</td>
</tr>
<tr>
<td>2.806</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C133[0][A]</td>
<td>tx/tx_0/n117_s1/I0</td>
</tr>
<tr>
<td>2.959</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C133[0][A]</td>
<td style=" background: #97FFFF;">tx/tx_0/n117_s1/F</td>
</tr>
<tr>
<td>2.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C133[0][A]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.656</td>
<td>2.075</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C133[0][A]</td>
<td>tx/tx_0/cntReg_4_s0/CLK</td>
</tr>
<tr>
<td>2.657</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C133[0][A]</td>
<td>tx/tx_0/cntReg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.871%; route: 2.075, 78.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.871%; route: 2.075, 78.129%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/cntReg_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/cntReg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.657</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C133[2][A]</td>
<td>tx/tx_0/cntReg_10_s0/CLK</td>
</tr>
<tr>
<td>2.798</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R53C133[2][A]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_10_s0/Q</td>
</tr>
<tr>
<td>2.804</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C133[2][A]</td>
<td>tx/tx_0/_T_14_10_s4/I2</td>
</tr>
<tr>
<td>3.010</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C133[2][A]</td>
<td style=" background: #97FFFF;">tx/tx_0/_T_14_10_s4/F</td>
</tr>
<tr>
<td>3.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C133[2][A]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.657</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C133[2][A]</td>
<td>tx/tx_0/cntReg_10_s0/CLK</td>
</tr>
<tr>
<td>2.658</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C133[2][A]</td>
<td>tx/tx_0/cntReg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.861%; route: 2.076, 78.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.861%; route: 2.076, 78.139%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.038</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>cntReg_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cntReg_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.685</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[2][A]</td>
<td>cntReg_7_s1/CLK</td>
</tr>
<tr>
<td>2.826</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R56C132[2][A]</td>
<td style=" font-weight:bold;">cntReg_7_s1/Q</td>
</tr>
<tr>
<td>2.832</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C132[2][A]</td>
<td>n243_s1/I3</td>
</tr>
<tr>
<td>3.038</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R56C132[2][A]</td>
<td style=" background: #97FFFF;">n243_s1/F</td>
</tr>
<tr>
<td>3.038</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C132[2][A]</td>
<td style=" font-weight:bold;">cntReg_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.685</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[2][A]</td>
<td>cntReg_7_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C132[2][A]</td>
<td>cntReg_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.639%; route: 2.104, 78.361%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.639%; route: 2.104, 78.361%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/shiftReg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/shiftReg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.665</td>
<td>2.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C131[1][B]</td>
<td>tx/tx_0/shiftReg_3_s0/CLK</td>
</tr>
<tr>
<td>2.806</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R53C131[1][B]</td>
<td style=" font-weight:bold;">tx/tx_0/shiftReg_3_s0/Q</td>
</tr>
<tr>
<td>2.872</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C131[2][A]</td>
<td>tx/tx_0/n77_s0/I2</td>
</tr>
<tr>
<td>3.025</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C131[2][A]</td>
<td style=" background: #97FFFF;">tx/tx_0/n77_s0/F</td>
</tr>
<tr>
<td>3.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C131[2][A]</td>
<td style=" font-weight:bold;">tx/tx_0/shiftReg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.665</td>
<td>2.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C131[2][A]</td>
<td>tx/tx_0/shiftReg_2_s0/CLK</td>
</tr>
<tr>
<td>2.666</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C131[2][A]</td>
<td>tx/tx_0/shiftReg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.795%; route: 2.085, 78.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.795%; route: 2.085, 78.205%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/shiftReg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/shiftReg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.665</td>
<td>2.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C131[0][B]</td>
<td>tx/tx_0/shiftReg_5_s0/CLK</td>
</tr>
<tr>
<td>2.806</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R53C131[0][B]</td>
<td style=" font-weight:bold;">tx/tx_0/shiftReg_5_s0/Q</td>
</tr>
<tr>
<td>2.872</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C131[1][A]</td>
<td>tx/tx_0/n75_s0/I2</td>
</tr>
<tr>
<td>3.025</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C131[1][A]</td>
<td style=" background: #97FFFF;">tx/tx_0/n75_s0/F</td>
</tr>
<tr>
<td>3.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C131[1][A]</td>
<td style=" font-weight:bold;">tx/tx_0/shiftReg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.665</td>
<td>2.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C131[1][A]</td>
<td>tx/tx_0/shiftReg_4_s0/CLK</td>
</tr>
<tr>
<td>2.666</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C131[1][A]</td>
<td>tx/tx_0/shiftReg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.795%; route: 2.085, 78.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.795%; route: 2.085, 78.205%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.666</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/shiftReg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/shiftReg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.665</td>
<td>2.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C131[3][B]</td>
<td>tx/tx_0/shiftReg_7_s0/CLK</td>
</tr>
<tr>
<td>2.806</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R53C131[3][B]</td>
<td style=" font-weight:bold;">tx/tx_0/shiftReg_7_s0/Q</td>
</tr>
<tr>
<td>2.872</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C131[0][A]</td>
<td>tx/tx_0/n73_s0/I2</td>
</tr>
<tr>
<td>3.025</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C131[0][A]</td>
<td style=" background: #97FFFF;">tx/tx_0/n73_s0/F</td>
</tr>
<tr>
<td>3.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C131[0][A]</td>
<td style=" font-weight:bold;">tx/tx_0/shiftReg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.665</td>
<td>2.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C131[0][A]</td>
<td>tx/tx_0/shiftReg_6_s0/CLK</td>
</tr>
<tr>
<td>2.666</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C131[0][A]</td>
<td>tx/tx_0/shiftReg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.795%; route: 2.085, 78.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.795%; route: 2.085, 78.205%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/cntReg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/cntReg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.657</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C133[2][B]</td>
<td>tx/tx_0/cntReg_3_s0/CLK</td>
</tr>
<tr>
<td>2.798</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R53C133[2][B]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_3_s0/Q</td>
</tr>
<tr>
<td>2.867</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C133[2][B]</td>
<td>tx/tx_0/_T_14_3_s4/I3</td>
</tr>
<tr>
<td>3.020</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C133[2][B]</td>
<td style=" background: #97FFFF;">tx/tx_0/_T_14_3_s4/F</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C133[2][B]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.657</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C133[2][B]</td>
<td>tx/tx_0/cntReg_3_s0/CLK</td>
</tr>
<tr>
<td>2.658</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C133[2][B]</td>
<td>tx/tx_0/cntReg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.861%; route: 2.076, 78.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.861%; route: 2.076, 78.139%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/cntReg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/cntReg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.657</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C133[1][B]</td>
<td>tx/tx_0/cntReg_11_s0/CLK</td>
</tr>
<tr>
<td>2.798</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R53C133[1][B]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_11_s0/Q</td>
</tr>
<tr>
<td>2.867</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C133[1][B]</td>
<td>tx/tx_0/_T_14_11_s4/I3</td>
</tr>
<tr>
<td>3.020</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C133[1][B]</td>
<td style=" background: #97FFFF;">tx/tx_0/_T_14_11_s4/F</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C133[1][B]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.657</td>
<td>2.076</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C133[1][B]</td>
<td>tx/tx_0/cntReg_11_s0/CLK</td>
</tr>
<tr>
<td>2.658</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C133[1][B]</td>
<td>tx/tx_0/cntReg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.861%; route: 2.076, 78.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.861%; route: 2.076, 78.139%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/bitsReg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/bitsReg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.661</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C132[2][A]</td>
<td>tx/tx_0/bitsReg_2_s0/CLK</td>
</tr>
<tr>
<td>2.802</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R53C132[2][A]</td>
<td style=" font-weight:bold;">tx/tx_0/bitsReg_2_s0/Q</td>
</tr>
<tr>
<td>2.874</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C132[2][A]</td>
<td>tx/tx_0/n143_s1/I3</td>
</tr>
<tr>
<td>3.027</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C132[2][A]</td>
<td style=" background: #97FFFF;">tx/tx_0/n143_s1/F</td>
</tr>
<tr>
<td>3.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C132[2][A]</td>
<td style=" font-weight:bold;">tx/tx_0/bitsReg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.661</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C132[2][A]</td>
<td>tx/tx_0/bitsReg_2_s0/CLK</td>
</tr>
<tr>
<td>2.662</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C132[2][A]</td>
<td>tx/tx_0/bitsReg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.828%; route: 2.081, 78.172%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.828%; route: 2.081, 78.172%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/cntReg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/cntReg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.664</td>
<td>2.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C131[0][B]</td>
<td>tx/tx_0/cntReg_6_s0/CLK</td>
</tr>
<tr>
<td>2.805</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R52C131[0][B]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_6_s0/Q</td>
</tr>
<tr>
<td>2.877</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C131[1][B]</td>
<td>tx/tx_0/n114_s1/I0</td>
</tr>
<tr>
<td>3.030</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C131[1][B]</td>
<td style=" background: #97FFFF;">tx/tx_0/n114_s1/F</td>
</tr>
<tr>
<td>3.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C131[1][B]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.664</td>
<td>2.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C131[1][B]</td>
<td>tx/tx_0/cntReg_7_s0/CLK</td>
</tr>
<tr>
<td>2.665</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C131[1][B]</td>
<td>tx/tx_0/cntReg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.805%; route: 2.083, 78.195%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.805%; route: 2.083, 78.195%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>cntReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cntReg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.685</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C130[0][B]</td>
<td>cntReg_0_s1/CLK</td>
</tr>
<tr>
<td>2.826</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R56C130[0][B]</td>
<td style=" font-weight:bold;">cntReg_0_s1/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C130[0][B]</td>
<td>n250_s2/I0</td>
</tr>
<tr>
<td>3.051</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R56C130[0][B]</td>
<td style=" background: #97FFFF;">n250_s2/F</td>
</tr>
<tr>
<td>3.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C130[0][B]</td>
<td style=" font-weight:bold;">cntReg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.685</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C130[0][B]</td>
<td>cntReg_0_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C130[0][B]</td>
<td>cntReg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.639%; route: 2.104, 78.361%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.639%; route: 2.104, 78.361%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>cntReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cntReg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.685</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C130[0][B]</td>
<td>cntReg_0_s1/CLK</td>
</tr>
<tr>
<td>2.826</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R56C130[0][B]</td>
<td style=" font-weight:bold;">cntReg_0_s1/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C130[0][A]</td>
<td>n249_s1/I1</td>
</tr>
<tr>
<td>3.051</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R56C130[0][A]</td>
<td style=" background: #97FFFF;">n249_s1/F</td>
</tr>
<tr>
<td>3.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C130[0][A]</td>
<td style=" font-weight:bold;">cntReg_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.685</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C130[0][A]</td>
<td>cntReg_1_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C130[0][A]</td>
<td>cntReg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.639%; route: 2.104, 78.361%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.639%; route: 2.104, 78.361%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>cntReg_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cntReg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.685</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[1][B]</td>
<td>cntReg_3_s1/CLK</td>
</tr>
<tr>
<td>2.826</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R56C132[1][B]</td>
<td style=" font-weight:bold;">cntReg_3_s1/Q</td>
</tr>
<tr>
<td>2.901</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C132[1][B]</td>
<td>n247_s1/I2</td>
</tr>
<tr>
<td>3.054</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R56C132[1][B]</td>
<td style=" background: #97FFFF;">n247_s1/F</td>
</tr>
<tr>
<td>3.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C132[1][B]</td>
<td style=" font-weight:bold;">cntReg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.685</td>
<td>2.104</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C132[1][B]</td>
<td>cntReg_3_s1/CLK</td>
</tr>
<tr>
<td>2.686</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C132[1][B]</td>
<td>cntReg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.639%; route: 2.104, 78.361%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.639%; route: 2.104, 78.361%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/bitsReg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/bitsReg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.661</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C132[1][B]</td>
<td>tx/tx_0/bitsReg_1_s0/CLK</td>
</tr>
<tr>
<td>2.802</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R53C132[1][B]</td>
<td style=" font-weight:bold;">tx/tx_0/bitsReg_1_s0/Q</td>
</tr>
<tr>
<td>2.877</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C132[1][B]</td>
<td>tx/tx_0/n144_s2/I1</td>
</tr>
<tr>
<td>3.030</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C132[1][B]</td>
<td style=" background: #97FFFF;">tx/tx_0/n144_s2/F</td>
</tr>
<tr>
<td>3.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C132[1][B]</td>
<td style=" font-weight:bold;">tx/tx_0/bitsReg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.661</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C132[1][B]</td>
<td>tx/tx_0/bitsReg_1_s0/CLK</td>
</tr>
<tr>
<td>2.662</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C132[1][B]</td>
<td>tx/tx_0/bitsReg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.828%; route: 2.081, 78.172%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.828%; route: 2.081, 78.172%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/bitsReg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/bitsReg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.661</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C132[1][B]</td>
<td>tx/tx_0/bitsReg_1_s0/CLK</td>
</tr>
<tr>
<td>2.802</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R53C132[1][B]</td>
<td style=" font-weight:bold;">tx/tx_0/bitsReg_1_s0/Q</td>
</tr>
<tr>
<td>2.877</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C132[1][A]</td>
<td>tx/tx_0/n142_s2/I1</td>
</tr>
<tr>
<td>3.030</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C132[1][A]</td>
<td style=" background: #97FFFF;">tx/tx_0/n142_s2/F</td>
</tr>
<tr>
<td>3.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C132[1][A]</td>
<td style=" font-weight:bold;">tx/tx_0/bitsReg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.661</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C132[1][A]</td>
<td>tx/tx_0/bitsReg_3_s0/CLK</td>
</tr>
<tr>
<td>2.662</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C132[1][A]</td>
<td>tx/tx_0/bitsReg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.828%; route: 2.081, 78.172%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.828%; route: 2.081, 78.172%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/shiftReg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/shiftReg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.665</td>
<td>2.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C131[2][B]</td>
<td>tx/tx_0/shiftReg_1_s0/CLK</td>
</tr>
<tr>
<td>2.806</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R53C131[2][B]</td>
<td style=" font-weight:bold;">tx/tx_0/shiftReg_1_s0/Q</td>
</tr>
<tr>
<td>2.872</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C131[3][A]</td>
<td>tx/tx_0/n79_s1/I0</td>
</tr>
<tr>
<td>3.020</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C131[3][A]</td>
<td style=" background: #97FFFF;">tx/tx_0/n79_s1/F</td>
</tr>
<tr>
<td>3.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C131[3][A]</td>
<td style=" font-weight:bold;">tx/tx_0/shiftReg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.665</td>
<td>2.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C131[3][A]</td>
<td>tx/tx_0/shiftReg_0_s0/CLK</td>
</tr>
<tr>
<td>2.646</td>
<td>-0.019</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C131[3][A]</td>
<td>tx/tx_0/shiftReg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.795%; route: 2.085, 78.205%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 41.690%; route: 0.066, 18.592%; tC2Q: 0.141, 39.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.795%; route: 2.085, 78.205%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/cntReg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/cntReg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.660</td>
<td>2.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C132[1][A]</td>
<td>tx/tx_0/cntReg_5_s0/CLK</td>
</tr>
<tr>
<td>2.804</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R52C132[1][A]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_5_s0/Q</td>
</tr>
<tr>
<td>2.905</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C131[0][B]</td>
<td>tx/tx_0/_T_14_6_s5/I2</td>
</tr>
<tr>
<td>3.058</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C131[0][B]</td>
<td style=" background: #97FFFF;">tx/tx_0/_T_14_6_s5/F</td>
</tr>
<tr>
<td>3.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C131[0][B]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.664</td>
<td>2.083</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C131[0][B]</td>
<td>tx/tx_0/cntReg_6_s0/CLK</td>
</tr>
<tr>
<td>2.665</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C131[0][B]</td>
<td>tx/tx_0/cntReg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.838%; route: 2.079, 78.162%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.442%; route: 0.101, 25.377%; tC2Q: 0.144, 36.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.805%; route: 2.083, 78.195%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/cntReg_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/cntReg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.661</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C132[0][B]</td>
<td>tx/tx_0/cntReg_13_s0/CLK</td>
</tr>
<tr>
<td>2.802</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R53C132[0][B]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_13_s0/Q</td>
</tr>
<tr>
<td>2.808</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C132[0][B]</td>
<td>tx/tx_0/_T_14_13_s4/I3</td>
</tr>
<tr>
<td>3.056</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C132[0][B]</td>
<td style=" background: #97FFFF;">tx/tx_0/_T_14_13_s4/F</td>
</tr>
<tr>
<td>3.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C132[0][B]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.661</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C132[0][B]</td>
<td>tx/tx_0/cntReg_13_s0/CLK</td>
</tr>
<tr>
<td>2.662</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C132[0][B]</td>
<td>tx/tx_0/cntReg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.828%; route: 2.081, 78.172%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.785%; route: 0.006, 1.519%; tC2Q: 0.141, 35.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.828%; route: 2.081, 78.172%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/cntReg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/cntReg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.660</td>
<td>2.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C130[0][B]</td>
<td>tx/tx_0/cntReg_0_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R52C130[0][B]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_0_s0/Q</td>
</tr>
<tr>
<td>2.810</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C130[0][B]</td>
<td>tx/tx_0/n121_s2/I0</td>
</tr>
<tr>
<td>3.058</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C130[0][B]</td>
<td style=" background: #97FFFF;">tx/tx_0/n121_s2/F</td>
</tr>
<tr>
<td>3.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C130[0][B]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.660</td>
<td>2.079</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C130[0][B]</td>
<td>tx/tx_0/cntReg_0_s0/CLK</td>
</tr>
<tr>
<td>2.661</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C130[0][B]</td>
<td>tx/tx_0/cntReg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.838%; route: 2.079, 78.162%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.312%; route: 0.009, 2.261%; tC2Q: 0.141, 35.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.838%; route: 2.079, 78.162%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/tx_0/cntReg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/tx_0/cntReg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.661</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C134[0][B]</td>
<td>tx/tx_0/cntReg_14_s0/CLK</td>
</tr>
<tr>
<td>2.802</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R53C134[0][B]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_14_s0/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C134[0][B]</td>
<td>tx/tx_0/_T_14_14_s4/I0</td>
</tr>
<tr>
<td>3.059</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R53C134[0][B]</td>
<td style=" background: #97FFFF;">tx/tx_0/_T_14_14_s4/F</td>
</tr>
<tr>
<td>3.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C134[0][B]</td>
<td style=" font-weight:bold;">tx/tx_0/cntReg_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>81</td>
<td>IOR103[B]</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>2.661</td>
<td>2.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C134[0][B]</td>
<td>tx/tx_0/cntReg_14_s0/CLK</td>
</tr>
<tr>
<td>2.662</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C134[0][B]</td>
<td>tx/tx_0/cntReg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 21.828%; route: 2.081, 78.172%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 62.312%; route: 0.009, 2.261%; tC2Q: 0.141, 35.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 21.828%; route: 2.081, 78.172%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tx/buf_/dataReg_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>9.411</td>
<td>3.820</td>
<td>tNET</td>
<td>FF</td>
<td>tx/buf_/dataReg_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>12.689</td>
<td>2.108</td>
<td>tNET</td>
<td>RR</td>
<td>tx/buf_/dataReg_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tx/buf_/dataReg_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>9.411</td>
<td>3.820</td>
<td>tNET</td>
<td>FF</td>
<td>tx/buf_/dataReg_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>12.689</td>
<td>2.108</td>
<td>tNET</td>
<td>RR</td>
<td>tx/buf_/dataReg_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tx/buf_/dataReg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>9.411</td>
<td>3.820</td>
<td>tNET</td>
<td>FF</td>
<td>tx/buf_/dataReg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>12.689</td>
<td>2.108</td>
<td>tNET</td>
<td>RR</td>
<td>tx/buf_/dataReg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tx/buf_/dataReg_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>9.411</td>
<td>3.820</td>
<td>tNET</td>
<td>FF</td>
<td>tx/buf_/dataReg_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>12.689</td>
<td>2.108</td>
<td>tNET</td>
<td>RR</td>
<td>tx/buf_/dataReg_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tx/buf_/dataReg_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>9.411</td>
<td>3.820</td>
<td>tNET</td>
<td>FF</td>
<td>tx/buf_/dataReg_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>12.689</td>
<td>2.108</td>
<td>tNET</td>
<td>RR</td>
<td>tx/buf_/dataReg_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tx/buf_/dataReg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>9.411</td>
<td>3.820</td>
<td>tNET</td>
<td>FF</td>
<td>tx/buf_/dataReg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>12.689</td>
<td>2.108</td>
<td>tNET</td>
<td>RR</td>
<td>tx/buf_/dataReg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.077</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.277</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tx/buf_/dataReg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>9.411</td>
<td>3.820</td>
<td>tNET</td>
<td>FF</td>
<td>tx/buf_/dataReg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>12.689</td>
<td>2.108</td>
<td>tNET</td>
<td>RR</td>
<td>tx/buf_/dataReg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.079</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.279</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>9.405</td>
<td>3.813</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>12.683</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_8_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.079</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.279</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>9.405</td>
<td>3.813</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>12.683</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.079</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.279</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>5.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>9.405</td>
<td>3.813</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock_ibuf/I</td>
</tr>
<tr>
<td>10.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>clock_ibuf/O</td>
</tr>
<tr>
<td>12.683</td>
<td>2.102</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_10_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>81</td>
<td>clock_d</td>
<td>6.436</td>
<td>4.234</td>
</tr>
<tr>
<td>32</td>
<td>n411_4</td>
<td>6.497</td>
<td>0.751</td>
</tr>
<tr>
<td>16</td>
<td>buf__io_out_valid</td>
<td>7.799</td>
<td>0.920</td>
</tr>
<tr>
<td>15</td>
<td>n228_3</td>
<td>6.727</td>
<td>0.651</td>
</tr>
<tr>
<td>12</td>
<td>cntReg[2]</td>
<td>6.910</td>
<td>0.763</td>
</tr>
<tr>
<td>12</td>
<td>_T_3</td>
<td>6.561</td>
<td>0.698</td>
</tr>
<tr>
<td>11</td>
<td>cntReg[0]</td>
<td>7.014</td>
<td>0.331</td>
</tr>
<tr>
<td>11</td>
<td>cntReg[3]</td>
<td>7.153</td>
<td>0.743</td>
</tr>
<tr>
<td>10</td>
<td>cntReg[1]</td>
<td>7.087</td>
<td>0.331</td>
</tr>
<tr>
<td>10</td>
<td>n72_4</td>
<td>7.876</td>
<td>0.168</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R59C134</td>
<td>43.06%</td>
</tr>
<tr>
<td>R52C132</td>
<td>41.67%</td>
</tr>
<tr>
<td>R56C131</td>
<td>41.67%</td>
</tr>
<tr>
<td>R59C136</td>
<td>41.67%</td>
</tr>
<tr>
<td>R53C131</td>
<td>40.28%</td>
</tr>
<tr>
<td>R54C131</td>
<td>38.89%</td>
</tr>
<tr>
<td>R59C135</td>
<td>36.11%</td>
</tr>
<tr>
<td>R59C138</td>
<td>36.11%</td>
</tr>
<tr>
<td>R59C137</td>
<td>36.11%</td>
</tr>
<tr>
<td>R53C132</td>
<td>31.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
