
optiboot_atmega1284p.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000001fe  0001fc00  0001fc00  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .version      00000002  0001fffe  0001fffe  00000252  2**0
                  CONTENTS, READONLY
  2 .stab         00000b88  00000000  00000000  00000254  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000a56  00000000  00000000  00000ddc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0001fc00 <main>:
   1fc00:	0f 92       	push	r0
   1fc02:	cd b7       	in	r28, 0x3d	; 61
   1fc04:	de b7       	in	r29, 0x3e	; 62
   1fc06:	11 24       	eor	r1, r1
   1fc08:	84 b7       	in	r24, 0x34	; 52
   1fc0a:	14 be       	out	0x34, r1	; 52
   1fc0c:	81 ff       	sbrs	r24, 1
   1fc0e:	f2 d0       	rcall	.+484    	; 0x1fdf4 <appStart>
   1fc10:	85 e0       	ldi	r24, 0x05	; 5
   1fc12:	80 93 81 00 	sts	0x0081, r24
   1fc16:	82 e0       	ldi	r24, 0x02	; 2
   1fc18:	80 93 c0 00 	sts	0x00C0, r24
   1fc1c:	88 e1       	ldi	r24, 0x18	; 24
   1fc1e:	80 93 c1 00 	sts	0x00C1, r24
   1fc22:	86 e0       	ldi	r24, 0x06	; 6
   1fc24:	80 93 c2 00 	sts	0x00C2, r24
   1fc28:	85 e1       	ldi	r24, 0x15	; 21
   1fc2a:	80 93 c4 00 	sts	0x00C4, r24
   1fc2e:	8e e0       	ldi	r24, 0x0E	; 14
   1fc30:	cb d0       	rcall	.+406    	; 0x1fdc8 <watchdogConfig>
   1fc32:	54 9a       	sbi	0x0a, 4	; 10
   1fc34:	26 e0       	ldi	r18, 0x06	; 6
   1fc36:	8c e3       	ldi	r24, 0x3C	; 60
   1fc38:	9b ef       	ldi	r25, 0xFB	; 251
   1fc3a:	31 e0       	ldi	r19, 0x01	; 1
   1fc3c:	90 93 85 00 	sts	0x0085, r25
   1fc40:	80 93 84 00 	sts	0x0084, r24
   1fc44:	36 bb       	out	0x16, r19	; 22
   1fc46:	b0 9b       	sbis	0x16, 0	; 22
   1fc48:	fe cf       	rjmp	.-4      	; 0x1fc46 <main+0x46>
   1fc4a:	4c 9a       	sbi	0x09, 4	; 9
   1fc4c:	a8 95       	wdr
   1fc4e:	21 50       	subi	r18, 0x01	; 1
   1fc50:	a9 f7       	brne	.-22     	; 0x1fc3c <main+0x3c>
   1fc52:	88 24       	eor	r8, r8
   1fc54:	99 24       	eor	r9, r9
   1fc56:	dd 24       	eor	r13, r13
   1fc58:	d3 94       	inc	r13
   1fc5a:	e1 e1       	ldi	r30, 0x11	; 17
   1fc5c:	ee 2e       	mov	r14, r30
   1fc5e:	73 e0       	ldi	r23, 0x03	; 3
   1fc60:	f7 2e       	mov	r15, r23
   1fc62:	a6 d0       	rcall	.+332    	; 0x1fdb0 <getch>
   1fc64:	81 34       	cpi	r24, 0x41	; 65
   1fc66:	71 f4       	brne	.+28     	; 0x1fc84 <main+0x84>
   1fc68:	a3 d0       	rcall	.+326    	; 0x1fdb0 <getch>
   1fc6a:	89 83       	std	Y+1, r24	; 0x01
   1fc6c:	b3 d0       	rcall	.+358    	; 0x1fdd4 <verifySpace>
   1fc6e:	89 81       	ldd	r24, Y+1	; 0x01
   1fc70:	82 38       	cpi	r24, 0x82	; 130
   1fc72:	09 f4       	brne	.+2      	; 0x1fc76 <main+0x76>
   1fc74:	8c c0       	rjmp	.+280    	; 0x1fd8e <main+0x18e>
   1fc76:	81 38       	cpi	r24, 0x81	; 129
   1fc78:	11 f4       	brne	.+4      	; 0x1fc7e <main+0x7e>
   1fc7a:	84 e0       	ldi	r24, 0x04	; 4
   1fc7c:	01 c0       	rjmp	.+2      	; 0x1fc80 <main+0x80>
   1fc7e:	83 e0       	ldi	r24, 0x03	; 3
   1fc80:	90 d0       	rcall	.+288    	; 0x1fda2 <putch>
   1fc82:	8c c0       	rjmp	.+280    	; 0x1fd9c <main+0x19c>
   1fc84:	82 34       	cpi	r24, 0x42	; 66
   1fc86:	11 f4       	brne	.+4      	; 0x1fc8c <main+0x8c>
   1fc88:	84 e1       	ldi	r24, 0x14	; 20
   1fc8a:	03 c0       	rjmp	.+6      	; 0x1fc92 <main+0x92>
   1fc8c:	85 34       	cpi	r24, 0x45	; 69
   1fc8e:	19 f4       	brne	.+6      	; 0x1fc96 <main+0x96>
   1fc90:	85 e0       	ldi	r24, 0x05	; 5
   1fc92:	a8 d0       	rcall	.+336    	; 0x1fde4 <getNch>
   1fc94:	83 c0       	rjmp	.+262    	; 0x1fd9c <main+0x19c>
   1fc96:	85 35       	cpi	r24, 0x55	; 85
   1fc98:	91 f4       	brne	.+36     	; 0x1fcbe <main+0xbe>
   1fc9a:	8a d0       	rcall	.+276    	; 0x1fdb0 <getch>
   1fc9c:	08 2f       	mov	r16, r24
   1fc9e:	10 e0       	ldi	r17, 0x00	; 0
   1fca0:	87 d0       	rcall	.+270    	; 0x1fdb0 <getch>
   1fca2:	90 e0       	ldi	r25, 0x00	; 0
   1fca4:	38 2f       	mov	r19, r24
   1fca6:	22 27       	eor	r18, r18
   1fca8:	20 2b       	or	r18, r16
   1fcaa:	31 2b       	or	r19, r17
   1fcac:	83 2f       	mov	r24, r19
   1fcae:	88 1f       	adc	r24, r24
   1fcb0:	88 27       	eor	r24, r24
   1fcb2:	88 1f       	adc	r24, r24
   1fcb4:	8b bf       	out	0x3b, r24	; 59
   1fcb6:	49 01       	movw	r8, r18
   1fcb8:	88 0c       	add	r8, r8
   1fcba:	99 1c       	adc	r9, r9
   1fcbc:	6e c0       	rjmp	.+220    	; 0x1fd9a <main+0x19a>
   1fcbe:	86 35       	cpi	r24, 0x56	; 86
   1fcc0:	21 f4       	brne	.+8      	; 0x1fcca <main+0xca>
   1fcc2:	84 e0       	ldi	r24, 0x04	; 4
   1fcc4:	8f d0       	rcall	.+286    	; 0x1fde4 <getNch>
   1fcc6:	80 e0       	ldi	r24, 0x00	; 0
   1fcc8:	db cf       	rjmp	.-74     	; 0x1fc80 <main+0x80>
   1fcca:	84 36       	cpi	r24, 0x64	; 100
   1fccc:	09 f0       	breq	.+2      	; 0x1fcd0 <main+0xd0>
   1fcce:	41 c0       	rjmp	.+130    	; 0x1fd52 <main+0x152>
   1fcd0:	6f d0       	rcall	.+222    	; 0x1fdb0 <getch>
   1fcd2:	6e d0       	rcall	.+220    	; 0x1fdb0 <getch>
   1fcd4:	c8 2e       	mov	r12, r24
   1fcd6:	6c d0       	rcall	.+216    	; 0x1fdb0 <getch>
   1fcd8:	80 e0       	ldi	r24, 0x00	; 0
   1fcda:	88 16       	cp	r8, r24
   1fcdc:	80 ee       	ldi	r24, 0xE0	; 224
   1fcde:	98 06       	cpc	r9, r24
   1fce0:	18 f4       	brcc	.+6      	; 0x1fce8 <main+0xe8>
   1fce2:	f4 01       	movw	r30, r8
   1fce4:	f7 be       	out	0x37, r15	; 55
   1fce6:	e8 95       	spm
   1fce8:	00 e0       	ldi	r16, 0x00	; 0
   1fcea:	11 e0       	ldi	r17, 0x01	; 1
   1fcec:	61 d0       	rcall	.+194    	; 0x1fdb0 <getch>
   1fcee:	f8 01       	movw	r30, r16
   1fcf0:	81 93       	st	Z+, r24
   1fcf2:	8f 01       	movw	r16, r30
   1fcf4:	ce 16       	cp	r12, r30
   1fcf6:	d1 f7       	brne	.-12     	; 0x1fcec <main+0xec>
   1fcf8:	f0 e0       	ldi	r31, 0x00	; 0
   1fcfa:	8f 16       	cp	r8, r31
   1fcfc:	f0 ee       	ldi	r31, 0xE0	; 224
   1fcfe:	9f 06       	cpc	r9, r31
   1fd00:	18 f0       	brcs	.+6      	; 0x1fd08 <main+0x108>
   1fd02:	f4 01       	movw	r30, r8
   1fd04:	f7 be       	out	0x37, r15	; 55
   1fd06:	e8 95       	spm
   1fd08:	65 d0       	rcall	.+202    	; 0x1fdd4 <verifySpace>
   1fd0a:	07 b6       	in	r0, 0x37	; 55
   1fd0c:	00 fc       	sbrc	r0, 0
   1fd0e:	fd cf       	rjmp	.-6      	; 0x1fd0a <main+0x10a>
   1fd10:	f4 01       	movw	r30, r8
   1fd12:	a0 e0       	ldi	r26, 0x00	; 0
   1fd14:	b1 e0       	ldi	r27, 0x01	; 1
   1fd16:	2c 91       	ld	r18, X
   1fd18:	30 e0       	ldi	r19, 0x00	; 0
   1fd1a:	11 96       	adiw	r26, 0x01	; 1
   1fd1c:	8c 91       	ld	r24, X
   1fd1e:	11 97       	sbiw	r26, 0x01	; 1
   1fd20:	90 e0       	ldi	r25, 0x00	; 0
   1fd22:	98 2f       	mov	r25, r24
   1fd24:	88 27       	eor	r24, r24
   1fd26:	82 2b       	or	r24, r18
   1fd28:	93 2b       	or	r25, r19
   1fd2a:	12 96       	adiw	r26, 0x02	; 2
   1fd2c:	0c 01       	movw	r0, r24
   1fd2e:	d7 be       	out	0x37, r13	; 55
   1fd30:	e8 95       	spm
   1fd32:	11 24       	eor	r1, r1
   1fd34:	32 96       	adiw	r30, 0x02	; 2
   1fd36:	82 e0       	ldi	r24, 0x02	; 2
   1fd38:	a0 30       	cpi	r26, 0x00	; 0
   1fd3a:	b8 07       	cpc	r27, r24
   1fd3c:	61 f7       	brne	.-40     	; 0x1fd16 <main+0x116>
   1fd3e:	85 e0       	ldi	r24, 0x05	; 5
   1fd40:	f4 01       	movw	r30, r8
   1fd42:	87 bf       	out	0x37, r24	; 55
   1fd44:	e8 95       	spm
   1fd46:	07 b6       	in	r0, 0x37	; 55
   1fd48:	00 fc       	sbrc	r0, 0
   1fd4a:	fd cf       	rjmp	.-6      	; 0x1fd46 <main+0x146>
   1fd4c:	e7 be       	out	0x37, r14	; 55
   1fd4e:	e8 95       	spm
   1fd50:	25 c0       	rjmp	.+74     	; 0x1fd9c <main+0x19c>
   1fd52:	84 37       	cpi	r24, 0x74	; 116
   1fd54:	a9 f4       	brne	.+42     	; 0x1fd80 <main+0x180>
   1fd56:	2c d0       	rcall	.+88     	; 0x1fdb0 <getch>
   1fd58:	2b d0       	rcall	.+86     	; 0x1fdb0 <getch>
   1fd5a:	b8 2e       	mov	r11, r24
   1fd5c:	29 d0       	rcall	.+82     	; 0x1fdb0 <getch>
   1fd5e:	3a d0       	rcall	.+116    	; 0x1fdd4 <verifySpace>
   1fd60:	cb 2c       	mov	r12, r11
   1fd62:	84 01       	movw	r16, r8
   1fd64:	f8 01       	movw	r30, r16
   1fd66:	86 91       	elpm	r24, Z+
   1fd68:	1c d0       	rcall	.+56     	; 0x1fda2 <putch>
   1fd6a:	0f 5f       	subi	r16, 0xFF	; 255
   1fd6c:	1f 4f       	sbci	r17, 0xFF	; 255
   1fd6e:	ca 94       	dec	r12
   1fd70:	c9 f7       	brne	.-14     	; 0x1fd64 <main+0x164>
   1fd72:	08 94       	sec
   1fd74:	81 1c       	adc	r8, r1
   1fd76:	91 1c       	adc	r9, r1
   1fd78:	ba 94       	dec	r11
   1fd7a:	8b 0c       	add	r8, r11
   1fd7c:	91 1c       	adc	r9, r1
   1fd7e:	0e c0       	rjmp	.+28     	; 0x1fd9c <main+0x19c>
   1fd80:	85 37       	cpi	r24, 0x75	; 117
   1fd82:	39 f4       	brne	.+14     	; 0x1fd92 <main+0x192>
   1fd84:	27 d0       	rcall	.+78     	; 0x1fdd4 <verifySpace>
   1fd86:	8e e1       	ldi	r24, 0x1E	; 30
   1fd88:	0c d0       	rcall	.+24     	; 0x1fda2 <putch>
   1fd8a:	87 e9       	ldi	r24, 0x97	; 151
   1fd8c:	0a d0       	rcall	.+20     	; 0x1fda2 <putch>
   1fd8e:	85 e0       	ldi	r24, 0x05	; 5
   1fd90:	77 cf       	rjmp	.-274    	; 0x1fc80 <main+0x80>
   1fd92:	81 35       	cpi	r24, 0x51	; 81
   1fd94:	11 f4       	brne	.+4      	; 0x1fd9a <main+0x19a>
   1fd96:	88 e0       	ldi	r24, 0x08	; 8
   1fd98:	17 d0       	rcall	.+46     	; 0x1fdc8 <watchdogConfig>
   1fd9a:	1c d0       	rcall	.+56     	; 0x1fdd4 <verifySpace>
   1fd9c:	80 e1       	ldi	r24, 0x10	; 16
   1fd9e:	01 d0       	rcall	.+2      	; 0x1fda2 <putch>
   1fda0:	60 cf       	rjmp	.-320    	; 0x1fc62 <main+0x62>

0001fda2 <putch>:
  }
}

void putch(char ch) {
#ifndef SOFT_UART
  while (!(UART_SRA & _BV(UDRE0)));
   1fda2:	90 91 c0 00 	lds	r25, 0x00C0
   1fda6:	95 ff       	sbrs	r25, 5
   1fda8:	fc cf       	rjmp	.-8      	; 0x1fda2 <putch>
  UART_UDR = ch;
   1fdaa:	80 93 c6 00 	sts	0x00C6, r24
      [uartBit] "I" (UART_TX_BIT)
    :
      "r25"
  );
#endif
}
   1fdae:	08 95       	ret

0001fdb0 <getch>:
      [uartBit] "I" (UART_RX_BIT)
    :
      "r25"
);
#else
  while(!(UART_SRA & _BV(RXC0)))
   1fdb0:	80 91 c0 00 	lds	r24, 0x00C0
   1fdb4:	87 ff       	sbrs	r24, 7
   1fdb6:	fc cf       	rjmp	.-8      	; 0x1fdb0 <getch>
    ;
  if (!(UART_SRA & _BV(FE0))) {
   1fdb8:	80 91 c0 00 	lds	r24, 0x00C0
   1fdbc:	84 fd       	sbrc	r24, 4
   1fdbe:	01 c0       	rjmp	.+2      	; 0x1fdc2 <getch+0x12>
}
#endif

// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
  __asm__ __volatile__ (
   1fdc0:	a8 95       	wdr
       * don't care that an invalid char is returned...)
       */
    watchdogReset();
  }
  
  ch = UART_UDR;
   1fdc2:	80 91 c6 00 	lds	r24, 0x00C6
  LED_PIN |= _BV(LED);
#endif
#endif

  return ch;
}
   1fdc6:	08 95       	ret

0001fdc8 <watchdogConfig>:
    "wdr\n"
  );
}

void watchdogConfig(uint8_t x) {
  WDTCSR = _BV(WDCE) | _BV(WDE);
   1fdc8:	e0 e6       	ldi	r30, 0x60	; 96
   1fdca:	f0 e0       	ldi	r31, 0x00	; 0
   1fdcc:	98 e1       	ldi	r25, 0x18	; 24
   1fdce:	90 83       	st	Z, r25
  WDTCSR = x;
   1fdd0:	80 83       	st	Z, r24
}
   1fdd2:	08 95       	ret

0001fdd4 <verifySpace>:
  do getch(); while (--count);
  verifySpace();
}

void verifySpace() {
  if (getch() != CRC_EOP) {
   1fdd4:	ed df       	rcall	.-38     	; 0x1fdb0 <getch>
   1fdd6:	80 32       	cpi	r24, 0x20	; 32
   1fdd8:	19 f0       	breq	.+6      	; 0x1fde0 <verifySpace+0xc>
    watchdogConfig(WATCHDOG_16MS);    // shorten WD timeout
   1fdda:	88 e0       	ldi	r24, 0x08	; 8
   1fddc:	f5 df       	rcall	.-22     	; 0x1fdc8 <watchdogConfig>
   1fdde:	ff cf       	rjmp	.-2      	; 0x1fdde <verifySpace+0xa>
    while (1)			      // and busy-loop so that WD causes
      ;				      //  a reset and app start.
  }
  putch(STK_INSYNC);
   1fde0:	84 e1       	ldi	r24, 0x14	; 20
   1fde2:	df cf       	rjmp	.-66     	; 0x1fda2 <putch>

0001fde4 <getNch>:
    ::[count] "M" (UART_B_VALUE)
  );
}
#endif

void getNch(uint8_t count) {
   1fde4:	1f 93       	push	r17
   1fde6:	18 2f       	mov	r17, r24
  do getch(); while (--count);
   1fde8:	e3 df       	rcall	.-58     	; 0x1fdb0 <getch>
   1fdea:	11 50       	subi	r17, 0x01	; 1
   1fdec:	e9 f7       	brne	.-6      	; 0x1fde8 <getNch+0x4>
  verifySpace();
   1fdee:	f2 df       	rcall	.-28     	; 0x1fdd4 <verifySpace>
}
   1fdf0:	1f 91       	pop	r17
   1fdf2:	08 95       	ret

0001fdf4 <appStart>:
  WDTCSR = _BV(WDCE) | _BV(WDE);
  WDTCSR = x;
}

void appStart() {
  watchdogConfig(WATCHDOG_OFF);
   1fdf4:	80 e0       	ldi	r24, 0x00	; 0
   1fdf6:	e8 df       	rcall	.-48     	; 0x1fdc8 <watchdogConfig>
  __asm__ __volatile__ (
   1fdf8:	ee 27       	eor	r30, r30
   1fdfa:	ff 27       	eor	r31, r31
   1fdfc:	09 94       	ijmp
