`define MODULE_NAME SDRAM_controller_top_SIP
`define SDRAM_DATA_WIDTH 16
`define SDRAM_BANK_WIDTH 2
`define SDRAM_ADDR_ROW_WIDTH 13
`define SDRAM_ADDR_COLUMN_WIDTH 9
`define SDRAM_REFRESH_PERIOD 64000000
`define SDRAM_REFRESH_FREQ 4096
`define SDRAM_CLK_PERIOD 20
`define SDRAM_CL 3
`define SDRAM_tRP 2
`define SDRAM_tRFC 4
`define SDRAM_tMRD 2
`define SDRAM_tRCD 2
`define SDRAM_tWR 2
