{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1515942829189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1515942829193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 14 10:13:49 2018 " "Processing started: Sun Jan 14 10:13:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1515942829193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515942829193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab1 -c LogicalStep_Lab1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab1 -c LogicalStep_Lab1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515942829193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1515942830187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1515942830187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab1_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep_lab1_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab1_top " "Found entity 1: LogicalStep_Lab1_top" {  } { { "LogicalStep_Lab1_top.bdf" "" { Schematic "D:/ECE-124/Lab1/LogicalStep_Lab1_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515942840435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515942840435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_gates.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDL_gates-simple_gates " "Found design unit 1: VHDL_gates-simple_gates" {  } { { "VHDL_gates.vhd" "" { Text "D:/ECE-124/Lab1/VHDL_gates.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515942841306 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL_gates " "Found entity 1: VHDL_gates" {  } { { "VHDL_gates.vhd" "" { Text "D:/ECE-124/Lab1/VHDL_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515942841306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515942841306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polaritychangecontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file polaritychangecontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PolarityChangeControl " "Found entity 1: PolarityChangeControl" {  } { { "PolarityChangeControl.bdf" "" { Schematic "D:/ECE-124/Lab1/PolarityChangeControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515942841315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515942841315 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PolarityChangeControl.vhd " "Can't analyze file -- file PolarityChangeControl.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1515942841319 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PolarityChangeControlVHDL.vhd " "Can't analyze file -- file PolarityChangeControlVHDL.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1515942841323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_newgates.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_newgates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDL_newGates-new_gates " "Found design unit 1: VHDL_newGates-new_gates" {  } { { "VHDL_newGates.vhd" "" { Text "D:/ECE-124/Lab1/VHDL_newGates.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515942841323 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL_newGates " "Found entity 1: VHDL_newGates" {  } { { "VHDL_newGates.vhd" "" { Text "D:/ECE-124/Lab1/VHDL_newGates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515942841323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515942841323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab1_top " "Elaborating entity \"LogicalStep_Lab1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1515942841547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VHDL_newGates VHDL_newGates:inst9 " "Elaborating entity \"VHDL_newGates\" for hierarchy \"VHDL_newGates:inst9\"" {  } { { "LogicalStep_Lab1_top.bdf" "inst9" { Schematic "D:/ECE-124/Lab1/LogicalStep_Lab1_top.bdf" { { 256 992 1216 400 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515942841618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VHDL_gates VHDL_gates:inst4 " "Elaborating entity \"VHDL_gates\" for hierarchy \"VHDL_gates:inst4\"" {  } { { "LogicalStep_Lab1_top.bdf" "inst4" { Schematic "D:/ECE-124/Lab1/LogicalStep_Lab1_top.bdf" { { 256 656 864 432 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515942841678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst5 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst5\"" {  } { { "LogicalStep_Lab1_top.bdf" "inst5" { Schematic "D:/ECE-124/Lab1/LogicalStep_Lab1_top.bdf" { { 416 152 288 616 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515942842018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst5 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst5\"" {  } { { "LogicalStep_Lab1_top.bdf" "" { Schematic "D:/ECE-124/Lab1/LogicalStep_Lab1_top.bdf" { { 416 152 288 616 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515942842050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst5 " "Instantiated megafunction \"LPM_COUNTER:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515942842070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 260000000 " "Parameter \"LPM_MODULUS\" = \"260000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515942842070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515942842070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 28 " "Parameter \"LPM_WIDTH\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515942842070 ""}  } { { "LogicalStep_Lab1_top.bdf" "" { Schematic "D:/ECE-124/Lab1/LogicalStep_Lab1_top.bdf" { { 416 152 288 616 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1515942842070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_luj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_luj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_luj " "Found entity 1: cntr_luj" {  } { { "db/cntr_luj.tdf" "" { Text "D:/ECE-124/Lab1/db/cntr_luj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515942842376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515942842376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_luj LPM_COUNTER:inst5\|cntr_luj:auto_generated " "Elaborating entity \"cntr_luj\" for hierarchy \"LPM_COUNTER:inst5\|cntr_luj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/programs/quartusprime/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515942842376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6tb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6tb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6tb " "Found entity 1: cmpr_6tb" {  } { { "db/cmpr_6tb.tdf" "" { Text "D:/ECE-124/Lab1/db/cmpr_6tb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515942842518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515942842518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6tb LPM_COUNTER:inst5\|cntr_luj:auto_generated\|cmpr_6tb:cmpr1 " "Elaborating entity \"cmpr_6tb\" for hierarchy \"LPM_COUNTER:inst5\|cntr_luj:auto_generated\|cmpr_6tb:cmpr1\"" {  } { { "db/cntr_luj.tdf" "cmpr1" { Text "D:/ECE-124/Lab1/db/cntr_luj.tdf" 176 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515942842518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PolarityChangeControl PolarityChangeControl:inst6 " "Elaborating entity \"PolarityChangeControl\" for hierarchy \"PolarityChangeControl:inst6\"" {  } { { "LogicalStep_Lab1_top.bdf" "inst6" { Schematic "D:/ECE-124/Lab1/LogicalStep_Lab1_top.bdf" { { 24 992 1216 168 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515942842551 ""}
{ "Warning" "WSGN_SEARCH_FILE" "schem_gates.bdf 1 1 " "Using design file schem_gates.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 schem_gates " "Found entity 1: schem_gates" {  } { { "schem_gates.bdf" "" { Schematic "D:/ECE-124/Lab1/schem_gates.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515942842602 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515942842602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "schem_gates schem_gates:inst " "Elaborating entity \"schem_gates\" for hierarchy \"schem_gates:inst\"" {  } { { "LogicalStep_Lab1_top.bdf" "inst" { Schematic "D:/ECE-124/Lab1/LogicalStep_Lab1_top.bdf" { { 40 664 872 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515942842602 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_char1 GND " "Pin \"seg7_char1\" is stuck at GND" {  } { { "LogicalStep_Lab1_top.bdf" "" { Schematic "D:/ECE-124/Lab1/LogicalStep_Lab1_top.bdf" { { 512 1016 1194 528 "seg7_char1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1515942844315 "|LogicalStep_Lab1_top|seg7_char1"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_char2 GND " "Pin \"seg7_char2\" is stuck at GND" {  } { { "LogicalStep_Lab1_top.bdf" "" { Schematic "D:/ECE-124/Lab1/LogicalStep_Lab1_top.bdf" { { 552 1016 1194 568 "seg7_char2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1515942844315 "|LogicalStep_Lab1_top|seg7_char2"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab1_top.bdf" "" { Schematic "D:/ECE-124/Lab1/LogicalStep_Lab1_top.bdf" { { 280 1256 1432 296 "leds\[4\]" "" } { 296 1256 1432 312 "leds\[5\]" "" } { 312 1256 1432 328 "leds\[6\]" "" } { 328 1256 1432 344 "leds\[7\]" "" } { 48 1256 1432 64 "leds\[0\]" "" } { 64 1256 1432 80 "leds\[1\]" "" } { 80 1256 1432 96 "leds\[2\]" "" } { 96 1256 1432 112 "leds\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1515942844315 "|LogicalStep_Lab1_top|leds[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1515942844315 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1515942844423 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1515942846050 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515942846050 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1515942846696 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1515942846696 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1515942846696 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1515942846696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1515942846712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 14 10:14:06 2018 " "Processing ended: Sun Jan 14 10:14:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1515942846712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1515942846712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1515942846712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1515942846712 ""}
