static int F_1 (\r\nT_1 V_1 ,\r\nT_2 * V_2 ,\r\nT_3 * V_3 )\r\n{\r\nT_4 V_4 , V_5 ;\r\nT_1 V_6 ;\r\nT_5 * V_7 = ( T_5 * )\r\n( ( T_1 * ) V_2 + ( 2 * sizeof( V_8 ) ) + F_2 ( V_2 -> V_9 ) ) ;\r\nT_1 V_10 = 0 ;\r\nwhile ( * ( T_4 * ) V_7 != V_11 &&\r\nV_10 < V_12 ) {\r\nV_6 = ( T_1 ) ( ( * ( T_4 * ) V_7 & V_13 ) >> V_14 ) ;\r\nif ( V_1 == V_6 ) {\r\nV_3 -> V_15 [ V_10 ] . V_16 =\r\n( T_4 ) ( ( * ( T_4 * ) V_7 & V_17 ) >>\r\nV_18 ) ;\r\nfor ( V_4 = 0 , V_5 = 1 ; V_4 < V_3 -> V_19 ; V_4 ++ ) {\r\nif ( ( V_3 -> V_20 [ V_4 ] . V_21 &\r\nV_22 ) == V_23 ) {\r\nV_3 -> V_15 [ V_10 ] . V_24 [ V_4 ] =\r\n( T_4 ) * ( ( T_4 * ) V_7 + V_5 ) ;\r\nV_5 ++ ;\r\n} else if ( ( V_3 -> V_20 [ V_4 ] . V_21 &\r\nV_22 ) == V_25 ) {\r\nV_3 -> V_15 [ V_10 ] . V_24 [ V_4 ] =\r\nV_3 -> V_15 [ V_10 ] . V_24 [ V_4 - 1 ] ;\r\n}\r\n}\r\nV_10 ++ ;\r\n}\r\nV_7 = ( T_5 * )\r\n( ( T_1 * ) V_7 + F_2 ( V_2 -> V_26 ) ) ;\r\n}\r\nF_3 ((*(uint32_t *)reg_data == END_OF_REG_DATA_BLOCK),\r\nL_1 , return -1 ) ;\r\nV_3 -> V_27 = V_10 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_4 (\r\nT_2 * V_2 ,\r\nT_3 * V_3 )\r\n{\r\nT_1 V_4 = 0 ;\r\nT_1 V_27 = ( T_1 ) ( ( F_2 ( V_2 -> V_9 ) )\r\n/ sizeof( V_28 ) ) ;\r\nV_28 * V_29 = & V_2 -> V_30 [ 0 ] ;\r\nV_27 -- ;\r\nF_3 ((num_entries <= VBIOS_MC_REGISTER_ARRAY_SIZE),\r\nL_1 , return -1 ) ;\r\nwhile ( ( ! ( V_29 -> V_31 & V_32 ) ) &&\r\n( V_4 < V_27 ) ) {\r\nV_3 -> V_20 [ V_4 ] . V_33 =\r\n( V_8 ) ( F_2 ( V_29 -> V_34 ) ) ;\r\nV_3 -> V_20 [ V_4 ] . V_21 =\r\nV_29 -> V_31 ;\r\nV_4 ++ ;\r\nV_29 = ( V_28 * )\r\n( ( T_1 * ) V_29 + sizeof( V_28 ) ) ;\r\n}\r\nV_3 -> V_19 = V_4 ;\r\nreturn 0 ;\r\n}\r\nint F_5 (\r\nstruct V_35 * V_36 ,\r\nT_1 V_37 ,\r\nT_3 * V_3 )\r\n{\r\nT_6 * V_38 ;\r\nT_2 * V_2 ;\r\nint V_39 = 0 ;\r\nT_7 V_40 , V_41 ;\r\nT_8 V_42 ;\r\nV_38 = ( T_6 * )\r\nF_6 ( V_36 -> V_43 ,\r\nF_7 ( V_44 , V_45 ) , & V_42 , & V_40 , & V_41 ) ;\r\nif ( V_37 >= V_38 -> V_46 ) {\r\nF_8 ( V_47 L_2 ) ;\r\nV_39 = - 1 ;\r\n} else if ( V_38 -> V_48 . V_49 < 2 ) {\r\nF_8 ( V_47 L_2 ) ;\r\nV_39 = - 1 ;\r\n}\r\nif ( 0 == V_39 ) {\r\nV_2 = ( T_2 * )\r\n( ( T_1 * ) V_38 + F_2 ( V_38 -> V_50 ) ) ;\r\nV_39 = F_4 ( V_2 , V_3 ) ;\r\n}\r\nif ( 0 == V_39 ) {\r\nV_39 = F_1 ( V_37 ,\r\nV_2 , V_3 ) ;\r\n}\r\nreturn V_39 ;\r\n}\r\nint F_9 (\r\nstruct V_35 * V_36 ,\r\nT_4 V_51 ,\r\nT_4 V_52 )\r\n{\r\nT_9 V_53 ;\r\nV_53 . V_54 =\r\n( T_4 ) V_51 & V_55 ;\r\nV_53 . V_54 |=\r\n( V_56 << 24 ) ;\r\nV_53 . V_57 . V_58 =\r\n( T_4 ) V_52 & V_55 ;\r\nreturn F_10 ( V_36 -> V_43 ,\r\nF_7 ( V_59 , V_60 ) ,\r\n& V_53 ) ;\r\n}\r\nstatic T_10 * F_11 ( void * V_43 )\r\n{\r\nint V_1 = F_7 ( V_44 , V_61 ) ;\r\nT_7 V_40 , V_41 ;\r\nT_8 V_42 ;\r\nunion V_62 * V_63 ;\r\nV_63 = (union V_62 * )\r\nF_6 ( V_43 , V_1 ,\r\n& V_42 , & V_40 , & V_41 ) ;\r\nif ( V_63 != NULL )\r\nreturn ( T_10 * ) & ( V_63 -> V_64 ) ;\r\nelse\r\nreturn NULL ;\r\n}\r\nstatic const T_11 * F_12 (\r\nconst T_12 * V_65 ,\r\nT_1 V_66 , T_1 V_67 )\r\n{\r\nunsigned int V_42 = F_2 ( V_65 -> V_48 . V_68 ) ;\r\nunsigned int V_69 = F_13 ( T_12 , V_70 [ 0 ] ) ;\r\nT_1 * V_71 = ( T_1 * ) V_65 ;\r\nwhile ( V_69 < V_42 ) {\r\nconst T_11 * V_72 =\r\n( const T_11 * ) ( V_71 + V_69 ) ;\r\nif ( V_66 == V_72 -> V_73 . V_48 . V_74 &&\r\nV_67 == V_72 -> V_73 . V_48 . V_75 )\r\nreturn V_72 ;\r\nV_69 += F_2 ( V_72 -> V_73 . V_48 . V_76 ) ;\r\n}\r\nreturn NULL ;\r\n}\r\nint F_14 (\r\nstruct V_35 * V_36 ,\r\nT_4 V_77 ,\r\nT_13 * V_78 ,\r\nbool V_79 )\r\n{\r\nT_14 V_80 ;\r\nint V_39 ;\r\nV_80 . V_58 = ( T_4 ) V_77 ;\r\nV_80 . V_81 = ( T_1 ) ( ( V_79 ) ? 1 : 0 ) ;\r\nV_39 = F_10\r\n( V_36 -> V_43 ,\r\nF_7 ( V_59 , V_82 ) ,\r\n& V_80 ) ;\r\nif ( 0 == V_39 ) {\r\nV_78 -> V_83 . V_84 =\r\nV_80 . V_85 . V_86 ;\r\nV_78 -> V_83 . V_87 =\r\nV_80 . V_85 . V_88 ;\r\nV_78 -> V_89 =\r\n( T_4 ) V_80 . V_90 ;\r\nV_78 -> V_91 =\r\n( T_4 ) ( V_80 . V_92 &\r\nV_93 ) ;\r\nV_78 -> V_94 =\r\n( T_4 ) ( ( V_80 . V_92 &\r\nV_95 ) ? 1 : 0 ) ;\r\nV_78 -> V_96 =\r\n( T_4 ) ( ( V_80 . V_92 &\r\nV_97 ) ? 1 : 0 ) ;\r\nV_78 -> V_98 =\r\n( T_4 ) ( ( V_80 . V_92 &\r\nV_99 ) ? 1 : 0 ) ;\r\nV_78 -> V_100 =\r\n( T_4 ) ( V_80 . V_101 ) ;\r\nV_78 -> V_102 =\r\n( T_4 ) ( V_80 . V_103 ) ;\r\n}\r\nreturn V_39 ;\r\n}\r\nint F_15 ( struct V_35 * V_36 ,\r\nT_4 V_77 , T_13 * V_78 )\r\n{\r\nT_15 V_80 ;\r\nint V_39 ;\r\nV_80 . V_58 . V_58 = ( T_4 ) V_77 ;\r\nV_39 = F_10 ( V_36 -> V_43 ,\r\nF_7 ( V_59 , V_82 ) ,\r\n& V_80 ) ;\r\nif ( ! V_39 )\r\nV_78 -> V_89 =\r\n( T_4 ) V_80 . V_58 . V_90 ;\r\nreturn V_39 ;\r\n}\r\nint F_16 ( struct V_35 * V_36 ,\r\nT_4 V_77 ,\r\nT_16 * V_104 )\r\n{\r\nT_17 V_105 ;\r\nint V_39 ;\r\nV_105 . V_58 = V_77 ;\r\nV_39 = F_10\r\n( V_36 -> V_43 ,\r\nF_7 ( V_59 , V_106 ) ,\r\n& V_105 ) ;\r\nif ( 0 == V_39 ) {\r\nV_104 -> V_107 = V_105 . V_90 ;\r\nV_104 -> V_108 = V_105 . V_58 ;\r\n}\r\nreturn V_39 ;\r\n}\r\nint F_17 (\r\nstruct V_35 * V_36 ,\r\nT_4 V_77 ,\r\nT_18 * V_104 )\r\n{\r\nT_19 V_109 ;\r\nint V_39 ;\r\nV_109 . V_58 . V_58 = V_77 ;\r\nV_109 . V_58 . V_90 = V_110 ;\r\nV_39 = F_10\r\n( V_36 -> V_43 ,\r\nF_7 ( V_59 , V_106 ) ,\r\n& V_109 ) ;\r\nif ( 0 == V_39 ) {\r\nV_104 -> V_107 =\r\nV_109 . V_58 . V_90 ;\r\nV_104 -> V_108 =\r\nV_109 . V_58 . V_58 ;\r\nV_104 -> V_111 . V_112 =\r\nV_109 . V_85 . V_86 ;\r\nV_104 -> V_111 . V_111 =\r\nV_109 . V_85 . V_88 ;\r\nV_104 -> V_113 =\r\nV_109 . V_114 ;\r\nV_104 -> V_115 =\r\nV_109 . V_116 ;\r\nV_104 -> V_117 =\r\nV_109 . V_92 ;\r\n}\r\nreturn V_39 ;\r\n}\r\nint F_18 (\r\nstruct V_35 * V_36 ,\r\nT_4 V_77 ,\r\nT_18 * V_104 )\r\n{\r\nT_19 V_109 ;\r\nint V_39 ;\r\nV_109 . V_58 . V_58 = V_77 ;\r\nV_109 . V_58 . V_90 =\r\nV_118 ;\r\nV_39 = F_10\r\n( V_36 -> V_43 ,\r\nF_7 ( V_59 , V_106 ) ,\r\n& V_109 ) ;\r\nif ( 0 == V_39 ) {\r\nV_104 -> V_107 =\r\nV_109 . V_58 . V_90 ;\r\nV_104 -> V_108 =\r\nV_109 . V_58 . V_58 ;\r\nV_104 -> V_111 . V_112 =\r\nV_109 . V_85 . V_86 ;\r\nV_104 -> V_111 . V_111 =\r\nV_109 . V_85 . V_88 ;\r\nV_104 -> V_113 =\r\nV_109 . V_114 ;\r\nV_104 -> V_115 =\r\nV_109 . V_116 ;\r\nV_104 -> V_117 =\r\nV_109 . V_92 ;\r\n}\r\nreturn V_39 ;\r\n}\r\nT_4 F_19 ( struct V_35 * V_36 )\r\n{\r\nT_20 * V_119 ;\r\nT_7 V_40 , V_41 ;\r\nT_8 V_42 ;\r\nT_4 clock ;\r\nV_119 = ( T_20 * )\r\nF_6 ( V_36 -> V_43 ,\r\nF_7 ( V_44 , V_120 ) ,\r\n& V_42 , & V_40 , & V_41 ) ;\r\nif ( V_119 == NULL )\r\nclock = 2700 ;\r\nelse\r\nclock = ( T_4 ) ( F_2 ( V_119 -> V_121 ) ) ;\r\nreturn clock ;\r\n}\r\nbool F_20 (\r\nstruct V_35 * V_36 ,\r\nT_1 V_66 ,\r\nT_1 V_67 )\r\n{\r\nT_12 * V_63 =\r\n( T_12 * ) F_11 ( V_36 -> V_43 ) ;\r\nbool V_122 ;\r\nF_3 ((NULL != voltage_info),\r\nL_3 , return false;) ;\r\nV_122 = ( NULL != F_12\r\n( V_63 , V_66 , V_67 ) ) ? true : false ;\r\nreturn V_122 ;\r\n}\r\nint F_21 (\r\nstruct V_35 * V_36 ,\r\nT_1 V_66 ,\r\nT_1 V_67 ,\r\nT_21 * V_123 )\r\n{\r\nT_12 * V_63 =\r\n( T_12 * ) F_11 ( V_36 -> V_43 ) ;\r\nconst T_11 * V_72 ;\r\nunsigned int V_4 ;\r\nF_3 ((NULL != voltage_info),\r\nL_3 , return -1;) ;\r\nV_72 = F_12\r\n( V_63 , V_66 , V_67 ) ;\r\nif ( V_72 == NULL )\r\nreturn - 1 ;\r\nF_3 (\r\n(voltage_object->asGpioVoltageObj.ucGpioEntryNum <=\r\nPP_ATOMCTRL_MAX_VOLTAGE_ENTRIES),\r\nL_4 ,\r\nreturn -1;\r\n) ;\r\nfor ( V_4 = 0 ; V_4 < V_72 -> V_73 . V_124 ; V_4 ++ ) {\r\nV_123 -> V_125 [ V_4 ] . V_126 =\r\nV_72 -> V_73 . V_127 [ V_4 ] . V_128 ;\r\nV_123 -> V_125 [ V_4 ] . V_129 =\r\nV_72 -> V_73 . V_127 [ V_4 ] . V_130 ;\r\n}\r\nV_123 -> V_131 =\r\nV_72 -> V_73 . V_132 ;\r\nV_123 -> V_133 =\r\nV_72 -> V_73 . V_124 ;\r\nV_123 -> V_134 =\r\nV_72 -> V_73 . V_135 ;\r\nreturn 0 ;\r\n}\r\nstatic bool F_22 (\r\nT_22 * V_136 ,\r\nconst T_4 V_137 ,\r\nT_23 * V_138 )\r\n{\r\nunsigned int V_42 = F_2 ( V_136 -> V_48 . V_68 ) ;\r\nunsigned int V_69 = F_13 ( T_22 , V_139 [ 0 ] ) ;\r\nT_1 * V_71 = ( T_1 * ) V_136 ;\r\nwhile ( V_69 < V_42 ) {\r\nconst T_24 * V_140 =\r\n( const T_24 * ) ( V_71 + V_69 ) ;\r\nif ( V_137 == V_140 -> V_141 ) {\r\nV_138 -> V_142 =\r\nV_140 -> V_143 ;\r\nV_138 -> V_144 =\r\nF_2 ( V_140 -> V_145 ) ;\r\nreturn false ;\r\n}\r\nV_69 += F_13 ( T_24 , V_141 ) + 1 ;\r\n}\r\nreturn true ;\r\n}\r\nstatic T_22 * F_23 ( void * V_43 )\r\n{\r\nT_7 V_40 , V_41 ;\r\nT_8 V_42 ;\r\nvoid * V_146 ;\r\nV_146 = ( T_22 * )\r\nF_6 ( V_43 ,\r\nF_7 ( V_44 , V_147 ) ,\r\n& V_42 , & V_40 , & V_41 ) ;\r\nF_3 ((NULL != table_address),\r\nL_5 , return NULL;) ;\r\nreturn ( T_22 * ) V_146 ;\r\n}\r\nbool F_24 (\r\nstruct V_35 * V_36 ,\r\nconst T_4 V_137 ,\r\nT_23 * V_138 )\r\n{\r\nbool V_148 = 0 ;\r\nT_22 * V_136 =\r\nF_23 ( V_36 -> V_43 ) ;\r\nF_3 ((NULL != gpio_lookup_table),\r\nL_6 , return -1 ) ;\r\nV_148 = F_22 ( V_136 , V_137 ,\r\nV_138 ) ;\r\nreturn V_148 ;\r\n}\r\nint F_25 (\r\nstruct V_35 * V_36 ,\r\nT_1 V_66 ,\r\nT_4 V_149 ,\r\nV_8 V_150 ,\r\nV_8 * V_151 ,\r\nV_8 V_152 ,\r\nbool V_153 )\r\n{\r\nT_25 * V_154 ;\r\nT_26 V_155 ;\r\nT_26 V_156 ;\r\nT_26 V_157 ;\r\nT_27 V_158 ;\r\nT_27 V_159 ;\r\nT_27 V_160 ;\r\nT_28 V_161 ;\r\nT_29 V_162 ;\r\nT_4 V_163 , V_164 , V_165 , V_166 , V_167 , V_168 ;\r\nT_30 V_169 , V_170 , V_171 , V_172 , V_173 , V_174 , V_175 , V_176 ;\r\nT_30 V_177 , V_178 , V_179 , V_180 , V_181 , V_182 , V_183 , V_184 , V_185 ;\r\nT_30 V_186 , V_187 ;\r\nT_30 V_188 , V_189 , V_190 , V_191 , V_192 , V_193 , V_194 , V_195 , V_196 ;\r\nT_30 V_197 , V_198 , V_199 , V_200 , V_201 , V_202 , V_203 , V_204 ;\r\nT_30 V_205 , V_206 , V_207 , V_208 , V_209 , V_210 , V_211 ;\r\nT_30 V_212 , V_213 , V_214 ;\r\nT_30 V_215 , V_216 , V_217 , V_218 , V_219 , V_220 , V_221 , V_222 , V_223 , V_224 , V_225 , V_226 ;\r\nT_4 V_227 ;\r\nT_30 V_228 , V_229 , V_230 , V_231 ;\r\nT_30 V_232 [ 2 ] ;\r\nT_30 V_233 = F_26 ( 625 , 100000 ) ;\r\nint V_39 ;\r\nV_154 = ( T_25 * )\r\nF_6 ( V_36 -> V_43 ,\r\nF_7 ( V_44 , V_234 ) ,\r\nNULL , NULL , NULL ) ;\r\nif ( ! V_154 )\r\nreturn - 1 ;\r\nif( V_154 -> V_235 . V_49 < 3 ||\r\n( V_154 -> V_235 . V_49 == 3 &&\r\nV_154 -> V_235 . V_236 < 4 ) )\r\nreturn - 1 ;\r\nV_197 = F_27 ( V_154 -> V_237 , 1000 ) ;\r\nswitch ( V_152 ) {\r\ncase 1 :\r\nV_198 = F_28 ( V_154 -> V_238 ) ;\r\nV_199 = F_26 ( V_154 -> V_239 , 1000 ) ;\r\nbreak;\r\ncase 2 :\r\nV_198 = F_28 ( V_154 -> V_240 ) ;\r\nV_199 = F_26 ( V_154 -> V_241 , 1000 ) ;\r\nbreak;\r\ncase 3 :\r\nV_198 = F_28 ( V_154 -> V_242 ) ;\r\nV_199 = F_26 ( V_154 -> V_243 , 1000 ) ;\r\nbreak;\r\ncase 4 :\r\nV_198 = F_28 ( V_154 -> V_244 ) ;\r\nV_199 = F_26 ( V_154 -> V_245 , 1000 ) ;\r\nbreak;\r\ncase 5 :\r\nV_198 = F_28 ( V_154 -> V_246 ) ;\r\nV_199 = F_26 ( V_154 -> V_247 , 1000 ) ;\r\nbreak;\r\ncase 6 :\r\nV_198 = F_28 ( V_154 -> V_248 ) ;\r\nV_199 = F_26 ( V_154 -> V_249 , 1000 ) ;\r\nbreak;\r\ncase 7 :\r\nV_198 = F_28 ( V_154 -> V_250 ) ;\r\nV_199 = F_26 ( V_154 -> V_251 , 1000 ) ;\r\nbreak;\r\ndefault:\r\nF_8 ( V_47 L_7 ) ;\r\nV_198 = F_28 ( 1 ) ;\r\nV_199 = F_26 ( V_154 -> V_252 , 1000 ) ;\r\n}\r\nV_155 = V_154 -> V_253 ;\r\nV_161 . V_254 = V_155 . V_254 ;\r\nV_161 . V_255 = V_155 . V_256 ;\r\nV_161 . V_257 = V_155 . V_258 ;\r\nV_162 . V_259 = V_161 ;\r\nV_39 = F_10 ( V_36 -> V_43 ,\r\nF_7 ( V_59 , V_260 ) ,\r\n& V_162 ) ;\r\nif ( V_39 )\r\nreturn V_39 ;\r\nV_163 = V_162 . V_261 ;\r\nV_229 = F_26 ( V_155 . V_262 , 1 ) ;\r\nV_231 = F_26 ( V_155 . V_263 , 1 ) ;\r\nV_205 = F_29 ( V_163 , V_229 , V_231 , V_155 . V_258 ) ;\r\nV_156 = V_154 -> V_264 ;\r\nV_161 . V_254 = V_156 . V_254 ;\r\nV_161 . V_255 = V_156 . V_256 ;\r\nV_161 . V_257 = V_156 . V_258 ;\r\nV_162 . V_259 = V_161 ;\r\nV_39 = F_10 ( V_36 -> V_43 ,\r\nF_7 ( V_59 , V_260 ) ,\r\n& V_162 ) ;\r\nif ( V_39 )\r\nreturn V_39 ;\r\nV_165 = V_162 . V_261 ;\r\nV_229 = F_26 ( V_156 . V_262 , 1000 ) ;\r\nV_231 = F_26 ( V_156 . V_263 , 1000 ) ;\r\nV_206 = F_29 ( V_165 , V_229 , V_231 , V_156 . V_258 ) ;\r\nV_157 = V_154 -> V_265 ;\r\nV_161 . V_254 = V_157 . V_254 ;\r\nV_161 . V_255 = V_157 . V_256 ;\r\nV_161 . V_257 = V_157 . V_258 ;\r\nV_162 . V_259 = V_161 ;\r\nV_39 = F_10 ( V_36 -> V_43 ,\r\nF_7 ( V_59 , V_260 ) ,\r\n& V_162 ) ;\r\nif ( V_39 )\r\nreturn V_39 ;\r\nV_164 = V_162 . V_261 ;\r\nV_229 = F_26 ( V_157 . V_262 , 1000 ) ;\r\nV_231 = F_26 ( V_157 . V_263 , 1000 ) ;\r\nV_207 = F_29 ( V_164 , V_229 , V_231 , V_157 . V_258 ) ;\r\nV_158 = V_154 -> V_266 ;\r\nV_161 . V_254 = V_158 . V_254 ;\r\nV_161 . V_255 = V_158 . V_256 ;\r\nV_161 . V_257 = V_158 . V_258 ;\r\nV_162 . V_259 = V_161 ;\r\nV_39 = F_10 ( V_36 -> V_43 ,\r\nF_7 ( V_59 , V_260 ) ,\r\n& V_162 ) ;\r\nif ( V_39 )\r\nreturn V_39 ;\r\nV_166 = V_162 . V_261 ;\r\nV_230 = F_26 ( V_158 . V_267 , 1000 ) ;\r\nV_231 = F_26 ( V_158 . V_263 , 1000 ) ;\r\nV_210 = F_30 ( V_166 ,\r\nV_230 , V_231 , V_158 . V_258 ) ;\r\nV_159 = V_154 -> V_268 ;\r\nV_161 . V_254 = V_159 . V_254 ;\r\nV_161 . V_255 = V_159 . V_256 ;\r\nV_161 . V_257 = V_159 . V_258 ;\r\nV_162 . V_259 = V_161 ;\r\nV_39 = F_10 ( V_36 -> V_43 ,\r\nF_7 ( V_59 , V_260 ) ,\r\n& V_162 ) ;\r\nif ( V_39 )\r\nreturn V_39 ;\r\nV_167 = V_162 . V_261 ;\r\nV_230 = F_26 ( V_159 . V_267 , 1000 ) ;\r\nV_231 = F_26 ( ( V_159 . V_263 & 0x7fffffff ) , 1000 ) ;\r\nV_231 = F_31 ( V_231 , F_32 ( - 1 ) ) ;\r\nV_208 = F_30 ( V_167 ,\r\nV_230 , V_231 , V_159 . V_258 ) ;\r\nV_160 = V_154 -> V_269 ;\r\nV_161 . V_254 = V_160 . V_254 ;\r\nV_161 . V_255 = V_160 . V_256 ;\r\nV_161 . V_257 = V_160 . V_258 ;\r\nV_162 . V_259 = V_161 ;\r\nV_39 = F_10 ( V_36 -> V_43 ,\r\nF_7 ( V_59 , V_260 ) ,\r\n& V_162 ) ;\r\nif ( V_39 )\r\nreturn V_39 ;\r\nV_168 = V_162 . V_261 ;\r\nV_230 = F_26 ( V_160 . V_267 , 1000 ) ;\r\nV_231 = F_26 ( V_160 . V_263 , 1000 ) ;\r\nV_209 = F_30 ( V_168 ,\r\nV_230 , V_231 , V_160 . V_258 ) ;\r\nV_161 . V_254 = V_154 -> V_270 ;\r\nV_161 . V_255 = V_154 -> V_271 ;\r\nV_161 . V_257 = V_154 -> V_272 ;\r\nV_162 . V_259 = V_161 ;\r\nV_39 = F_10 ( V_36 -> V_43 ,\r\nF_7 ( V_59 , V_260 ) ,\r\n& V_162 ) ;\r\nif ( V_39 )\r\nreturn V_39 ;\r\nV_227 = V_162 . V_261 ;\r\nV_228 = F_26 ( V_154 -> V_273 , 10000 ) ;\r\nV_229 = F_26 ( V_154 -> V_274 , 10000 ) ;\r\nV_211 = F_33 ( V_227 ,\r\nV_228 , V_229 , V_154 -> V_272 ) ;\r\nV_186 = V_211 ;\r\nV_169 = F_31 ( F_26 ( V_154 -> V_275 , 1000000 ) ,\r\nF_32 ( F_34 ( - 1 , V_154 -> V_276 ) ) ) ;\r\nV_170 = F_31 ( F_26 ( V_154 -> V_277 , 1000000 ) ,\r\nF_32 ( F_34 ( - 1 , V_154 -> V_278 ) ) ) ;\r\nV_171 = F_31 ( F_26 ( V_154 -> V_279 , 100000 ) ,\r\nF_32 ( F_34 ( - 1 , V_154 -> V_280 ) ) ) ;\r\nV_172 = F_31 ( F_26 ( V_154 -> V_281 , 1000000 ) ,\r\nF_32 ( F_34 ( - 1 , V_154 -> V_282 ) ) ) ;\r\nV_173 = F_31 ( F_26 ( V_154 -> V_283 , 1000000 ) ,\r\nF_32 ( F_34 ( - 1 , V_154 -> V_284 ) ) ) ;\r\nV_174 = F_31 ( F_26 ( V_154 -> V_285 , 1000 ) ,\r\nF_32 ( F_34 ( - 1 , V_154 -> V_286 ) ) ) ;\r\nV_175 = F_31 ( F_26 ( V_154 -> V_287 , 1000 ) ,\r\nF_32 ( F_34 ( - 1 , V_154 -> V_288 ) ) ) ;\r\nV_176 = F_31 ( F_26 ( V_154 -> V_289 , 1000 ) ,\r\nF_32 ( F_34 ( - 1 , V_154 -> V_290 ) ) ) ;\r\nV_177 = F_32 ( V_154 -> V_291 ) ;\r\nV_178 = F_32 ( V_154 -> V_292 ) ;\r\nV_179 = F_32 ( V_154 -> V_293 ) ;\r\nV_180 = F_32 ( V_154 -> V_294 ) ;\r\nV_181 = F_26 (\r\nV_154 -> V_295 , 10000 ) ;\r\nV_182 = F_26 (\r\nV_154 -> V_296 , 10000 ) ;\r\nV_183 = F_26 (\r\nV_154 -> V_297 , 10000 ) ;\r\nV_184 = F_26 (\r\nV_154 -> V_298 , 10000 ) ;\r\nV_185 = F_26 (\r\nV_154 -> V_299 , 100 ) ;\r\nV_185 = F_35 ( V_185 , F_32 ( 1000 ) ) ;\r\nV_206 = F_35 ( V_206 , F_32 ( 100 ) ) ;\r\nV_207 = F_35 ( V_207 , F_32 ( 100 ) ) ;\r\nV_210 = F_35 ( V_210 , F_32 ( 100 ) ) ;\r\nV_208 = F_36 ( F_35 ( V_208 , F_32 ( 100 ) ) ) ;\r\nV_209 = F_35 ( V_209 , F_32 ( 10 ) ) ;\r\nV_213 = F_26 ( V_149 , 100 ) ;\r\nV_216 = F_35 ( F_26 (\r\nV_154 -> V_300 , 1000 ) , F_32 ( 4 ) ) ;\r\nV_217 = F_26 ( V_154 -> V_301 , 10 ) ;\r\nV_218 = F_26 ( V_154 -> V_302 , 100 ) ;\r\nV_219 = F_26 ( V_154 -> V_303 , 10 ) ;\r\nV_220 = F_35 ( F_26 (\r\nV_154 -> V_304 , 1000 ) , F_32 ( 4 ) ) ;\r\nV_215 = F_35 ( F_26 (\r\nV_154 -> V_305 , 1000 ) , F_32 ( 4 ) ) ;\r\nV_201 = F_37 ( V_177 , F_37 ( F_31 ( V_173 , V_213 ) , V_174 ) ) ;\r\nV_203 = F_37 ( F_37 ( F_31 ( V_171 , V_213 ) , V_175 ) , V_178 ) ;\r\nV_202 = F_37 ( V_179 ,\r\nF_37 ( F_31 ( V_169 , V_186 ) ,\r\nF_37 ( F_31 ( V_170 , F_31 ( V_186 , V_213 ) ) ,\r\nF_37 ( F_31 ( V_172 , V_213 ) ,\r\nF_38 ( V_176 , V_205 ) ) ) ) ) ;\r\nV_200 = F_38 ( V_205 ,\r\nF_38 ( V_179 ,\r\nF_38 ( V_172 , F_31 ( V_170 , V_213 ) ) ) ) ;\r\nV_200 = F_35 ( V_200 , F_37 ( F_31 ( V_169 , V_213 ) , V_171 ) ) ;\r\nV_187 = F_38 ( V_200 ,\r\nF_35 ( V_185 , F_32 ( 1000 ) ) ) ;\r\nV_204 = F_37 ( F_31 ( V_177 ,\r\nF_39 ( V_187 ) ) ,\r\nF_37 ( F_31 ( V_178 , V_187 ) ,\r\nV_179 ) ) ;\r\nV_193 = F_38 ( V_205 ,\r\nF_38 ( V_204 ,\r\nF_38 ( V_172 ,\r\nF_31 ( V_171 , V_187 ) ) ) ) ;\r\nV_193 = F_35 ( V_193 , F_37 ( F_31 ( V_169 , V_187 ) , V_170 ) ) ;\r\nV_192 = F_38 ( V_213 , V_193 ) ;\r\nV_188 = F_31 ( V_213 , V_181 ) ;\r\nV_189 = F_31 ( V_213 , V_182 ) ;\r\nV_190 = F_31 ( V_213 , V_183 ) ;\r\nV_191 = F_31 ( V_213 , V_184 ) ;\r\nV_194 = F_39 ( V_192 ) ;\r\nV_195 = F_39 ( V_191 ) ;\r\nV_196 = F_39 ( V_190 ) ;\r\nV_212 = F_37 ( V_188 ,\r\nF_37 ( V_189 ,\r\nF_37 ( V_180 ,\r\nF_40 ( F_37 ( V_196 ,\r\nF_37 ( V_194 , V_195 ) ) ) ) ) ) ;\r\nV_201 = F_37 ( F_31 ( V_173 , F_37 ( V_213 , V_212 ) ) , V_174 ) ;\r\nV_203 = F_37 ( F_31 ( V_171 , F_37 ( V_213 , V_212 ) ) , V_175 ) ;\r\nV_202 = F_37 ( V_204 ,\r\nF_37 ( F_31 ( V_169 , V_186 ) ,\r\nF_37 ( F_31 ( F_31 ( V_170 , V_186 ) ,\r\nF_37 ( V_213 , V_212 ) ) ,\r\nF_37 ( F_31 ( V_172 ,\r\nF_37 ( V_213 , V_212 ) ) ,\r\nF_38 ( V_176 , V_205 ) ) ) ) ) ;\r\nF_41 ( V_201 , V_203 , V_202 , V_232 ) ;\r\nif ( F_42 ( V_232 [ 0 ] , V_232 [ 1 ] ) )\r\nV_214 = V_232 [ 1 ] ;\r\nelse\r\nV_214 = V_232 [ 0 ] ;\r\nif ( F_42 ( V_215 , V_214 ) )\r\nV_214 = V_215 ;\r\nelse if ( F_42 ( V_214 , V_216 ) )\r\nV_214 = F_38 ( V_216 , V_233 ) ;\r\nV_214 = F_43 ( V_214 , V_233 , 0 ) ;\r\nV_221 = V_215 ;\r\nwhile ( F_42 ( F_37 ( V_216 , V_233 ) , V_221 ) ) {\r\nV_224 = F_31 ( F_31 ( F_31 ( F_37 (\r\nF_31 ( V_206 , V_221 ) , V_207 ) , V_213 ) ,\r\nF_39 ( V_221 ) ) , V_199 ) ;\r\nV_223 = F_31 ( V_211 , F_31 ( V_218 ,\r\nF_31 ( F_44 ( F_31 ( F_37 ( F_31 ( V_208 ,\r\nV_217 ) , V_209 ) , V_221 ) ) , V_221 ) ) ) ;\r\nV_223 = F_31 ( V_223 , F_44 ( F_31 (\r\nV_210 , V_217 ) ) ) ;\r\nV_223 = F_35 ( V_223 , F_44 ( F_31 (\r\nF_37 ( F_31 ( V_208 , V_217 ) , V_209 ) , V_220 ) ) ) ;\r\nV_223 = F_35 ( V_223 , F_44 ( F_31 (\r\nV_210 , V_219 ) ) ) ;\r\nV_222 = F_37 ( V_224 , V_223 ) ;\r\nV_225 = F_35 ( V_222 , V_221 ) ;\r\nV_226 = F_37 ( V_221 , F_35 ( F_31 ( V_225 , V_197 ) ,\r\nF_32 ( 10 ) ) ) ;\r\nV_226 = F_43 ( V_226 , V_233 , 0 ) ;\r\nif ( F_42 ( V_216 , V_226 ) &&\r\n( F_42 ( V_226 , V_214 ) ||\r\nF_45 ( V_226 , V_214 ) ) ) {\r\nV_226 = F_31 ( V_226 , F_32 ( 1000 ) ) ;\r\n* V_151 = ( V_8 ) V_226 . V_306 . V_307 ;\r\nbreak;\r\n} else\r\nV_221 = F_37 ( V_221 , V_233 ) ;\r\n}\r\nreturn V_39 ;\r\n}\r\nint F_46 (\r\nstruct V_35 * V_36 ,\r\nT_1 V_66 ,\r\nT_4 V_149 , V_8 V_150 ,\r\nV_8 * V_151 )\r\n{\r\nint V_39 ;\r\nT_31 V_308 ;\r\nV_308 . V_74 =\r\nV_66 ;\r\nV_308 . V_75 =\r\nV_309 ;\r\nV_308 . V_310 =\r\nV_150 ;\r\nV_308 . V_311 =\r\nV_149 ;\r\nV_39 = F_10 ( V_36 -> V_43 ,\r\nF_7 ( V_59 , V_312 ) ,\r\n& V_308 ) ;\r\nif ( 0 != V_39 )\r\nreturn V_39 ;\r\n* V_151 = ( ( V_313 * )\r\n( & V_308 ) ) -> V_310 ;\r\nreturn V_39 ;\r\n}\r\nT_4 F_47 ( struct V_35 * V_36 )\r\n{\r\nT_32 * V_119 ;\r\nT_4 clock ;\r\nT_7 V_40 , V_41 ;\r\nT_8 V_42 ;\r\nV_119 = ( T_32 * )\r\nF_6 ( V_36 -> V_43 ,\r\nF_7 ( V_44 , V_120 ) ,\r\n& V_42 , & V_40 , & V_41 ) ;\r\nif ( V_119 == NULL )\r\nclock = 2700 ;\r\nelse {\r\nif ( ( V_119 -> V_49 == 2 ) &&\r\n( F_2 ( V_119 -> V_68 ) >= sizeof( V_314 ) ) ) {\r\nV_314 * V_315 =\r\n( V_314 * ) V_119 ;\r\nclock = ( T_4 ) ( F_2 ( V_315 -> V_316 ) ) ;\r\n} else {\r\nT_20 * V_317 =\r\n( T_20 * ) V_119 ;\r\nclock = ( T_4 ) ( F_2 ( V_317 -> V_121 ) ) ;\r\n}\r\n}\r\nreturn clock ;\r\n}\r\nstatic T_33 * F_48 ( void * V_43 )\r\n{\r\nT_33 * V_3 = NULL ;\r\nT_7 V_40 , V_41 ;\r\nT_8 V_42 ;\r\nV_3 = ( T_33 * )\r\nF_6 ( V_43 ,\r\nF_7 ( V_44 , V_318 ) ,\r\n& V_42 , & V_40 , & V_41 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic int F_49 ( struct V_35 * V_36 ,\r\nconst T_1 V_319 ,\r\nconst T_4 V_320 ,\r\nT_34 * V_321 )\r\n{\r\nT_33 * V_3 ;\r\nT_35 * V_322 ;\r\nint V_323 = 0 ;\r\nmemset ( V_321 , 0x00 , sizeof( T_34 ) ) ;\r\nV_3 = F_48 ( V_36 -> V_43 ) ;\r\nif ( NULL == V_3 )\r\nreturn - 1 ;\r\nV_322 = & V_3 -> V_324 [ 0 ] ;\r\nwhile ( ( ( T_1 * ) V_322 - ( T_1 * ) V_3 ) <\r\nF_2 ( V_3 -> V_48 . V_68 ) ) {\r\nif ( ( V_319 == V_322 -> V_325 ) &&\r\n( ( T_4 ) V_320 <= F_50 ( V_322 -> V_326 ) ) ) {\r\nV_323 = 1 ;\r\nbreak;\r\n}\r\nV_322 = ( T_35 * ) ( ( T_1 * ) V_322 +\r\nsizeof( T_35 ) ) ;\r\n}\r\nif ( V_323 ) {\r\nV_321 -> V_327 =\r\nV_322 -> V_328 ;\r\nV_321 -> V_329 = V_322 -> V_330 ;\r\nif ( ( ( F_51 ( V_3 ) == 2 ) &&\r\n( F_52 ( V_3 ) >= 2 ) ) ||\r\n( F_51 ( V_3 ) == 3 ) ) {\r\nV_321 -> V_329 /= 100 ;\r\n}\r\nswitch ( V_322 -> V_331 ) {\r\ncase 0 :\r\nV_321 -> V_332 =\r\nV_333 ;\r\nbreak;\r\ncase 1 :\r\nV_321 -> V_332 =\r\nV_334 ;\r\nbreak;\r\ndefault:\r\nV_321 -> V_332 =\r\nV_333 ;\r\nbreak;\r\n}\r\n}\r\nreturn V_323 ? 0 : 1 ;\r\n}\r\nint F_53 (\r\nstruct V_35 * V_36 ,\r\nconst T_4 V_52 ,\r\nT_34 * V_322 )\r\n{\r\nreturn F_49 ( V_36 ,\r\nV_335 , V_52 , V_322 ) ;\r\n}\r\nint F_54 (\r\nstruct V_35 * V_36 ,\r\nconst T_4 V_51 ,\r\nT_34 * V_322 )\r\n{\r\nreturn F_49 ( V_36 ,\r\nV_336 , V_51 , V_322 ) ;\r\n}\r\nint F_55 ( void * V_43 , V_8 V_337 ,\r\nV_8 V_338 , T_4 V_339 , T_4 * V_340 )\r\n{\r\nint V_39 ;\r\nT_29 V_341 ;\r\nV_341 . V_259 . V_254 = ( V_337 / 32 ) * 4 ;\r\nV_341 . V_259 . V_255 = ( T_1 )\r\n( V_337 - ( ( V_337 / 32 ) * 32 ) ) ;\r\nV_341 . V_259 . V_257 = ( T_1 )\r\n( ( V_338 - V_337 ) + 1 ) ;\r\nV_39 = F_10 ( V_43 ,\r\nF_7 ( V_59 , V_260 ) ,\r\n& V_341 ) ;\r\nif ( ! V_39 )\r\n* V_340 = V_341 . V_261 & V_339 ;\r\nreturn V_39 ;\r\n}
