Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jan 10 22:36:52 2022
| Host         : skilletLaptop running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file interrupt_counter_wrapper_timing_summary_routed.rpt -pb interrupt_counter_wrapper_timing_summary_routed.pb -rpx interrupt_counter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : interrupt_counter_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.682        0.000                      0                 2515        0.018        0.000                      0                 2515        4.020        0.000                       0                  1181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.682        0.000                      0                 2515        0.018        0.000                      0                 2515        4.020        0.000                       0                  1181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 2.663ns (43.109%)  route 3.514ns (56.891%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        1.678     2.986    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X13Y38         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.456     3.442 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/Q
                         net (fo=12, routed)          1.270     4.712    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/tCSR0_Reg[0]
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.836 f  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out[31]_i_5/O
                         net (fo=4, routed)           0.725     5.561    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out[31]_i_5_n_0
    SLICE_X13Y38         LUT5 (Prop_lut5_I4_O)        0.124     5.685 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.832     6.517    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X14Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.641 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.641    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.173    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.287    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.401    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.515    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.629    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.743    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.857    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.170 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6/O[3]
                         net (fo=1, routed)           0.688     8.857    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_4
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.306     9.163 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[32]_i_1__0/O
                         net (fo=1, routed)           0.000     9.163    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[32]_i_1__0_n_0
    SLICE_X16Y38         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        1.497    12.689    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X16Y38         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X16Y38         FDRE (Setup_fdre_C_D)        0.079    12.845    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.198ns  (logic 2.593ns (41.837%)  route 3.605ns (58.163%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        1.679     2.987    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X11Y40         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I/Q
                         net (fo=3, routed)           1.234     4.677    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR1_Reg[22]
    SLICE_X14Y38         LUT4 (Prop_lut4_I2_O)        0.124     4.801 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INFERRED_GEN.icount_out[31]_i_3/O
                         net (fo=2, routed)           0.678     5.479    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]
    SLICE_X14Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.603 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6/O
                         net (fo=1, routed)           0.692     6.295    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6_n_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I4_O)        0.124     6.419 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.419    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/S[0]
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.951 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.951    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.065 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.065    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.179    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.293    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.407    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.521    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.635    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.857 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__6/O[0]
                         net (fo=1, routed)           1.001     8.858    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__6_n_7
    SLICE_X13Y48         LUT3 (Prop_lut3_I2_O)        0.327     9.185 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[29]_i_1/O
                         net (fo=1, routed)           0.000     9.185    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[29]_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        1.508    12.700    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X13Y48         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/C
                         clock pessimism              0.264    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)        0.075    12.886    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.717ns  (required time - arrival time)
  Source:                 interrupt_counter_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_counter_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 1.277ns (24.190%)  route 4.002ns (75.810%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        1.671     2.979    interrupt_counter_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X16Y38         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y38         FDRE (Prop_fdre_C_Q)         0.518     3.497 f  interrupt_counter_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=104, routed)         1.004     4.501    interrupt_counter_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0
    SLICE_X16Y40         LUT2 (Prop_lut2_I1_O)        0.156     4.657 r  interrupt_counter_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_3/O
                         net (fo=2, routed)           0.969     5.626    interrupt_counter_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I3_O)        0.355     5.981 r  interrupt_counter_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.647     6.628    interrupt_counter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[2]
    SLICE_X18Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.752 f  interrupt_counter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.311     7.063    interrupt_counter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/skid_buffer_reg[61]
    SLICE_X18Y44         LUT5 (Prop_lut5_I1_O)        0.124     7.187 r  interrupt_counter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.071     8.258    interrupt_counter_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  interrupt_counter_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        1.589    12.781    interrupt_counter_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  interrupt_counter_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.230    13.012    
                         clock uncertainty           -0.154    12.858    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.975    interrupt_counter_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.975    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  3.717    

Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 2.611ns (42.399%)  route 3.547ns (57.601%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        1.679     2.987    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X11Y40         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I/Q
                         net (fo=3, routed)           1.234     4.677    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR1_Reg[22]
    SLICE_X14Y38         LUT4 (Prop_lut4_I2_O)        0.124     4.801 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INFERRED_GEN.icount_out[31]_i_3/O
                         net (fo=2, routed)           0.678     5.479    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]
    SLICE_X14Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.603 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6/O
                         net (fo=1, routed)           0.692     6.295    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6_n_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I4_O)        0.124     6.419 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.419    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/S[0]
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.951 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.951    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.065 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.065    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.179    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.293    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.407    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.521    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.635    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.874 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__6/O[2]
                         net (fo=1, routed)           0.943     8.817    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__6_n_5
    SLICE_X13Y48         LUT3 (Prop_lut3_I2_O)        0.328     9.145 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[31]_i_2/O
                         net (fo=1, routed)           0.000     9.145    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[31]_i_2_n_0
    SLICE_X13Y48         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        1.508    12.700    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X13Y48         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/C
                         clock pessimism              0.264    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)        0.075    12.886    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  3.741    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.143ns  (logic 2.375ns (38.659%)  route 3.768ns (61.341%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        1.681     2.989    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X7Y45          FDSE                                         r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDSE (Prop_fdse_C_Q)         0.419     3.408 f  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          1.370     4.778    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X7Y40          LUT2 (Prop_lut2_I0_O)        0.299     5.077 f  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.410     5.487    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X7Y39          LUT5 (Prop_lut5_I2_O)        0.118     5.605 r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.716     6.322    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X5Y39          LUT4 (Prop_lut4_I3_O)        0.326     6.648 r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.648    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X5Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.198 r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.198    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.312 r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.312    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.534 r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           1.272     8.805    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X5Y38          LUT3 (Prop_lut3_I0_O)        0.327     9.132 r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.132    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X5Y38          FDRE                                         r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        1.548    12.740    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y38          FDRE                                         r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)        0.075    12.892    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 2.663ns (43.925%)  route 3.400ns (56.075%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        1.679     2.987    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X11Y40         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I/Q
                         net (fo=3, routed)           1.234     4.677    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR1_Reg[22]
    SLICE_X14Y38         LUT4 (Prop_lut4_I2_O)        0.124     4.801 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INFERRED_GEN.icount_out[31]_i_3/O
                         net (fo=2, routed)           0.678     5.479    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]
    SLICE_X14Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.603 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6/O
                         net (fo=1, routed)           0.692     6.295    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6_n_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I4_O)        0.124     6.419 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.419    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/S[0]
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.951 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.951    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.065 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.065    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.179    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.293    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.407    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.521    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.635    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.948 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__6/O[3]
                         net (fo=1, routed)           0.796     8.744    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__6_n_4
    SLICE_X11Y38         LUT5 (Prop_lut5_I0_O)        0.306     9.050 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[32]_i_1/O
                         net (fo=1, routed)           0.000     9.050    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[32]_i_1_n_0
    SLICE_X11Y38         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        1.504    12.696    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X11Y38         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                         clock pessimism              0.264    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X11Y38         FDRE (Setup_fdre_C_D)        0.029    12.836    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 2.461ns (40.552%)  route 3.608ns (59.448%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        1.678     2.986    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X13Y38         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.456     3.442 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/Q
                         net (fo=12, routed)          1.270     4.712    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/tCSR0_Reg[0]
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.836 f  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out[31]_i_5/O
                         net (fo=4, routed)           0.725     5.561    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out[31]_i_5_n_0
    SLICE_X13Y38         LUT5 (Prop_lut5_I4_O)        0.124     5.685 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.832     6.517    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X14Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.641 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.641    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.173    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.287    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.401    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.515    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.629    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.942 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/O[3]
                         net (fo=1, routed)           0.781     8.723    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_4
    SLICE_X15Y48         LUT3 (Prop_lut3_I2_O)        0.332     9.055 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[24]_i_1__0/O
                         net (fo=1, routed)           0.000     9.055    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[24]
    SLICE_X15Y48         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        1.502    12.694    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X15Y48         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X15Y48         FDRE (Setup_fdre_C_D)        0.075    12.846    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.800ns  (required time - arrival time)
  Source:                 interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.016ns  (logic 2.681ns (44.567%)  route 3.335ns (55.433%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        1.678     2.986    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X13Y38         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.456     3.442 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/Q
                         net (fo=12, routed)          1.270     4.712    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/tCSR0_Reg[0]
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.836 f  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out[31]_i_5/O
                         net (fo=4, routed)           0.725     5.561    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out[31]_i_5_n_0
    SLICE_X13Y38         LUT5 (Prop_lut5_I4_O)        0.124     5.685 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.832     6.517    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X14Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.641 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.641    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.173    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.287    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.401    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.515    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.629    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.743    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.857    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.191 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6/O[1]
                         net (fo=1, routed)           0.508     8.699    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_6
    SLICE_X15Y47         LUT3 (Prop_lut3_I2_O)        0.303     9.002 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[30]_i_1__0/O
                         net (fo=1, routed)           0.000     9.002    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[30]
    SLICE_X15Y47         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        1.502    12.694    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X15Y47         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X15Y47         FDRE (Setup_fdre_C_D)        0.031    12.802    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  3.800    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.087ns  (logic 2.578ns (42.351%)  route 3.509ns (57.649%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        1.679     2.987    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X11Y40         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I/Q
                         net (fo=3, routed)           1.234     4.677    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR1_Reg[22]
    SLICE_X14Y38         LUT4 (Prop_lut4_I2_O)        0.124     4.801 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INFERRED_GEN.icount_out[31]_i_3/O
                         net (fo=2, routed)           0.678     5.479    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]
    SLICE_X14Y38         LUT6 (Prop_lut6_I5_O)        0.124     5.603 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6/O
                         net (fo=1, routed)           0.692     6.295    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6_n_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I4_O)        0.124     6.419 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.419    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/S[0]
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.951 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.951    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.065 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.065    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.179    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.293    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.407    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.521    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.834 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__5/O[3]
                         net (fo=1, routed)           0.906     8.739    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__5_n_4
    SLICE_X13Y48         LUT3 (Prop_lut3_I2_O)        0.335     9.074 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[28]_i_1/O
                         net (fo=1, routed)           0.000     9.074    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[28]_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        1.508    12.700    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X13Y48         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/C
                         clock pessimism              0.264    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)        0.075    12.886    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]
  -------------------------------------------------------------------
                         required time                         12.886    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 2.591ns (42.889%)  route 3.450ns (57.111%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        1.678     2.986    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X13Y38         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.456     3.442 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/Q
                         net (fo=12, routed)          1.270     4.712    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/tCSR0_Reg[0]
    SLICE_X14Y37         LUT6 (Prop_lut6_I0_O)        0.124     4.836 f  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out[31]_i_5/O
                         net (fo=4, routed)           0.725     5.561    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out[31]_i_5_n_0
    SLICE_X13Y38         LUT5 (Prop_lut5_I4_O)        0.124     5.685 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.832     6.517    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X14Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.641 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.641    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X14Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.173 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.173    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.287 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.287    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X14Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.401 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.401    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.515 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.515    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.629 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.629    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.743 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.743    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.857 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.857    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.079 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6/O[0]
                         net (fo=1, routed)           0.624     8.702    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_7
    SLICE_X15Y47         LUT3 (Prop_lut3_I2_O)        0.325     9.027 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[29]_i_1__0/O
                         net (fo=1, routed)           0.000     9.027    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[29]
    SLICE_X15Y47         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        1.502    12.694    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X15Y47         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X15Y47         FDRE (Setup_fdre_C_D)        0.075    12.846    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  3.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[2].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.108%)  route 0.209ns (52.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        0.565     0.906    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X13Y50         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[2].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[2].LOAD_REG_I/Q
                         net (fo=2, routed)           0.209     1.255    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/loadReg_DBus_0[29]
    SLICE_X13Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.300 r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[29]_i_1/O
                         net (fo=1, routed)           0.000     1.300    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[29]_i_1_n_0
    SLICE_X13Y48         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        0.835     1.205    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X13Y48         FDRE                                         r  interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.107     1.283    interrupt_counter_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 interrupt_counter_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.211%)  route 0.210ns (59.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        0.559     0.900    interrupt_counter_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X22Y41         FDRE                                         r  interrupt_counter_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  interrupt_counter_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.210     1.250    interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[2]
    SLICE_X20Y43         FDRE                                         r  interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        0.830     1.200    interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y43         FDRE                                         r  interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y43         FDRE (Hold_fdre_C_D)         0.063     1.229    interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.081%)  route 0.237ns (64.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        0.584     0.925    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.237     1.289    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X4Y49          SRL16E                                       r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        0.854     1.224    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y49          SRL16E                                       r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.257    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 interrupt_counter_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.GPIO_intr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_counter_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.003%)  route 0.230ns (61.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        0.560     0.901    interrupt_counter_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y45         FDRE                                         r  interrupt_counter_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.GPIO_intr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  interrupt_counter_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.GEN_INTERRUPT.GPIO_intr_reg/Q
                         net (fo=1, routed)           0.230     1.272    interrupt_counter_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/GPIO_intr
    SLICE_X20Y44         FDSE                                         r  interrupt_counter_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        0.830     1.200    interrupt_counter_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X20Y44         FDSE                                         r  interrupt_counter_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y44         FDSE (Hold_fdse_C_D)         0.060     1.226    interrupt_counter_i/axi_gpio_0/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/DO_IRPT_INPUT[0].GEN_POS_EDGE_DETECT.irpt_dly1_reg
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_counter_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.436%)  route 0.217ns (60.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        0.584     0.925    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.217     1.282    interrupt_counter_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  interrupt_counter_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        0.893     1.263    interrupt_counter_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  interrupt_counter_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.234    interrupt_counter_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.353%)  route 0.227ns (61.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        0.585     0.926    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y45          FDRE                                         r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.227     1.293    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[20]
    SLICE_X5Y50          FDRE                                         r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        0.853     1.223    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.046     1.240    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.190ns (44.588%)  route 0.236ns (55.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        0.559     0.900    interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y42         FDRE                                         r  interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=29, routed)          0.236     1.277    interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_2[1]
    SLICE_X22Y43         LUT5 (Prop_lut5_I4_O)        0.049     1.326 r  interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1/O
                         net (fo=1, routed)           0.000     1.326    interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_3
    SLICE_X22Y43         FDRE                                         r  interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        0.828     1.198    interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X22Y43         FDRE                                         r  interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.107     1.271    interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.063%)  route 0.236ns (55.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        0.559     0.900    interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y42         FDRE                                         r  interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=29, routed)          0.236     1.277    interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_2[1]
    SLICE_X22Y43         LUT5 (Prop_lut5_I4_O)        0.045     1.322 r  interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i[11]_i_1/O
                         net (fo=1, routed)           0.000     1.322    interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i[11]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        0.828     1.198    interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X22Y43         FDRE                                         r  interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.092     1.256    interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 interrupt_counter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        0.567     0.908    interrupt_counter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y49          FDRE                                         r  interrupt_counter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  interrupt_counter_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.056     1.104    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X8Y49          SRLC32E                                      r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        0.835     1.205    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y49          SRLC32E                                      r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.284     0.921    
    SLICE_X8Y49          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.038    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.210ns (44.789%)  route 0.259ns (55.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        0.582     0.923    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[30]/Q
                         net (fo=1, routed)           0.259     1.345    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[30]
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.046     1.391 r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.391    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[30]
    SLICE_X0Y49          FDRE                                         r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1181, routed)        0.852     1.222    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.131     1.324    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { interrupt_counter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  interrupt_counter_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X21Y41   interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X21Y41   interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X20Y41   interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X20Y41   interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X22Y42   interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X22Y42   interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X22Y42   interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X22Y42   interrupt_counter_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X19Y47   interrupt_counter_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47    interrupt_counter_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



