Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jun 22 11:54:49 2022
| Host         : M00443 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   188 |
|    Minimum number of control sets                        |   188 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   456 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   188 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |    39 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    23 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |     1 |
| >= 16              |    89 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1128 |          279 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             534 |          185 |
| Yes          | No                    | No                     |            1229 |          342 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1493 |          506 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                          Enable Signal                                                                                         |                                                        Set/Reset Signal                                                       | Slice Load Count | Bel Load Count |
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                              |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                       |                                                                                                                               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                              |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                              |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                             |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0        |                                                                                                                               |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual |                                                                                                                               |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I1/bus_dout_int[27]                                                                                                                                             | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I1/bus_dout_int[23]                                                                                                                                             | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I1/bus_dout_int[15]                                                                                                                                             | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I1/bus_dout_int[19]                                                                                                                                             | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I1/bus_dout_int[31]                                                                                                                                             | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I1/bus_dout_int[3]                                                                                                                                              | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                        |                                                                                                                               |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                     |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                    |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                           |                                                                                                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                          | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I1/bus_addr_int[3]_i_1_n_0                                                                                                                                      |                                                                                                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I1/bus_addr_int[7]_i_1_n_0                                                                                                                                      |                                                                                                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I1/bus_addr_int[11]_i_1_n_0                                                                                                                                     |                                                                                                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I1/bus_addr_int[15]_i_1_n_0                                                                                                                                     |                                                                                                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I1/num[3]_i_1_n_0                                                                                                                                               |                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0          | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I1/num[7]_i_1_n_0                                                                                                                                               |                                                                                                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I1/response_nibble_rx[3]_i_1_n_0                                                                                                                                |                                                                                                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                  | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                               |                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                               | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                      |                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I6/I1/bit_cnt                                                                                                                                                   | system_i/sbus_awfg_0/U0/U_5/g0.I1/SR[0]                                                                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I6/I0/symbol_val[3]_i_1_n_0                                                                                                                                     |                                                                                                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I1/bus_dout_int[11]                                                                                                                                             | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                       | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I1/bus_dout_int[7]                                                                                                                                              | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                             | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                4 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                      | system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                              |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                        |                                                                                                                               |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                       | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                               |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I6/I1/tx_reg[8]_i_1_n_0                                                                                                                                         |                                                                                                                               |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_sbus_bridge_0/U0/i_S00_AXI/reset_o                                                                               |                4 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sbus_bridge_0/U0/U_2/E[0]                                                                                                                                                         | system_i/axi_sbus_bridge_0/U0/U_6/cnt[6]_i_1_n_0                                                                              |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/sbus_awfg_0/U0/U_5/g0.I6/I0/bdcnt[6]_i_1__0_n_0                                                                      |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                |                                                                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                      |                                                                                                                               |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I6/I0/dout_int                                                                                                                                                  |                                                                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                         |                                                                                                                               |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                             |                                                                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sbus_bridge_0/U0/i_S00_AXI/axi_awaddr1                                                                                                                                            | system_i/axi_sbus_bridge_0/U0/i_S00_AXI/axi_awlen_cntr[7]_i_1_n_0                                                             |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sbus_bridge_0/U0/i_S00_AXI/axi_araddr1                                                                                                                                            | system_i/axi_sbus_bridge_0/U0/i_S00_AXI/axi_arlen_cntr[7]_i_1_n_0                                                             |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_3/signal_vec_q2[11]_i_1_n_0                                                                                                                                          |                                                                                                                               |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I6/I0/rx_reg[7]_i_1_n_0                                                                                                                                         | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_2/txreg0[15]_i_2_n_0                                                                                                                                                 | system_i/sbus_awfg_0/U0/U_2/txreg0[15]_i_1_n_0                                                                                |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                  | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                  |                                                                                                                               |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                  |                                                                                                                               |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                  |                                                                                                                               |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                     | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/sbus_awfg_0/U0/U_5/g0.I6/I1/bdcnt[9]_i_1_n_0                                                                         |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |                5 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                           |                                                                                                                               |                3 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                    |                                                                                                                               |                5 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                      |                6 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                      |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                      |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                     |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[11]_i_1_n_0           |                                                                                                                               |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[11]_i_1__0_n_0        |                                                                                                                               |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1035]_i_1__0_n_0                                                                                                      |                                                                                                                               |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                   |                                                                                                                               |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                     |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                   |                                                                                                                               |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                              | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                         |                                                                                                                               |                5 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                               |                5 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |                8 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                        |                                                                                                                               |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                        |                                                                                                                               |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/sbus_awfg_0/U0/U_4/cnt[0]_i_1_n_0                                                                                    |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sbus_bridge_0/U0/i_S00_AXI/axi_awaddr[17]_i_1_n_0                                                                                                                                 | system_i/axi_sbus_bridge_0/U0/i_S00_AXI/reset_o                                                                               |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/sbus_awfg_0/U0/dac0[15]_i_1_n_0                                                                                      |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sbus_bridge_0/U0/i_S00_AXI/axi_araddr[17]_i_1_n_0                                                                                                                                 | system_i/axi_sbus_bridge_0/U0/i_S00_AXI/reset_o                                                                               |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_sbus_bridge_0/U0/U_4/cnt[0]_i_1__0_n_0                                                                           |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_1/reg[383]_i_1_n_0                                                                                                                                                   | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |               10 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                        |                                                                                                                               |                6 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                         |                                                                                                                               |                5 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                      |                                                                                                                               |                7 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                        |                                                                                                                               |                7 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_2/txreg0[15]_i_2_n_0                                                                                                                                                 |                                                                                                                               |                5 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                              |                                                                                                                               |                8 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                           |                                                                                                                               |                9 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                               |                                                                                                                               |                8 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                  |               11 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/sbus_awfg_0/U0/U_3/signal_vec_q2[11]_i_1_n_0                                                                         |                7 |             28 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                |                9 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sbus_bridge_0/U0/U_7/p_7_in12_out                                                                                                                                                 | system_i/axi_sbus_bridge_0/U0/i_S00_AXI/reset_o                                                                               |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sbus_bridge_0/U0/U_7/p_4_in                                                                                                                                                       | system_i/axi_sbus_bridge_0/U0/i_S00_AXI/reset_o                                                                               |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sbus_bridge_0/U0/U_7/p_0_in1_out                                                                                                                                                  | system_i/axi_sbus_bridge_0/U0/i_S00_AXI/reset_o                                                                               |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sbus_bridge_0/U0/U_7/p_2_in4_out                                                                                                                                                  | system_i/axi_sbus_bridge_0/U0/i_S00_AXI/reset_o                                                                               |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sbus_bridge_0/U0/U_4/eqOp                                                                                                                                                         | system_i/axi_sbus_bridge_0/U0/U_4/cnt_reg[0]_0                                                                                |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sbus_bridge_0/U0/U_0/reg_reg[106]_1                                                                                                                                               | system_i/axi_sbus_bridge_0/U0/U_0/reg_reg[106]_0                                                                              |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sbus_bridge_0/U0/U_0/we12_out                                                                                                                                                     | system_i/axi_sbus_bridge_0/U0/i_S00_AXI/reset_o                                                                               |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sbus_bridge_0/U0/U_0/we1                                                                                                                                                          | system_i/axi_sbus_bridge_0/U0/i_S00_AXI/reset_o                                                                               |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sbus_bridge_0/U0/U_7/p_1_in                                                                                                                                                       | system_i/axi_sbus_bridge_0/U0/i_S00_AXI/reset_o                                                                               |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I1/E[3]                                                                                                                                                         | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |               13 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I1/E[0]                                                                                                                                                         | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sbus_bridge_0/U0/U_7/p_5_in9_out                                                                                                                                                  | system_i/axi_sbus_bridge_0/U0/i_S00_AXI/reset_o                                                                               |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_1/reg[191]_i_1_n_0                                                                                                                                                   | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |               13 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_1/reg[95]_i_1_n_0                                                                                                                                                    | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |               15 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_1/reg[159]_i_1_n_0                                                                                                                                                   | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |               15 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_1/reg[63]_i_1_n_0                                                                                                                                                    | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |               13 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_1/reg[415]_i_1_n_0                                                                                                                                                   | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |               16 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_1/reg[223]_i_1_n_0                                                                                                                                                   | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |               14 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I1/E[1]                                                                                                                                                         | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |               13 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_5/g0.I1/E[2]                                                                                                                                                         | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |               15 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_1/reg[255]_i_1_n_0                                                                                                                                                   | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |               18 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_1/reg[287]_i_1_n_0                                                                                                                                                   | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_1/reg[127]_i_1_n_0                                                                                                                                                   | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |               15 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sbus_bridge_0/U0/U_7/p_3_in6_out                                                                                                                                                  | system_i/axi_sbus_bridge_0/U0/i_S00_AXI/reset_o                                                                               |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_sbus_bridge_0/U0/U_7/p_6_in                                                                                                                                                       | system_i/axi_sbus_bridge_0/U0/i_S00_AXI/reset_o                                                                               |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                            |                                                                                                                               |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                              |                                                                                                                               |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_1/reg[319]_i_1_n_0                                                                                                                                                   | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/sbus_awfg_0/U0/U_7/timer[0]_i_1_n_0                                                                                  |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_sbus_bridge_0/U0/U_7/p_8_out[223]                                                                                |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_sbus_bridge_0/U0/U_7/p_8_out[95]                                                                                 |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_sbus_bridge_0/U0/U_7/p_8_out[191]                                                                                |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_sbus_bridge_0/U0/U_7/p_8_out[159]                                                                                |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_sbus_bridge_0/U0/U_7/p_8_out[127]                                                                                |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_sbus_bridge_0/U0/U_7/p_8_out[63]                                                                                 |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_sbus_bridge_0/U0/U_7/p_8_out[255]                                                                                |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_sbus_bridge_0/U0/U_7/p_8_out[31]                                                                                 |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_6/reset_0[0]                                                                                                                                                         |                                                                                                                               |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_1/reg[31]_i_1_n_0                                                                                                                                                    | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |               18 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_1/reg[351]_i_1_n_0                                                                                                                                                   | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                          |                                                                                                                               |                7 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                          |                                                                                                                               |               11 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                         |                                                                                                                               |               11 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                         |                                                                                                                               |                8 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                         | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                        |                5 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_cmd_active_reg[0][0]                   |                                                                                                                               |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                |               10 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                              |                                                                                                                               |                8 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                            |                                                                                                                               |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/sbus_awfg_0/U0/U_1/reg[483]_i_1_n_0                                                                                                                                                   | system_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                |               14 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                              |                                                                                                                               |               10 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                        |                                                                                                                               |                7 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                         |                                                                                                                               |                7 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                            |                                                                                                                               |               11 |             37 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                 |                8 |             39 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                   |                                                                                                                               |               10 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                  |                                                                                                                               |                9 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                  |                                                                                                                               |                9 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                |                                                                                                                               |               10 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                 |               10 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                         |               22 |             42 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                  |               22 |             43 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                        |                                                                                                                               |               14 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                               |                6 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                       |                                                                                                                               |               11 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                     |                                                                                                                               |                9 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                     |                                                                                                                               |               14 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                       |                                                                                                                               |               14 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                               |                7 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                               |                7 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                               |                7 |             56 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                |                                                                                                                               |              281 |           1130 |
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


