<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::ScheduleDAGInstrs Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-types">Protected Types</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a>  </div>
  <div class="headertitle">
<div class="title">llvm::ScheduleDAGInstrs Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::ScheduleDAGInstrs" --><!-- doxytag: inherits="llvm::ScheduleDAG" -->
<p><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs - A ScheduleDAG subclass for scheduling lists of MachineInstrs.">ScheduleDAGInstrs</a> - A <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> subclass for scheduling lists of MachineInstrs.  
 <a href="classllvm_1_1ScheduleDAGInstrs.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ScheduleDAGInstrs:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGInstrs__inherit__graph.png" border="0" usemap="#llvm_1_1ScheduleDAGInstrs_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1ScheduleDAGInstrs_inherit__map" id="llvm_1_1ScheduleDAGInstrs_inherit__map">
<area shape="rect" id="node5" href="classllvm_1_1DefaultVLIWScheduler.html" title="llvm::DefaultVLIWScheduler" alt="" coords="5,160,200,189"/><area shape="rect" id="node7" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac..." alt="" coords="224,160,381,189"/><area shape="rect" id="node2" href="classllvm_1_1ScheduleDAG.html" title="llvm::ScheduleDAG" alt="" coords="131,5,275,35"/><area shape="rect" id="node9" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while..." alt="" coords="212,237,393,267"/><area shape="rect" id="node11" href="classllvm_1_1VLIWMachineScheduler.html" title="Extend the standard ScheduleDAGMI to provide more context and override the top&#45;level schedule() drive..." alt="" coords="201,315,404,344"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ScheduleDAGInstrs:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGInstrs__coll__graph.png" border="0" usemap="#llvm_1_1ScheduleDAGInstrs_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1ScheduleDAGInstrs_coll__map" id="llvm_1_1ScheduleDAGInstrs_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1ScheduleDAG.html" title="llvm::ScheduleDAG" alt="" coords="4739,1020,4883,1049"/><area shape="rect" id="node4" href="classllvm_1_1MachineFunction.html" title="llvm::MachineFunction" alt="" coords="3212,1020,3375,1049"/><area shape="rect" id="node6" href="classllvm_1_1SUnit.html" title="SUnit &#45; Scheduling unit. This is a node in the scheduling DAG." alt="" coords="3248,440,3339,469"/><area shape="rect" id="node8" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt; SDep, 4 \&gt;" alt="" coords="571,387,784,416"/><area shape="rect" id="node10" href="structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class..." alt="" coords="587,440,768,469"/><area shape="rect" id="node50" href="classllvm_1_1MCAsmInfo.html" title="This class is intended to be used as a base class for asm properties and features specific to the tar..." alt="" coords="613,1039,741,1068"/><area shape="rect" id="node66" href="classllvm_1_1MachineLoopInfo.html" title="llvm::MachineLoopInfo" alt="" coords="4729,1676,4892,1705"/><area shape="rect" id="node96" href="classllvm_1_1LiveIntervals.html" title="llvm::LiveIntervals" alt="" coords="4744,1943,4877,1972"/><area shape="rect" id="node14" href="classbool.html" title="bool" alt="" coords="67,367,115,396"/><area shape="rect" id="node23" href="classllvm_1_1TargetRegisterClass.html" title="llvm::TargetRegisterClass" alt="" coords="588,333,767,363"/><area shape="rect" id="node16" href="classunsigned.html" title="unsigned" alt="" coords="51,1104,131,1133"/><area shape="rect" id="node29" href="classllvm_1_1TargetMachine.html" title="Primary interface to the complete machine description for the target machine." alt="" coords="3220,1148,3367,1177"/><area shape="rect" id="node31" href="classllvm_1_1TargetOptions.html" title="llvm::TargetOptions" alt="" coords="605,1401,749,1431"/><area shape="rect" id="node36" href="classllvm_1_1Target.html" title="Target &#45; Wrapper for Target specific information." alt="" coords="631,1211,724,1240"/><area shape="rect" id="node38" href="classllvm_1_1MCCodeGenInfo.html" title="llvm::MCCodeGenInfo" alt="" coords="599,1264,756,1293"/><area shape="rect" id="node40" href="classllvm_1_1DataLayout.html" title="A parsed version of the target data layout string in and methods for querying it." alt="" coords="612,1317,743,1347"/><area shape="rect" id="node43" href="classllvm_1_1MCInstrInfo.html" title="Interface to description of machine instruction set." alt="" coords="615,924,740,953"/><area shape="rect" id="node63" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo &#45; Interface to description of machine instruction set." alt="" coords="3220,949,3367,979"/><area shape="rect" id="node45" href="classllvm_1_1MCSubtargetInfo.html" title="MCSubtargetInfo &#45; Generic base class for all target subtargets." alt="" coords="596,985,759,1015"/><area shape="rect" id="node47" href="classllvm_1_1Triple.html" title="Triple &#45; Helper class for working with autoconf configuration names." alt="" coords="633,1092,721,1121"/><area shape="rect" id="node55" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class &#45; We assume that the target defines a static array of MCRegisterDesc object..." alt="" coords="603,1455,752,1484"/><area shape="rect" id="node60" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class &#45; We assume that the target defines a static array of TargetRegisterDes..." alt="" coords="3209,1201,3377,1231"/><area shape="rect" id="node58" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo &#45; Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc." alt="" coords="3203,493,3384,523"/><area shape="rect" id="node68" href="classllvm_1_1MachineFunctionPass.html" title="MachineFunctionPass &#45; This class adapts the FunctionPass interface to allow convenient creation of pa..." alt="" coords="3199,1829,3388,1859"/><area shape="rect" id="node70" href="classllvm_1_1FunctionPass.html" title="FunctionPass class &#45; This class is used to implement most global optimizations." alt="" coords="608,1829,747,1859"/><area shape="rect" id="node79" href="classllvm_1_1MachineFrameInfo.html" title="The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted..." alt="" coords="4725,1889,4896,1919"/><area shape="rect" id="node81" href="classllvm_1_1SparseSet.html" title="llvm::SparseSet\&lt; VReg2SUnit, VirtReg2IndexFunctor \&gt;" alt="" coords="4625,1996,4996,2025"/><area shape="rect" id="node83" href="classllvm_1_1SparseSet.html" title="SparseSet &#45; Fast set implmentation for objects that can be identified by small unsigned keys..." alt="" coords="3124,1961,3463,1991"/><area shape="rect" id="node85" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; MachineInstr *, SUnit * \&gt;" alt="" coords="4661,2049,4960,2079"/><area shape="rect" id="node87" href="classllvm_1_1DenseMapBase.html" title="llvm::DenseMapBase\&lt; DenseMap\&lt; MachineInstr *, SUnit *, DenseMapInfo\&lt; MachineInstr * \&gt;, detail::DenseMapPair\&lt; MachineInstr *, SUnit * \&gt; \&gt;, MachineInstr *, SUnit *, DenseMapInfo\&lt; MachineInstr * \&gt;, detail::DenseMapPair\&lt; MachineInstr *, SUnit * \&gt; \&gt;" alt="" coords="2463,2015,4124,2044"/><area shape="rect" id="node89" href="classllvm_1_1DebugEpochBase.html" title="llvm::DebugEpochBase" alt="" coords="7,2015,175,2044"/><area shape="rect" id="node91" href="classllvm_1_1DenseMapBase.html" title="llvm::DenseMapBase\&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT \&gt;" alt="" coords="453,1984,901,2013"/><area shape="rect" id="node94" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; KeyT, ValueT, KeyInfoT, BucketT \&gt;" alt="" coords="3117,2068,3469,2097"/><area shape="rect" id="node101" href="classllvm_1_1SparseMultiSet.html" title="llvm::SparseMultiSet\&lt; PhysRegSUOper, llvm::identity\&lt; unsigned \&gt;, uint16_t \&gt;" alt="" coords="4549,2156,5072,2185"/><area shape="rect" id="node103" href="classllvm_1_1SparseMultiSet.html" title="Fast multiset implementation for objects that can be identified by small unsigned keys..." alt="" coords="3109,2139,3477,2168"/><area shape="rect" id="node113" href="classllvm_1_1SparseMultiSet.html" title="llvm::SparseMultiSet\&lt; VReg2SUnit, VirtReg2IndexFunctor \&gt;" alt="" coords="4611,2103,5011,2132"/><area shape="rect" id="node105" href="classllvm_1_1MachineBasicBlock.html" title="llvm::MachineBasicBlock" alt="" coords="4723,2209,4899,2239"/><area shape="rect" id="node107" href="classllvm_1_1ilist__node.html" title="llvm::ilist_node\&lt; MachineBasicBlock \&gt;" alt="" coords="3160,2209,3427,2239"/><area shape="rect" id="node109" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction." alt="" coords="4743,2263,4879,2292"/><area shape="rect" id="node111" href="classllvm_1_1ilist__node.html" title="llvm::ilist_node\&lt; MachineInstr \&gt;" alt="" coords="3180,2263,3407,2292"/><area shape="rect" id="node117" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes." alt="" coords="4724,2316,4897,2345"/><area shape="rect" id="node119" href="classllvm_1_1BitVector.html" title="llvm::BitVector" alt="" coords="4753,2369,4868,2399"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1ScheduleDAGInstrs-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a1e03009269ea64cf08ecbd1e5d90475e">ScheduleDAGInstrs</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *mli, <a class="el" href="classbool.html">bool</a> IsPostRAFlag, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a>=nullptr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a45a0766e239ace445ad129e4db463f4d">~ScheduleDAGInstrs</a> () override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a504d1b35196a1a4c778b3837566ea7b7">isPostRA</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2cd25ceae77621ea3d813a2afdab127b">getLIS</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Expose <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> for use in DAG mutators and such.  <a href="#a2cd25ceae77621ea3d813a2afdab127b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab077d62392fe288ad041b43622d93346">getSchedModel</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the machine model for instruction scheduling.  <a href="#ab077d62392fe288ad041b43622d93346"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6717374178b6677be5b2f5d227d312cf">getSchedClass</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Resolve and cache a resolved scheduling class for an <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <a href="#a6717374178b6677be5b2f5d227d312cf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">begin - Return an iterator to the top of the current scheduling region.  <a href="#aeb9c314de586393b2cb695733eeafc6c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">end - Return an iterator to the bottom of the current scheduling region.  <a href="#aa1a4554243ad6d8f52e7d12a74f0cded"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">newSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">newSUnit - Creates a new <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> and return a ptr to it.  <a href="#a6c497ec4b863f7d59aa3678740331c8e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6cf6c94d54730c618ac5f86d2140d032">getSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getSUnit - Return an existing <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> for this MI, or NULL.  <a href="#a6cf6c94d54730c618ac5f86d2140d032"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2822215b7634783aece96ef695a72f1d">startBlock</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">startBlock - Prepare to perform scheduling in the given block.  <a href="#a2822215b7634783aece96ef695a72f1d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a1f9a4461e2c9ac06b97f55554f836d66">finishBlock</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">finishBlock - Clean up after scheduling in the given block.  <a href="#a1f9a4461e2c9ac06b97f55554f836d66"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">enterRegion</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">begin</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">end</a>, <a class="el" href="classunsigned.html">unsigned</a> regioninstrs)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the scheduler state for the next scheduling region.  <a href="#ae8727d434d20639d563849891f5ca1e1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify that the scheduler has finished scheduling the current region.  <a href="#abc5a5c32ac78a99ee2633dbbeec20397"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a84887b0eb2d09991dd779c7a29a89ae2">buildSchedGraph</a> (<a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA, <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *RPTracker=nullptr, <a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> *PDiffs=nullptr)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">buildSchedGraph - Build SUnits from the <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> that we are input.  <a href="#a84887b0eb2d09991dd779c7a29a89ae2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">addSchedBarrierDeps</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">addSchedBarrierDeps - Add dependencies from instructions in the current list of instructions being scheduled to scheduling barrier.  <a href="#ae8625c1e6c9bc82f2eaef39d3fff65a8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac0cecc651db330128468e08794794f5c">schedule</a> ()=0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">schedule - Order nodes according to selected style, filling in the Sequence member.  <a href="#ac0cecc651db330128468e08794794f5c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">finalizeSchedule</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">finalizeSchedule - Allow targets to perform final scheduling actions at the level of the whole <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>.  <a href="#a7c30ee6cdef3f4784c192654dcb9bab0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af9a04e6171f45b8be27781120caa723d">dumpNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afbb37cc24abd3ed381b0fd496351bd17">getGraphNodeLabel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a label for a DAG node that points to an instruction.  <a href="#afbb37cc24abd3ed381b0fd496351bd17"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a23f7a6c4d1be0ca66f44eb4aa499075a">getDAGName</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a label for the region of code covered by the DAG.  <a href="#a23f7a6c4d1be0ca66f44eb4aa499075a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa2b071164aa89a60879fbfd688e4160f">fixupKills</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fix register kill flags that scheduling has made invalid.  <a href="#aa2b071164aa89a60879fbfd688e4160f"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-types"></a>
Protected Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef std::vector&lt; std::pair<br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">DbgValueVector</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DbgValues - Remember instruction that precedes DBG_VALUE.  <a href="#a5c8f93623f55c06341ca6b954a3dbebe"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">initSUnits</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Create an <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> for each real instruction, numbered in top-down toplological order.  <a href="#a705a0975de8335b0b6bdbbae165e8f5c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">addPhysRegDataDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> OperIdx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MO is an operand of SU's instruction that defines a physical register.  <a href="#a56fbc3f460289602ce8a51538ebc1e26"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">addPhysRegDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> OperIdx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">addPhysRegDeps - Add register dependencies (data, anti, and output) from this <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to following instructions in the same scheduling region that depend the physical register referenced at OperIdx.  <a href="#a2e9425c046cf742bfbb9ebb96466d8e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">addVRegDefDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> OperIdx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">addVRegDefDeps - Add register output and data dependencies from this <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to instructions that occur later in the same scheduling region if they read from or write to the virtual register defined at OperIdx.  <a href="#a10acc9310a21d9a8191d3d84916bdffb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">addVRegUseDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> OperIdx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">addVRegUseDeps - Add a register data dependency if the instruction that defines the virtual register used at OperIdx is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <a href="#a0f958ee7dc9902af4093fe8fabbabd6e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a0149ff5173c451e6501f3a817ff73ac3">startBlockForKills</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PostRA helper for rewriting kill flags.  <a href="#a0149ff5173c451e6501f3a817ff73ac3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2cf4a0da0c23b860c4a0e1837a9bcc93">toggleKillFlag</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggle a register operand kill flag.  <a href="#a2cf4a0da0c23b860c4a0e1837a9bcc93"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">MLI</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Live Intervals provides reaching defs in preRA scheduling.  <a href="#a81f901b06e024f4f2f50e1831c0d4b9e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes.">TargetSchedModel</a> provides an interface to the machine model.  <a href="#abb11b650b88a61630eba2a1b2eaa6fd0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">IsPostRA</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isPostRA flag indicates vregs cannot be present.  <a href="#a73edb004de8911374552b25481e9e9c3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the DAG builder should remove kill flags (in preparation for rescheduling).  <a href="#adf7cb9b8e5dda7b42273e79048f1b8b3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">CanHandleTerminators</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The standard DAG builder does not normally include terminators as DAG nodes because it does not create the necessary dependencies to prevent reordering.  <a href="#a2ad332011e2040d133de24f33cf3f4cd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">State specific to the current scheduling region.  <a href="#a254403f7804208ade3cb68086201cb7a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The beginning of the range to be scheduled.  <a href="#ae81ad8ece7681af658742f6d4e2fcfb1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The end of the range to be scheduled.  <a href="#a3f74b283acf0dfb537bc387e49344f04"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Instructions in this region (distance(RegionBegin, RegionEnd)).  <a href="#af1c8be2ff5fd8eab8091e6ffa40ded8d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">After calling BuildSchedGraph, each machine instruction in the current scheduling region is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <a href="#a077eef2c61ca462db1800cc506092d38"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a566994d85113b94f2e8308e3453e91ef">VReg2UseMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aecc4d170587e25346f72971969bef3f9">VRegUses</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">After calling BuildSchedGraph, each vreg used in the scheduling region is mapped to a set of SUnits.  <a href="#aecc4d170587e25346f72971969bef3f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a8fe67d559de495d1e6e98719f839dca8">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">State internal to DAG building.  <a href="#ae384109023f32441ff89f13b79be6b89"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a8fe67d559de495d1e6e98719f839dca8">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#af1236ab2574debb281ea6e38b2ee5a3a">VReg2SUnitMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">VRegDefs</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Track the last instruction in this region defining each virtual register.  <a href="#a5b7f785c0a719640a922fece8a550100"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a4afc086f7471b060731e7fbf248958f4">PendingLoads</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PendingLoads - Remember where unknown loads are after the most recent unknown store, as we iterate.  <a href="#a4afc086f7471b060731e7fbf248958f4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">DbgValueVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">LiveRegs</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set of live physical registers for updating kill flags.  <a href="#ac76418e3ba338f5559dd57d087da159e"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="ScheduleDAGInstrs - A ScheduleDAG subclass for scheduling lists of MachineInstrs.">ScheduleDAGInstrs</a> - A <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> subclass for scheduling lists of MachineInstrs. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00076">76</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>
</div><hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="a5c8f93623f55c06341ca6b954a3dbebe"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::DbgValueVector" ref="a5c8f93623f55c06341ca6b954a3dbebe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::vector&lt;std::pair&lt;<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&gt; &gt; <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">llvm::ScheduleDAGInstrs::DbgValueVector</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DbgValues - Remember instruction that precedes DBG_VALUE. </p>
<p>These are generated by buildSchedGraph but persist so they can be referenced when emitting the final schedule. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00147">147</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a1e03009269ea64cf08ecbd1e5d90475e"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::ScheduleDAGInstrs" ref="a1e03009269ea64cf08ecbd1e5d90475e" args="(MachineFunction &amp;mf, const MachineLoopInfo *mli, bool IsPostRAFlag, bool RemoveKillFlags=false, LiveIntervals *LIS=nullptr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a1e03009269ea64cf08ecbd1e5d90475e">ScheduleDAGInstrs::ScheduleDAGInstrs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>mf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *&#160;</td>
          <td class="paramname"><em>mli</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsPostRAFlag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>RemoveKillFlags</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [explicit]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00052">52</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">DbgValues</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00616">llvm::MachineRegisterInfo::getNumVirtRegs()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00106">llvm::MCSubtargetInfo::getSchedModel()</a>, <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00053">llvm::TargetSchedModel::init()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00088">IsPostRA</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00082">LIS</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::MRI</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00085">SchedModel</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00363">llvm::AArch64DB::ST</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::TII</a>.</p>

</div>
</div>
<a class="anchor" id="a45a0766e239ace445ad129e4db463f4d"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::~ScheduleDAGInstrs" ref="a45a0766e239ace445ad129e4db463f4d" args="() override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a45a0766e239ace445ad129e4db463f4d">llvm::ScheduleDAGInstrs::~ScheduleDAGInstrs</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00161">161</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a56fbc3f460289602ce8a51538ebc1e26"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::addPhysRegDataDeps" ref="a56fbc3f460289602ce8a51538ebc1e26" args="(SUnit *SU, unsigned OperIdx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">ScheduleDAGInstrs::addPhysRegDataDeps</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OperIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>MO is an operand of SU's instruction that defines a physical register. </p>
<p>Add data dependencies from SU to any uses of the physical register. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00256">256</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00068">llvm::SDep::Artificial</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00154">llvm::TargetSchedModel::computeOperandLatency()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00391">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::contains()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00049">llvm::SDep::Data</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00315">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::end()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00371">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::find()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00299">llvm::SUnit::hasPhysRegDefs</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00655">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00563">llvm::ScheduleDAG::MF</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00085">SchedModel</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00155">llvm::SDep::setLatency()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00363">llvm::AArch64DB::ST</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00133">Uses</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00299">addPhysRegDeps()</a>.</p>

</div>
</div>
<a class="anchor" id="a2e9425c046cf742bfbb9ebb96466d8e5"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::addPhysRegDeps" ref="a2e9425c046cf742bfbb9ebb96466d8e5" args="(SUnit *SU, unsigned OperIdx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">ScheduleDAGInstrs::addPhysRegDeps</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OperIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>addPhysRegDeps - Add register dependencies (data, anti, and output) from this <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to following instructions in the same scheduling region that depend the physical register referenced at OperIdx. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00299">299</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00256">addPhysRegDataDeps()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00050">llvm::SDep::Anti</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00270">llvm::TargetSchedModel::computeOutputLatency()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00391">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::contains()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00132">Defs</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00315">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::end()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00407">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::equal_range()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00371">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::find()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00298">llvm::SUnit::hasPhysRegUses</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00415">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::insert()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00294">llvm::SUnit::isCall</a>, <a class="el" href="MachineOperand_8h_source.html#l00289">llvm::MachineOperand::isDead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00274">llvm::MachineOperand::isUse()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00655">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="ARMAsmParser_8cpp_source.html#l09918">Kind</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00051">llvm::SDep::Output</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="MachineInstr_8h_source.html#l00881">llvm::MachineInstr::registerDefIsDead()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00092">RemoveKillFlags</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00085">SchedModel</a>, <a class="el" href="MachineOperand_8h_source.html#l00372">llvm::MachineOperand::setIsKill()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00155">llvm::SDep::setLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00133">Uses</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">buildSchedGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="ae8625c1e6c9bc82f2eaef39d3fff65a8"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::addSchedBarrierDeps" ref="ae8625c1e6c9bc82f2eaef39d3fff65a8" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">ScheduleDAGInstrs::addSchedBarrierDeps</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>addSchedBarrierDeps - Add dependencies from instructions in the current list of instructions being scheduled to scheduling barrier. </p>
<p>addSchedBarrierDeps - Add dependencies from instructions in the current list of instructions being scheduled to scheduling barrier by adding the exit SU to the register defs and use list.</p>
<p>We want to make sure instructions which define registers that are either used by the terminator or are live-out are properly scheduled. This is especially important when the definition latency of the return value(s) are too high to be hidden by the branch or when the liveout registers used by instructions in the fallthrough block.</p>
<p>This is because we want to make sure instructions which define registers that are either used by the terminator or are live-out are properly scheduled. This is especially important when the definition latency of the return value(s) are too high to be hidden by the branch or when the liveout registers used by instructions in the fallthrough block. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00217">217</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00418">addVRegUseDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">BB</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00391">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::contains()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00324">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::empty()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00415">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::insert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00410">llvm::MachineInstr::isBarrier()</a>, <a class="el" href="MachineInstr_8h_source.html#l00403">llvm::MachineInstr::isCall()</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00289">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00088">IsPostRA</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::readsReg()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00111">RegionEnd</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00399">llvm::SUnit::setInstr()</a>, <a class="el" href="PDBTypes_8h_source.html#l00386">llvm::SI</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00286">llvm::MachineBasicBlock::succ_begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00288">llvm::MachineBasicBlock::succ_end()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00133">Uses</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">buildSchedGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="a10acc9310a21d9a8191d3d84916bdffb"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::addVRegDefDeps" ref="a10acc9310a21d9a8191d3d84916bdffb" args="(SUnit *SU, unsigned OperIdx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">ScheduleDAGInstrs::addVRegDefDeps</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OperIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>addVRegDefDeps - Add register output and data dependencies from this <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to instructions that occur later in the same scheduling region if they read from or write to the virtual register defined at OperIdx. </p>
<p>TODO: Hoist loop induction variable increments. This has to be reevaluated. Generally, IV scheduling should be done before coalescing. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00380">380</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00270">llvm::TargetSchedModel::computeOutputLatency()</a>, <a class="el" href="SparseSet_8h_source.html#l00175">llvm::SparseSet&lt; ValueT, KeyFunctorT, SparseT &gt;::end()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="SparseSet_8h_source.html#l00224">llvm::SparseSet&lt; ValueT, KeyFunctorT, SparseT &gt;::find()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00399">llvm::MachineRegisterInfo::hasOneDef()</a>, <a class="el" href="SparseSet_8h_source.html#l00249">llvm::SparseSet&lt; ValueT, KeyFunctorT, SparseT &gt;::insert()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::MRI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00051">llvm::SDep::Output</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00085">SchedModel</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00155">llvm::SDep::setLatency()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00036">llvm::VReg2SUnit::SU</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00136">VRegDefs</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">buildSchedGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="a0f958ee7dc9902af4093fe8fabbabd6e"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::addVRegUseDeps" ref="a0f958ee7dc9902af4093fe8fabbabd6e" args="(SUnit *SU, unsigned OperIdx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">ScheduleDAGInstrs::addVRegUseDeps</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OperIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>addVRegUseDeps - Add a register data dependency if the instruction that defines the virtual register used at OperIdx is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>. </p>
<p>Add a register antidependency from this <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to instructions that occur later in the same scheduling region if they write the virtual register.</p>
<p>TODO: Handle ExitSU "uses" properly. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00418">418</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00138">llvm::TargetSubtargetInfo::adjustSchedDependency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00050">llvm::SDep::Anti</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00154">llvm::TargetSchedModel::computeOperandLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00049">llvm::SDep::Data</a>, <a class="el" href="TGLexer_8h_source.html#l00046">llvm::tgtok::Def</a>, <a class="el" href="LiveInterval_8h_source.html#l00053">llvm::VNInfo::def</a>, <a class="el" href="SparseSet_8h_source.html#l00175">llvm::SparseSet&lt; ValueT, KeyFunctorT, SparseT &gt;::end()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00315">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::end()</a>, <a class="el" href="SparseSet_8h_source.html#l00224">llvm::SparseSet&lt; ValueT, KeyFunctorT, SparseT &gt;::find()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00371">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::find()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01196">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="LiveIntervalAnalysis_8h_source.html#l00207">llvm::LiveIntervals::getInstructionFromIndex()</a>, <a class="el" href="LiveIntervalAnalysis_8h_source.html#l00202">llvm::LiveIntervals::getInstructionIndex()</a>, <a class="el" href="LiveIntervalAnalysis_8h_source.html#l00110">llvm::LiveIntervals::getInterval()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00271">getSUnit()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00415">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::insert()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00082">LIS</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00563">llvm::ScheduleDAG::MF</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="LiveInterval_8h_source.html#l00493">llvm::LiveRange::Query()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00085">SchedModel</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00155">llvm::SDep::setLatency()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00363">llvm::AArch64DB::ST</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00036">llvm::VReg2SUnit::SU</a>, <a class="el" href="LiveInterval_8h_source.html#l00101">llvm::LiveQueryResult::valueIn()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00136">VRegDefs</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00123">VRegUses</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00217">addSchedBarrierDeps()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">buildSchedGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="aeb9c314de586393b2cb695733eeafc6c"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::begin" ref="aeb9c314de586393b2cb695733eeafc6c" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">llvm::ScheduleDAGInstrs::begin</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>begin - Return an iterator to the top of the current scheduling region. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00179">179</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00108">RegionBegin</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00825">llvm::ScheduleDAGMI::dumpSchedule()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00193">enterRegion()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00662">llvm::ScheduleDAGMI::schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01006">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a84887b0eb2d09991dd779c7a29a89ae2"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::buildSchedGraph" ref="a84887b0eb2d09991dd779c7a29a89ae2" args="(AliasAnalysis *AA, RegPressureTracker *RPTracker=nullptr, PressureDiffs *PDiffs=nullptr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a84887b0eb2d09991dd779c7a29a89ae2">ScheduleDAGInstrs::buildSchedGraph</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *&#160;</td>
          <td class="paramname"><em>AA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *&#160;</td>
          <td class="paramname"><em>RPTracker</em> = <code>nullptr</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> *&#160;</td>
          <td class="paramname"><em>PDiffs</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>buildSchedGraph - Build SUnits from the <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> that we are input. </p>
<p>If RegPressure is non-null, compute register pressure as a side effect.</p>
<p>The DAG builder is an efficient place to do it because it already visits operands. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">749</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00666">addChainDependency()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00299">addPhysRegDeps()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00217">addSchedBarrierDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00380">addVRegDefDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00418">addVRegUseDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00634">adjustChainDeps()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00068">llvm::SDep::Artificial</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00065">llvm::SDep::Barrier</a>, <a class="el" href="MapVector_8h_source.html#l00046">llvm::MapVector&lt; KeyT, ValueT, MapType, VectorType &gt;::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00112">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00099">CanHandleTerminators</a>, <a class="el" href="MapVector_8h_source.html#l00065">llvm::MapVector&lt; KeyT, ValueT, MapType, VectorType &gt;::clear()</a>, <a class="el" href="DenseMap_8h_source.html#l00091">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::clear()</a>, <a class="el" href="SparseSet_8h_source.html#l00194">llvm::SparseSet&lt; ValueT, KeyFunctorT, SparseT &gt;::clear()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00338">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::clear()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00050">llvm::ScheduleDAG::clearDAG()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">DbgValues</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00132">Defs</a>, <a class="el" href="SmallVector_8h_source.html#l00057">llvm::SmallVectorBase::empty()</a>, <a class="el" href="SparseSet_8h_source.html#l00183">llvm::SparseSet&lt; ValueT, KeyFunctorT, SparseT &gt;::empty()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00324">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::empty()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp.html#a3a7d227ba53981e76233029e0f938d74">EnableAASchedMI</a>, <a class="el" href="MapVector_8h_source.html#l00048">llvm::MapVector&lt; KeyT, ValueT, MapType, VectorType &gt;::end()</a>, <a class="el" href="SmallVector_8h_source.html#l00114">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="MapVector_8h_source.html#l00108">llvm::MapVector&lt; KeyT, ValueT, MapType, VectorType &gt;::find()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00149">FirstDbgValue</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00130">llvm::TargetMachine::getDataLayout()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00368">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00616">llvm::MachineRegisterInfo::getNumVirtRegs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00293">llvm::RegPressureTracker::getPos()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00134">getUnderlyingObjectsForInstr()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00091">llvm::ARM_PROC::IE</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00374">llvm::PressureDiffs::init()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00699">initSUnits()</a>, <a class="el" href="MachineInstr_8h_source.html#l00748">llvm::MachineInstr::isDebugValue()</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00466">isGlobalMemoryObject()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01427">llvm::MachineInstr::isInvariantLoad()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00289">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="MachineInstr_8h_source.html#l00746">llvm::MachineInstr::isPosition()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00088">IsPostRA</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00419">llvm::MachineInstr::isTerminator()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00292">llvm::SUnit::Latency</a>, <a class="el" href="AliasAnalysis_8h_source.html#l00080">llvm::MayAlias</a>, <a class="el" href="MachineInstr_8h_source.html#l00566">llvm::MachineInstr::mayLoad()</a>, <a class="el" href="MachineInstr_8h_source.html#l00579">llvm::MachineInstr::mayStore()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00563">llvm::ScheduleDAG::MF</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00079">MFI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00118">MISUnitMap</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::MRI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00283">llvm::SUnit::NodeNum</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00286">llvm::SUnit::NumSuccs</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00141">PendingLoads</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::readsReg()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00458">llvm::RegPressureTracker::recede()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00108">RegionBegin</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00111">RegionEnd</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00155">llvm::SDep::setLatency()</a>, <a class="el" href="SparseSet_8h_source.html#l00155">llvm::SparseSet&lt; ValueT, KeyFunctorT, SparseT &gt;::setUniverse()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00200">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::setUniverse()</a>, <a class="el" href="MapVector_8h_source.html#l00044">llvm::MapVector&lt; KeyT, ValueT, MapType, VectorType &gt;::size()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00363">llvm::AArch64DB::ST</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00565">llvm::ScheduleDAG::SUnits</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::TM</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>, <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00047">llvm::TargetSubtargetInfo::useAA()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00133">Uses</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00136">VRegDefs</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00123">VRegUses</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01067">llvm::ScheduleDAGMILive::buildDAGWithRegPressure()</a>, <a class="el" href="DFAPacketizer_8cpp_source.html#l00121">llvm::DefaultVLIWScheduler::schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00662">llvm::ScheduleDAGMI::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="af9a04e6171f45b8be27781120caa723d"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::dumpNode" ref="af9a04e6171f45b8be27781120caa723d" args="(const SUnit *SU) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af9a04e6171f45b8be27781120caa723d">ScheduleDAGInstrs::dumpNode</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAG.html#aea91269e2e90180d147f33a0fdde6994">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01265">1265</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8cpp_source.html#l01519">llvm::MachineInstr::dump()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="aa1a4554243ad6d8f52e7d12a74f0cded"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::end" ref="aa1a4554243ad6d8f52e7d12a74f0cded" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">llvm::ScheduleDAGInstrs::end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>end - Return an iterator to the bottom of the current scheduling region. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00182">182</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00111">RegionEnd</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00825">llvm::ScheduleDAGMI::dumpSchedule()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00193">enterRegion()</a>.</p>

</div>
</div>
<a class="anchor" id="ae8727d434d20639d563849891f5ca1e1"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::enterRegion" ref="ae8727d434d20639d563849891f5ca1e1" args="(MachineBasicBlock *bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned regioninstrs)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">ScheduleDAGInstrs::enterRegion</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>bb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>begin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>end</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>regioninstrs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Initialize the scheduler state for the next scheduling region. </p>
<p>Initialize the DAG and common scheduler state for the current scheduling region.</p>
<p>This does not actually create the DAG, only clears it. The scheduling driver may call BuildSchedGraph multiple times per scheduling region. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">llvm::ScheduleDAGMILive</a>, and <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a78e3672daf3301153eac2266dbc32885">llvm::ScheduleDAGMI</a>.</p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00193">193</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">BB</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00179">begin()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00182">end()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00114">NumRegionInstrs</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00108">RegionBegin</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00111">RegionEnd</a>.</p>

<p>Referenced by <a class="el" href="DFAPacketizer_8cpp_source.html#l00157">llvm::VLIWPacketizerList::PacketizeMIs()</a>.</p>

</div>
</div>
<a class="anchor" id="abc5a5c32ac78a99ee2633dbbeec20397"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::exitRegion" ref="abc5a5c32ac78a99ee2633dbbeec20397" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">ScheduleDAGInstrs::exitRegion</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Notify that the scheduler has finished scheduling the current region. </p>
<p>Close the current scheduling region.</p>
<p>Don't clear any state in case the driver wants to refer to the previous scheduling region. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00205">205</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>Referenced by <a class="el" href="DFAPacketizer_8cpp_source.html#l00157">llvm::VLIWPacketizerList::PacketizeMIs()</a>.</p>

</div>
</div>
<a class="anchor" id="a7c30ee6cdef3f4784c192654dcb9bab0"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::finalizeSchedule" ref="a7c30ee6cdef3f4784c192654dcb9bab0" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">llvm::ScheduleDAGInstrs::finalizeSchedule</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>finalizeSchedule - Allow targets to perform final scheduling actions at the level of the whole <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>. </p>
<p>By default does nothing. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00229">229</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1f9a4461e2c9ac06b97f55554f836d66"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::finishBlock" ref="a1f9a4461e2c9ac06b97f55554f836d66" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a1f9a4461e2c9ac06b97f55554f836d66">ScheduleDAGInstrs::finishBlock</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>finishBlock - Clean up after scheduling in the given block. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00184">184</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">BB</a>.</p>

<p>Referenced by <a class="el" href="DFAPacketizer_8cpp_source.html#l00157">llvm::VLIWPacketizerList::PacketizeMIs()</a>.</p>

</div>
</div>
<a class="anchor" id="aa2b071164aa89a60879fbfd688e4160f"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::fixupKills" ref="aa2b071164aa89a60879fbfd688e4160f" args="(MachineBasicBlock *MBB)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa2b071164aa89a60879fbfd688e4160f">ScheduleDAGInstrs::fixupKills</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Fix register kill flags that scheduling has made invalid. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01171">1171</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00091">llvm::TargetOpcode::BUNDLE</a>, <a class="el" href="BitVector_8h_source.html#l00499">llvm::BitVector::clearBitsNotInMask()</a>, <a class="el" href="Debug_8cpp_source.html#l00123">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00092">DEBUG</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01519">llvm::MachineInstr::dump()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstrBundle_8h_source.html#l00062">llvm::getBundleEnd()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00671">llvm::MachineBasicBlock::getNumber()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00368">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00485">llvm::MachineOperand::getRegMask()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineInstr_8h_source.html#l00748">llvm::MachineInstr::isDebugValue()</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00294">llvm::MachineOperand::isKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00251">llvm::MachineOperand::isRegMask()</a>, <a class="el" href="MachineInstr_8h_source.html#l00995">llvm::MachineInstr::isRegTiedToUseOperand()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00745">llvm::MachineRegisterInfo::isReserved()</a>, <a class="el" href="MachineOperand_8h_source.html#l00299">llvm::MachineOperand::isUndef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00274">llvm::MachineOperand::isUse()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00152">LiveRegs</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::MRI</a>, <a class="el" href="BitVector_8h_source.html#l00259">llvm::BitVector::reset()</a>, <a class="el" href="BitVector_8h_source.html#l00192">llvm::BitVector::resize()</a>, <a class="el" href="BitVector_8h_source.html#l00218">llvm::BitVector::set()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00219">llvm::MachineBasicBlock::size()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01076">startBlockForKills()</a>, <a class="el" href="BitVector_8h_source.html#l00322">llvm::BitVector::test()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01134">toggleKillFlag()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>.</p>

</div>
</div>
<a class="anchor" id="a23f7a6c4d1be0ca66f44eb4aa499075a"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::getDAGName" ref="a23f7a6c4d1be0ca66f44eb4aa499075a" args="() const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a23f7a6c4d1be0ca66f44eb4aa499075a">ScheduleDAGInstrs::getDAGName</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return a label for the region of code covered by the DAG. </p>
<p>Return the basic block label.</p>
<p>It is not necessarilly unique because a block contains multiple scheduling regions. But it is fine for visualization. </p>

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAG.html#a36e088128012e4d48af65feb75f84c5c">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01285">1285</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">BB</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00229">llvm::MachineBasicBlock::getFullName()</a>.</p>

</div>
</div>
<a class="anchor" id="afbb37cc24abd3ed381b0fd496351bd17"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::getGraphNodeLabel" ref="afbb37cc24abd3ed381b0fd496351bd17" args="(const SUnit *SU) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afbb37cc24abd3ed381b0fd496351bd17">ScheduleDAGInstrs::getGraphNodeLabel</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return a label for a DAG node that points to an instruction. </p>

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAG.html#a2a6534084b1d6332aeb1cf22cba39c2a">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01271">1271</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00566">llvm::ScheduleDAG::EntrySU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01525">llvm::MachineInstr::print()</a>, and <a class="el" href="raw__ostream_8h_source.html#l00478">llvm::raw_string_ostream::str()</a>.</p>

</div>
</div>
<a class="anchor" id="a2cd25ceae77621ea3d813a2afdab127b"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::getLIS" ref="a2cd25ceae77621ea3d813a2afdab127b" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a>* <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2cd25ceae77621ea3d813a2afdab127b">llvm::ScheduleDAGInstrs::getLIS</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Expose <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> for use in DAG mutators and such. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00166">166</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00082">LIS</a>.</p>

</div>
</div>
<a class="anchor" id="a6717374178b6677be5b2f5d227d312cf"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::getSchedClass" ref="a6717374178b6677be5b2f5d227d312cf" args="(SUnit *SU) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a>* <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6717374178b6677be5b2f5d227d312cf">llvm::ScheduleDAGInstrs::getSchedClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Resolve and cache a resolved scheduling class for an <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00172">172</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00030">llvm::TargetSchedModel::hasInstrSchedModel()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00102">llvm::TargetSchedModel::resolveSchedClass()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00272">llvm::SUnit::SchedClass</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00085">SchedModel</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01899">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01696">llvm::SchedBoundary::checkHazard()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01620">llvm::SchedRemainder::init()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02131">llvm::GenericSchedulerBase::SchedCandidate::initResourceDelta()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00699">initSUnits()</a>.</p>

</div>
</div>
<a class="anchor" id="ab077d62392fe288ad041b43622d93346"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::getSchedModel" ref="ab077d62392fe288ad041b43622d93346" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a>* <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab077d62392fe288ad041b43622d93346">llvm::ScheduleDAGInstrs::getSchedModel</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the machine model for instruction scheduling. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00169">169</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00085">SchedModel</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00198">llvm::ConvergingVLIWScheduler::initialize()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02902">llvm::PostGenericScheduler::initialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a6cf6c94d54730c618ac5f86d2140d032"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::getSUnit" ref="a6cf6c94d54730c618ac5f86d2140d032" args="(MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6cf6c94d54730c618ac5f86d2140d032">llvm::ScheduleDAGInstrs::getSUnit</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getSUnit - Return an existing <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> for this MI, or NULL. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00271">271</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>References <a class="el" href="DenseMap_8h_source.html#l00068">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::end()</a>, <a class="el" href="DenseMap_8h_source.html#l00124">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::find()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00118">MISUnitMap</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00418">addVRegUseDeps()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01126">llvm::ScheduleDAGMILive::computeCyclicCriticalPath()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00825">llvm::ScheduleDAGMI::dumpSchedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a705a0975de8335b0b6bdbbae165e8f5c"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::initSUnits" ref="a705a0975de8335b0b6bdbbae165e8f5c" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">ScheduleDAGInstrs::initSUnits</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Create an <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> for each real instruction, numbered in top-down toplological order. </p>
<p>The instruction order A &lt; B, implies that no edge exists from B to A.</p>
<p>Map each real instruction to its <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.</p>
<p>After initSUnits, the SUnits vector cannot be resized and the scheduler may hang onto <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> pointers. We may relax this in the future by using <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> IDs instead of pointers.</p>
<p>MachineScheduler relies on initSUnits numbering the nodes by their order in the original instruction list. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00699">699</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="MCSchedule_8h_source.html#l00045">llvm::MCProcResourceDesc::BufferSize</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00100">llvm::TargetSchedModel::getProcResource()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00172">getSchedClass()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00116">llvm::TargetSchedModel::getWriteProcResBegin()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00120">llvm::TargetSchedModel::getWriteProcResEnd()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00030">llvm::TargetSchedModel::hasInstrSchedModel()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00308">llvm::SUnit::hasReservedResource</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00294">llvm::SUnit::isCall</a>, <a class="el" href="MachineInstr_8h_source.html#l00403">llvm::MachineInstr::isCall()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00297">llvm::SUnit::isCommutable</a>, <a class="el" href="MachineInstr_8h_source.html#l00607">llvm::MachineInstr::isCommutable()</a>, <a class="el" href="MachineInstr_8h_source.html#l00748">llvm::MachineInstr::isDebugValue()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00307">llvm::SUnit::isUnbuffered</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00292">llvm::SUnit::Latency</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00118">MISUnitMap</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00259">newSUnit()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00114">NumRegionInstrs</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00108">RegionBegin</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00111">RegionEnd</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00276">llvm::PPCISD::SC</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00085">SchedModel</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00565">llvm::ScheduleDAG::SUnits</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">buildSchedGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="a504d1b35196a1a4c778b3837566ea7b7"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::isPostRA" ref="a504d1b35196a1a4c778b3837566ea7b7" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a504d1b35196a1a4c778b3837566ea7b7">llvm::ScheduleDAGInstrs::isPostRA</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00163">163</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00088">IsPostRA</a>.</p>

</div>
</div>
<a class="anchor" id="a6c497ec4b863f7d59aa3678740331c8e"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::newSUnit" ref="a6c497ec4b863f7d59aa3678740331c8e" args="(MachineInstr *MI)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">llvm::ScheduleDAGInstrs::newSUnit</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>newSUnit - Creates a new <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> and return a ptr to it. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00259">259</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00565">llvm::ScheduleDAG::SUnits</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00699">initSUnits()</a>.</p>

</div>
</div>
<a class="anchor" id="ac0cecc651db330128468e08794794f5c"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::schedule" ref="ac0cecc651db330128468e08794794f5c" args="()=0" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac0cecc651db330128468e08794794f5c">llvm::ScheduleDAGInstrs::schedule</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [pure virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>schedule - Order nodes according to selected style, filling in the Sequence member. </p>
<p>Typically, a scheduling algorithm will implement <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac0cecc651db330128468e08794794f5c" title="schedule - Order nodes according to selected style, filling in the Sequence member.">schedule()</a> without overriding <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1" title="Initialize the scheduler state for the next scheduling region.">enterRegion()</a> or <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397" title="Notify that the scheduler has finished scheduling the current region.">exitRegion()</a>. </p>

<p>Implemented in <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">llvm::ScheduleDAGMILive</a>, <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a5d7e71cf32573e6b1762b5a1d82a1cf5">llvm::ScheduleDAGMI</a>, <a class="el" href="classllvm_1_1DefaultVLIWScheduler.html#a72b9c4f9a9fe8ef321b387a3cfca73cd">llvm::DefaultVLIWScheduler</a>, and <a class="el" href="classllvm_1_1VLIWMachineScheduler.html#ad25e72e64bc7ed157b69c60e85b4061e">llvm::VLIWMachineScheduler</a>.</p>

</div>
</div>
<a class="anchor" id="a2822215b7634783aece96ef695a72f1d"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::startBlock" ref="a2822215b7634783aece96ef695a72f1d" args="(MachineBasicBlock *BB)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2822215b7634783aece96ef695a72f1d">ScheduleDAGInstrs::startBlock</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em></td><td>)</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>startBlock - Prepare to perform scheduling in the given block. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00180">180</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">BB</a>.</p>

<p>Referenced by <a class="el" href="DFAPacketizer_8cpp_source.html#l00157">llvm::VLIWPacketizerList::PacketizeMIs()</a>.</p>

</div>
</div>
<a class="anchor" id="a0149ff5173c451e6501f3a817ff73ac3"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::startBlockForKills" ref="a0149ff5173c451e6501f3a817ff73ac3" args="(MachineBasicBlock *BB)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a0149ff5173c451e6501f3a817ff73ac3">ScheduleDAGInstrs::startBlockForKills</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em></td><td>)</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PostRA helper for rewriting kill flags. </p>
<p>Initialize register live-range state for updating kills. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01076">1076</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00152">LiveRegs</a>, <a class="el" href="BitVector_8h_source.html#l00259">llvm::BitVector::reset()</a>, <a class="el" href="BitVector_8h_source.html#l00218">llvm::BitVector::set()</a>, <a class="el" href="PDBTypes_8h_source.html#l00386">llvm::SI</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00286">llvm::MachineBasicBlock::succ_begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00288">llvm::MachineBasicBlock::succ_end()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01171">fixupKills()</a>.</p>

</div>
</div>
<a class="anchor" id="a2cf4a0da0c23b860c4a0e1837a9bcc93"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::toggleKillFlag" ref="a2cf4a0da0c23b860c4a0e1837a9bcc93" args="(MachineInstr *MI, MachineOperand &amp;MO)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2cf4a0da0c23b860c4a0e1837a9bcc93">ScheduleDAGInstrs::toggleKillFlag</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Toggle a register operand kill flag. </p>
<p>Other adjustments may be made to the instruction if necessary. Return true if the operand has been deleted, false if not. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01134">1134</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00040">llvm::RegState::ImplicitDefine</a>, <a class="el" href="MachineOperand_8h_source.html#l00294">llvm::MachineOperand::isKill()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00152">LiveRegs</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00563">llvm::ScheduleDAG::MF</a>, <a class="el" href="MachineOperand_8h_source.html#l00372">llvm::MachineOperand::setIsKill()</a>, <a class="el" href="BitVector_8h_source.html#l00322">llvm::BitVector::test()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01097">toggleBundleKillFlag()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01171">fixupKills()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a254403f7804208ade3cb68086201cb7a"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::BB" ref="a254403f7804208ade3cb68086201cb7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>* <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">llvm::ScheduleDAGInstrs::BB</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>State specific to the current scheduling region. </p>
<p>------------------------------------------------ The block in which to insert instructions </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">105</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00217">addSchedBarrierDeps()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01067">llvm::ScheduleDAGMILive::buildDAGWithRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01126">llvm::ScheduleDAGMILive::computeCyclicCriticalPath()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00193">enterRegion()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00184">finishBlock()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01285">getDAGName()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00866">llvm::ScheduleDAGMILive::initRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00629">llvm::ScheduleDAGMI::moveInstruction()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00802">llvm::ScheduleDAGMI::placeDebugValues()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00180">startBlock()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00955">llvm::ScheduleDAGMILive::updatePressureDiffs()</a>.</p>

</div>
</div>
<a class="anchor" id="a2ad332011e2040d133de24f33cf3f4cd"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::CanHandleTerminators" ref="a2ad332011e2040d133de24f33cf3f4cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">llvm::ScheduleDAGInstrs::CanHandleTerminators</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The standard DAG builder does not normally include terminators as DAG nodes because it does not create the necessary dependencies to prevent reordering. </p>
<p>A specialized scheduler can override <a class="el" href="classllvm_1_1TargetInstrInfo.html#a22fb9be009a2aa1765c6aa3190abd89f" title="Test if the given instruction should be considered a scheduling boundary.">TargetInstrInfo::isSchedulingBoundary</a> then enable this flag to indicate it has taken responsibility for scheduling the terminator correctly. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00099">99</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">buildSchedGraph()</a>, and <a class="el" href="DFAPacketizer_8cpp_source.html#l00115">llvm::DefaultVLIWScheduler::DefaultVLIWScheduler()</a>.</p>

</div>
</div>
<a class="anchor" id="a6837fb2c08f4c8c986a4689a37ca93cf"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::DbgValues" ref="a6837fb2c08f4c8c986a4689a37ca93cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">DbgValueVector</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">llvm::ScheduleDAGInstrs::DbgValues</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">148</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">buildSchedGraph()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00802">llvm::ScheduleDAGMI::placeDebugValues()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00052">ScheduleDAGInstrs()</a>.</p>

</div>
</div>
<a class="anchor" id="ae384109023f32441ff89f13b79be6b89"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::Defs" ref="ae384109023f32441ff89f13b79be6b89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#a8fe67d559de495d1e6e98719f839dca8">Reg2SUnitsMap</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">llvm::ScheduleDAGInstrs::Defs</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>State internal to DAG building. </p>
<p>------------------------------- Defs, Uses - Remember where defs and uses of each register are as we iterate upward through the instructions. This is allocated here instead of inside BuildSchedGraph to avoid the need for it to be initialized and destructed for each block. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00132">132</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00299">addPhysRegDeps()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">buildSchedGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="a25ae020b571d18d34d03097d91ca0f40"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::FirstDbgValue" ref="a25ae020b571d18d34d03097d91ca0f40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">llvm::ScheduleDAGInstrs::FirstDbgValue</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00149">149</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">buildSchedGraph()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00802">llvm::ScheduleDAGMI::placeDebugValues()</a>.</p>

</div>
</div>
<a class="anchor" id="a73edb004de8911374552b25481e9e9c3"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::IsPostRA" ref="a73edb004de8911374552b25481e9e9c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">llvm::ScheduleDAGInstrs::IsPostRA</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isPostRA flag indicates vregs cannot be present. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00088">88</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00217">addSchedBarrierDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">buildSchedGraph()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00163">isPostRA()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00052">ScheduleDAGInstrs()</a>.</p>

</div>
</div>
<a class="anchor" id="a81f901b06e024f4f2f50e1831c0d4b9e"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::LIS" ref="a81f901b06e024f4f2f50e1831c0d4b9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a>* <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">llvm::ScheduleDAGInstrs::LIS</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Live Intervals provides reaching defs in preRA scheduling. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00082">82</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00418">addVRegUseDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00166">getLIS()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00052">ScheduleDAGInstrs()</a>.</p>

</div>
</div>
<a class="anchor" id="ac76418e3ba338f5559dd57d087da159e"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::LiveRegs" ref="ac76418e3ba338f5559dd57d087da159e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">llvm::ScheduleDAGInstrs::LiveRegs</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Set of live physical registers for updating kill flags. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00152">152</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01171">fixupKills()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01076">startBlockForKills()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01134">toggleKillFlag()</a>.</p>

</div>
</div>
<a class="anchor" id="a48dac2c15614f61bd7cb73fe322099fa"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::MFI" ref="a48dac2c15614f61bd7cb73fe322099fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a>* <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">llvm::ScheduleDAGInstrs::MFI</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00079">79</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">buildSchedGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="a077eef2c61ca462db1800cc506092d38"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::MISUnitMap" ref="a077eef2c61ca462db1800cc506092d38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt;<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>*, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a>*&gt; <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">llvm::ScheduleDAGInstrs::MISUnitMap</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>After calling BuildSchedGraph, each machine instruction in the current scheduling region is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00118">118</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">buildSchedGraph()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00271">getSUnit()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00699">initSUnits()</a>.</p>

</div>
</div>
<a class="anchor" id="ad2b3e1939f6f39819ad55c714deefad6"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::MLI" ref="ad2b3e1939f6f39819ad55c714deefad6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a>* <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">llvm::ScheduleDAGInstrs::MLI</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00078">78</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="af1c8be2ff5fd8eab8091e6ffa40ded8d"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::NumRegionInstrs" ref="af1c8be2ff5fd8eab8091e6ffa40ded8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">llvm::ScheduleDAGInstrs::NumRegionInstrs</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Instructions in this region (distance(RegionBegin, RegionEnd)). </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00114">114</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00193">enterRegion()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00699">initSUnits()</a>.</p>

</div>
</div>
<a class="anchor" id="a4afc086f7471b060731e7fbf248958f4"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::PendingLoads" ref="a4afc086f7471b060731e7fbf248958f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt; <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a4afc086f7471b060731e7fbf248958f4">llvm::ScheduleDAGInstrs::PendingLoads</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PendingLoads - Remember where unknown loads are after the most recent unknown store, as we iterate. </p>
<p>As with Defs and Uses, this is here to minimize construction/destruction. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00141">141</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">buildSchedGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="ae81ad8ece7681af658742f6d4e2fcfb1"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::RegionBegin" ref="ae81ad8ece7681af658742f6d4e2fcfb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">llvm::ScheduleDAGInstrs::RegionBegin</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The beginning of the range to be scheduled. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00108">108</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00179">begin()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">buildSchedGraph()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00193">enterRegion()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00760">llvm::ScheduleDAGMI::initQueues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00866">llvm::ScheduleDAGMILive::initRegPressure()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00699">initSUnits()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00629">llvm::ScheduleDAGMI::moveInstruction()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00802">llvm::ScheduleDAGMI::placeDebugValues()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01006">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a3f74b283acf0dfb537bc387e49344f04"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::RegionEnd" ref="a3f74b283acf0dfb537bc387e49344f04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">llvm::ScheduleDAGInstrs::RegionEnd</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The end of the range to be scheduled. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00111">111</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00217">addSchedBarrierDeps()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01067">llvm::ScheduleDAGMILive::buildDAGWithRegPressure()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">buildSchedGraph()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00182">end()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00193">enterRegion()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00848">llvm::ScheduleDAGMILive::enterRegion()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00760">llvm::ScheduleDAGMI::initQueues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00866">llvm::ScheduleDAGMILive::initRegPressure()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00699">initSUnits()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00802">llvm::ScheduleDAGMI::placeDebugValues()</a>.</p>

</div>
</div>
<a class="anchor" id="adf7cb9b8e5dda7b42273e79048f1b8b3"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::RemoveKillFlags" ref="adf7cb9b8e5dda7b42273e79048f1b8b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">llvm::ScheduleDAGInstrs::RemoveKillFlags</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>True if the DAG builder should remove kill flags (in preparation for rescheduling). </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00092">92</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00299">addPhysRegDeps()</a>.</p>

</div>
</div>
<a class="anchor" id="abb11b650b88a61630eba2a1b2eaa6fd0"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::SchedModel" ref="abb11b650b88a61630eba2a1b2eaa6fd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">llvm::ScheduleDAGInstrs::SchedModel</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes.">TargetSchedModel</a> provides an interface to the machine model. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00085">85</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00256">addPhysRegDataDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00299">addPhysRegDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00380">addVRegDefDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00418">addVRegUseDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00172">getSchedClass()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00169">getSchedModel()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00699">initSUnits()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00052">ScheduleDAGInstrs()</a>.</p>

</div>
</div>
<a class="anchor" id="af0b2bf4940e563082d1d2bf8a9e5521f"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::Uses" ref="af0b2bf4940e563082d1d2bf8a9e5521f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#a8fe67d559de495d1e6e98719f839dca8">Reg2SUnitsMap</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">llvm::ScheduleDAGInstrs::Uses</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00133">133</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00256">addPhysRegDataDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00299">addPhysRegDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00217">addSchedBarrierDeps()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">buildSchedGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="a5b7f785c0a719640a922fece8a550100"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::VRegDefs" ref="a5b7f785c0a719640a922fece8a550100" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#af1236ab2574debb281ea6e38b2ee5a3a">VReg2SUnitMap</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">llvm::ScheduleDAGInstrs::VRegDefs</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Track the last instruction in this region defining each virtual register. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00136">136</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00380">addVRegDefDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00418">addVRegUseDeps()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">buildSchedGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="aecc4d170587e25346f72971969bef3f9"></a><!-- doxytag: member="llvm::ScheduleDAGInstrs::VRegUses" ref="aecc4d170587e25346f72971969bef3f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#a566994d85113b94f2e8308e3453e91ef">VReg2UseMap</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aecc4d170587e25346f72971969bef3f9">llvm::ScheduleDAGInstrs::VRegUses</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>After calling BuildSchedGraph, each vreg used in the scheduling region is mapped to a set of SUnits. </p>
<p>These include all local vreg uses, not just the uses for a singly defined vreg. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00123">123</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00418">addVRegUseDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">buildSchedGraph()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01126">llvm::ScheduleDAGMILive::computeCyclicCriticalPath()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00955">llvm::ScheduleDAGMILive::updatePressureDiffs()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a></li>
<li><a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:34:30 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
