Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Apr 17 08:54:36 2022
| Host         : LAPTOP-69752C9G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          571         
TIMING-18  Warning   Missing input or output delay  44          
TIMING-23  Warning   Combinational loop found       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (54)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (54)
----------------------
 There are 54 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -33.679   -18251.125                    571                 4168        0.099        0.000                      0                 4168        4.500        0.000                       0                  1507  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -33.679   -18251.125                    571                 4168        0.099        0.000                      0                 4168        4.500        0.000                       0                  1507  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          571  Failing Endpoints,  Worst Slack      -33.679ns,  Total Violation   -18251.125ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -33.679ns  (required time - arrival time)
  Source:                 keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_4_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        43.359ns  (logic 14.211ns (32.775%)  route 29.148ns (67.225%))
  Logic Levels:           75  (CARRY4=12 LUT2=5 LUT3=3 LUT4=8 LUT5=14 LUT6=32 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.556     5.140    keyboard_controller/h_/button_cond/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           1.113     6.709    keyboard_controller/h_/button_cond/M_ctr_q_reg[18]
    SLICE_X55Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.833 f  keyboard_controller/h_/button_cond/M_ctr_q[0]_i_5__5/O
                         net (fo=2, routed)           0.733     7.566    keyboard_controller/h_/button_cond/M_ctr_q[0]_i_5__5_n_0
    SLICE_X55Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.690 f  keyboard_controller/h_/button_cond/M_ctr_q[0]_i_2__5/O
                         net (fo=23, routed)          0.454     8.143    keyboard_controller/h_/button_cond/M_ctr_q_reg[7]_0
    SLICE_X54Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.267 r  keyboard_controller/h_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_20/O
                         net (fo=4, routed)           0.879     9.146    keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_1
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.124     9.270 r  keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_5/O
                         net (fo=5, routed)           1.037    10.307    keyboard_controller/o_/button_cond/M_last_q_reg_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    10.431 r  keyboard_controller/o_/button_cond/M_guess_1_letter_1_q[6]_i_21/O
                         net (fo=17, routed)          0.317    10.748    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[6]
    SLICE_X45Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.872 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_19__0/O
                         net (fo=68, routed)          0.395    11.267    betaCPU/r/g0_b0_i_33[3]
    SLICE_X45Y57         LUT3 (Prop_lut3_I1_O)        0.124    11.391 r  betaCPU/r/g0_b0_i_148/O
                         net (fo=1, routed)           0.622    12.014    betaCPU/r/g0_b0_i_148_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I2_O)        0.124    12.138 r  betaCPU/r/g0_b0_i_106/O
                         net (fo=1, routed)           0.000    12.138    betaCPU/r/g0_b0_i_106_n_0
    SLICE_X44Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    12.350 r  betaCPU/r/g0_b0_i_47/O
                         net (fo=1, routed)           0.575    12.925    betaCPU/r/g0_b0_i_47_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I1_O)        0.299    13.224 r  betaCPU/r/g0_b0_i_17/O
                         net (fo=1, routed)           0.664    13.887    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[51]_i_9
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    14.011 r  betaCPU/control_unit/g0_b0_i_7/O
                         net (fo=29, routed)          0.512    14.524    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[0]
    SLICE_X41Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.104 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.104    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_63_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.326 r  betaCPU/control_unit/M_word_index_q_reg[7]_i_12/O[0]
                         net (fo=1, routed)           0.308    15.634    betaCPU/control_unit/in35[5]
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.299    15.933 r  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=1, routed)           0.282    16.215    betaCPU/control_unit/M_word_index_q[7]_i_11_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.124    16.339 r  betaCPU/control_unit/M_word_index_q[7]_i_6/O
                         net (fo=62, routed)          0.531    16.871    betaCPU/control_unit/M_stage_q_reg[3]_0[3]
    SLICE_X40Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.995 r  betaCPU/control_unit/M_word_index_q[7]_i_3/O
                         net (fo=3, routed)           0.333    17.327    betaCPU/game_alu/M_word_index_q_reg[10]_i_13_0[0]
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_34/O
                         net (fo=1, routed)           0.000    17.451    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_34_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    17.706 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[3]
                         net (fo=3, routed)           0.330    18.036    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_4
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.307    18.343 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8/O
                         net (fo=1, routed)           0.416    18.759    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    18.883 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3/O
                         net (fo=5, routed)           0.438    19.321    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.445 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32/O
                         net (fo=1, routed)           0.149    19.594    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    19.718 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_17__0/O
                         net (fo=48, routed)          0.195    19.913    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_17__0_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.037 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2/O
                         net (fo=11, routed)          0.361    20.398    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X40Y58         LUT5 (Prop_lut5_I2_O)        0.124    20.522 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_43/O
                         net (fo=1, routed)           0.581    21.103    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_43_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124    21.227 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_37/O
                         net (fo=1, routed)           0.000    21.227    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_0[0]
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.771 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[2]
                         net (fo=4, routed)           0.451    22.223    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_25_0[1]
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.301    22.524 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_47/O
                         net (fo=1, routed)           0.439    22.963    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_47_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.124    23.087 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_30/O
                         net (fo=1, routed)           0.161    23.248    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_30_n_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.372 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_18/O
                         net (fo=38, routed)          0.340    23.712    betaCPU/control_unit/M_stage_q_reg[3]_0[4]
    SLICE_X37Y55         LUT5 (Prop_lut5_I4_O)        0.124    23.836 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_9/O
                         net (fo=3, routed)           0.363    24.199    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_9_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I2_O)        0.124    24.323 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3/O
                         net (fo=12, routed)          0.596    24.919    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X38Y56         LUT4 (Prop_lut4_I2_O)        0.124    25.043 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_21/O
                         net (fo=1, routed)           0.000    25.043    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[0]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    25.651 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[3]
                         net (fo=4, routed)           0.588    26.239    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[2]
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.307    26.546 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_44/O
                         net (fo=1, routed)           0.306    26.852    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_44_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    26.976 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29/O
                         net (fo=1, routed)           0.287    27.263    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124    27.387 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_17/O
                         net (fo=59, routed)          0.509    27.896    betaCPU/control_unit/M_stage_q_reg[3]_0[1]
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.020 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_26/O
                         net (fo=1, routed)           0.263    28.283    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_26_n_0
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.124    28.407 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_11/O
                         net (fo=3, routed)           0.335    28.742    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_11_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    28.866 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5/O
                         net (fo=15, routed)          0.610    29.476    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X38Y56         LUT4 (Prop_lut4_I0_O)        0.124    29.600 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_18/O
                         net (fo=1, routed)           0.000    29.600    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[2]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.976 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.976    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.195 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[0]
                         net (fo=3, routed)           0.316    30.512    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_7
    SLICE_X41Y57         LUT2 (Prop_lut2_I0_O)        0.295    30.807 r  betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11/O
                         net (fo=2, routed)           0.445    31.251    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    31.375 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_50/O
                         net (fo=1, routed)           0.446    31.821    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_50_n_0
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.124    31.945 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_26__0/O
                         net (fo=72, routed)          0.894    32.839    betaCPU/control_unit/M_stage_q_reg[3]_0[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.124    32.963 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_27/O
                         net (fo=1, routed)           0.303    33.266    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_27_n_0
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.124    33.390 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_11/O
                         net (fo=3, routed)           0.321    33.711    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_11_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.124    33.835 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_5/O
                         net (fo=15, routed)          0.190    34.025    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124    34.149 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39/O
                         net (fo=1, routed)           0.708    34.857    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    34.981 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_19/O
                         net (fo=1, routed)           0.000    34.981    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    35.231 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[2]
                         net (fo=5, routed)           0.418    35.649    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[1]
    SLICE_X37Y56         LUT6 (Prop_lut6_I3_O)        0.301    35.950 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_58/O
                         net (fo=1, routed)           0.154    36.104    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_58_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.124    36.228 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_28/O
                         net (fo=30, routed)          0.465    36.693    betaCPU/control_unit/M_stage_q_reg[3]_0[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.124    36.817 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_12/O
                         net (fo=3, routed)           0.321    37.138    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_12_n_0
    SLICE_X36Y55         LUT3 (Prop_lut3_I2_O)        0.124    37.262 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_4/O
                         net (fo=17, routed)          0.363    37.625    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6_0[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124    37.749 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_20/O
                         net (fo=1, routed)           0.000    37.749    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_20_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    37.979 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[1]
                         net (fo=4, routed)           0.528    38.507    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.306    38.813 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_67/O
                         net (fo=1, routed)           0.441    39.254    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_67_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.124    39.378 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_62/O
                         net (fo=1, routed)           0.301    39.679    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_62_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I3_O)        0.124    39.803 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_35__0/O
                         net (fo=15, routed)          0.208    40.011    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_35__0_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    40.135 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_19/O
                         net (fo=44, routed)          0.391    40.526    betaCPU/control_unit/M_control_unit_regfile_rb[1]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.124    40.650 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2/O
                         net (fo=13, routed)          0.546    41.196    betaCPU/control_unit/M_control_unit_regfile_out_b[5]
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124    41.320 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42/O
                         net (fo=1, routed)           0.420    41.740    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124    41.864 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_36/O
                         net (fo=1, routed)           0.000    41.864    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_0[1]
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.397 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.397    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.514 r  betaCPU/game_alu/M_word_index_q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.514    betaCPU/game_alu/M_word_index_q_reg[10]_i_13_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.829 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_12/O[3]
                         net (fo=2, routed)           0.312    43.141    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_12_n_4
    SLICE_X36Y59         LUT5 (Prop_lut5_I1_O)        0.307    43.448 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22/O
                         net (fo=1, routed)           0.282    43.731    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    43.855 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_10/O
                         net (fo=2, routed)           0.803    44.658    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_10_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124    44.782 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4/O
                         net (fo=1, routed)           0.161    44.943    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_n_0
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.124    45.067 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=10, routed)          0.531    45.597    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_1
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.124    45.721 f  betaCPU/control_unit/M_word_index_q[9]_i_4/O
                         net (fo=26, routed)          0.548    46.269    betaCPU/control_unit/M_word_index_q[9]_i_4_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.124    46.393 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15/O
                         net (fo=10, routed)          0.366    46.759    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0
    SLICE_X32Y60         LUT5 (Prop_lut5_I4_O)        0.124    46.883 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_3/O
                         net (fo=14, routed)          0.639    47.522    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_3_n_0
    SLICE_X33Y59         LUT5 (Prop_lut5_I2_O)        0.124    47.646 r  betaCPU/control_unit/M_guess_2_letter_4_q[6]_i_1/O
                         net (fo=7, routed)           0.853    48.499    betaCPU/r/M_guess_2_letter_4_q_reg[6]_1[0]
    SLICE_X34Y53         FDRE                                         r  betaCPU/r/M_guess_2_letter_4_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.434    14.838    betaCPU/r/clk_IBUF_BUFG
    SLICE_X34Y53         FDRE                                         r  betaCPU/r/M_guess_2_letter_4_q_reg[5]/C
                         clock pessimism              0.186    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X34Y53         FDRE (Setup_fdre_C_CE)      -0.169    14.820    betaCPU/r/M_guess_2_letter_4_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.820    
                         arrival time                         -48.499    
  -------------------------------------------------------------------
                         slack                                -33.679    

Slack (VIOLATED) :        -33.651ns  (required time - arrival time)
  Source:                 keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_correct_letter_2_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        43.294ns  (logic 14.211ns (32.825%)  route 29.083ns (67.175%))
  Logic Levels:           75  (CARRY4=12 LUT2=5 LUT3=3 LUT4=8 LUT5=14 LUT6=32 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.556     5.140    keyboard_controller/h_/button_cond/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           1.113     6.709    keyboard_controller/h_/button_cond/M_ctr_q_reg[18]
    SLICE_X55Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.833 f  keyboard_controller/h_/button_cond/M_ctr_q[0]_i_5__5/O
                         net (fo=2, routed)           0.733     7.566    keyboard_controller/h_/button_cond/M_ctr_q[0]_i_5__5_n_0
    SLICE_X55Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.690 f  keyboard_controller/h_/button_cond/M_ctr_q[0]_i_2__5/O
                         net (fo=23, routed)          0.454     8.143    keyboard_controller/h_/button_cond/M_ctr_q_reg[7]_0
    SLICE_X54Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.267 r  keyboard_controller/h_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_20/O
                         net (fo=4, routed)           0.879     9.146    keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_1
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.124     9.270 r  keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_5/O
                         net (fo=5, routed)           1.037    10.307    keyboard_controller/o_/button_cond/M_last_q_reg_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    10.431 r  keyboard_controller/o_/button_cond/M_guess_1_letter_1_q[6]_i_21/O
                         net (fo=17, routed)          0.317    10.748    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[6]
    SLICE_X45Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.872 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_19__0/O
                         net (fo=68, routed)          0.395    11.267    betaCPU/r/g0_b0_i_33[3]
    SLICE_X45Y57         LUT3 (Prop_lut3_I1_O)        0.124    11.391 r  betaCPU/r/g0_b0_i_148/O
                         net (fo=1, routed)           0.622    12.014    betaCPU/r/g0_b0_i_148_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I2_O)        0.124    12.138 r  betaCPU/r/g0_b0_i_106/O
                         net (fo=1, routed)           0.000    12.138    betaCPU/r/g0_b0_i_106_n_0
    SLICE_X44Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    12.350 r  betaCPU/r/g0_b0_i_47/O
                         net (fo=1, routed)           0.575    12.925    betaCPU/r/g0_b0_i_47_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I1_O)        0.299    13.224 r  betaCPU/r/g0_b0_i_17/O
                         net (fo=1, routed)           0.664    13.887    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[51]_i_9
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    14.011 r  betaCPU/control_unit/g0_b0_i_7/O
                         net (fo=29, routed)          0.512    14.524    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[0]
    SLICE_X41Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.104 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.104    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_63_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.326 r  betaCPU/control_unit/M_word_index_q_reg[7]_i_12/O[0]
                         net (fo=1, routed)           0.308    15.634    betaCPU/control_unit/in35[5]
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.299    15.933 r  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=1, routed)           0.282    16.215    betaCPU/control_unit/M_word_index_q[7]_i_11_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.124    16.339 r  betaCPU/control_unit/M_word_index_q[7]_i_6/O
                         net (fo=62, routed)          0.531    16.871    betaCPU/control_unit/M_stage_q_reg[3]_0[3]
    SLICE_X40Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.995 r  betaCPU/control_unit/M_word_index_q[7]_i_3/O
                         net (fo=3, routed)           0.333    17.327    betaCPU/game_alu/M_word_index_q_reg[10]_i_13_0[0]
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_34/O
                         net (fo=1, routed)           0.000    17.451    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_34_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    17.706 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[3]
                         net (fo=3, routed)           0.330    18.036    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_4
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.307    18.343 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8/O
                         net (fo=1, routed)           0.416    18.759    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    18.883 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3/O
                         net (fo=5, routed)           0.438    19.321    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.445 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32/O
                         net (fo=1, routed)           0.149    19.594    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    19.718 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_17__0/O
                         net (fo=48, routed)          0.195    19.913    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_17__0_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.037 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2/O
                         net (fo=11, routed)          0.361    20.398    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X40Y58         LUT5 (Prop_lut5_I2_O)        0.124    20.522 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_43/O
                         net (fo=1, routed)           0.581    21.103    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_43_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124    21.227 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_37/O
                         net (fo=1, routed)           0.000    21.227    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_0[0]
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.771 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[2]
                         net (fo=4, routed)           0.451    22.223    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_25_0[1]
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.301    22.524 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_47/O
                         net (fo=1, routed)           0.439    22.963    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_47_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.124    23.087 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_30/O
                         net (fo=1, routed)           0.161    23.248    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_30_n_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.372 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_18/O
                         net (fo=38, routed)          0.340    23.712    betaCPU/control_unit/M_stage_q_reg[3]_0[4]
    SLICE_X37Y55         LUT5 (Prop_lut5_I4_O)        0.124    23.836 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_9/O
                         net (fo=3, routed)           0.363    24.199    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_9_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I2_O)        0.124    24.323 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3/O
                         net (fo=12, routed)          0.596    24.919    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X38Y56         LUT4 (Prop_lut4_I2_O)        0.124    25.043 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_21/O
                         net (fo=1, routed)           0.000    25.043    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[0]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    25.651 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[3]
                         net (fo=4, routed)           0.588    26.239    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[2]
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.307    26.546 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_44/O
                         net (fo=1, routed)           0.306    26.852    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_44_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    26.976 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29/O
                         net (fo=1, routed)           0.287    27.263    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124    27.387 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_17/O
                         net (fo=59, routed)          0.509    27.896    betaCPU/control_unit/M_stage_q_reg[3]_0[1]
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.020 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_26/O
                         net (fo=1, routed)           0.263    28.283    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_26_n_0
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.124    28.407 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_11/O
                         net (fo=3, routed)           0.335    28.742    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_11_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    28.866 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5/O
                         net (fo=15, routed)          0.610    29.476    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X38Y56         LUT4 (Prop_lut4_I0_O)        0.124    29.600 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_18/O
                         net (fo=1, routed)           0.000    29.600    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[2]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.976 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.976    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.195 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[0]
                         net (fo=3, routed)           0.316    30.512    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_7
    SLICE_X41Y57         LUT2 (Prop_lut2_I0_O)        0.295    30.807 r  betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11/O
                         net (fo=2, routed)           0.445    31.251    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    31.375 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_50/O
                         net (fo=1, routed)           0.446    31.821    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_50_n_0
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.124    31.945 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_26__0/O
                         net (fo=72, routed)          0.894    32.839    betaCPU/control_unit/M_stage_q_reg[3]_0[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.124    32.963 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_27/O
                         net (fo=1, routed)           0.303    33.266    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_27_n_0
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.124    33.390 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_11/O
                         net (fo=3, routed)           0.321    33.711    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_11_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.124    33.835 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_5/O
                         net (fo=15, routed)          0.190    34.025    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124    34.149 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39/O
                         net (fo=1, routed)           0.708    34.857    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    34.981 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_19/O
                         net (fo=1, routed)           0.000    34.981    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    35.231 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[2]
                         net (fo=5, routed)           0.418    35.649    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[1]
    SLICE_X37Y56         LUT6 (Prop_lut6_I3_O)        0.301    35.950 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_58/O
                         net (fo=1, routed)           0.154    36.104    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_58_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.124    36.228 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_28/O
                         net (fo=30, routed)          0.465    36.693    betaCPU/control_unit/M_stage_q_reg[3]_0[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.124    36.817 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_12/O
                         net (fo=3, routed)           0.321    37.138    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_12_n_0
    SLICE_X36Y55         LUT3 (Prop_lut3_I2_O)        0.124    37.262 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_4/O
                         net (fo=17, routed)          0.363    37.625    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6_0[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124    37.749 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_20/O
                         net (fo=1, routed)           0.000    37.749    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_20_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    37.979 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[1]
                         net (fo=4, routed)           0.528    38.507    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.306    38.813 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_67/O
                         net (fo=1, routed)           0.441    39.254    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_67_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.124    39.378 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_62/O
                         net (fo=1, routed)           0.301    39.679    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_62_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I3_O)        0.124    39.803 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_35__0/O
                         net (fo=15, routed)          0.208    40.011    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_35__0_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    40.135 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_19/O
                         net (fo=44, routed)          0.391    40.526    betaCPU/control_unit/M_control_unit_regfile_rb[1]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.124    40.650 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2/O
                         net (fo=13, routed)          0.546    41.196    betaCPU/control_unit/M_control_unit_regfile_out_b[5]
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124    41.320 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42/O
                         net (fo=1, routed)           0.420    41.740    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124    41.864 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_36/O
                         net (fo=1, routed)           0.000    41.864    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_0[1]
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.397 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.397    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.514 r  betaCPU/game_alu/M_word_index_q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.514    betaCPU/game_alu/M_word_index_q_reg[10]_i_13_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.829 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_12/O[3]
                         net (fo=2, routed)           0.312    43.141    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_12_n_4
    SLICE_X36Y59         LUT5 (Prop_lut5_I1_O)        0.307    43.448 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22/O
                         net (fo=1, routed)           0.282    43.731    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    43.855 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_10/O
                         net (fo=2, routed)           0.803    44.658    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_10_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124    44.782 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4/O
                         net (fo=1, routed)           0.161    44.943    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_n_0
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.124    45.067 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=10, routed)          0.531    45.597    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_1
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.124    45.721 f  betaCPU/control_unit/M_word_index_q[9]_i_4/O
                         net (fo=26, routed)          0.548    46.269    betaCPU/control_unit/M_word_index_q[9]_i_4_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.124    46.393 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15/O
                         net (fo=10, routed)          0.356    46.749    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I4_O)        0.124    46.873 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3/O
                         net (fo=14, routed)          0.727    47.600    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I2_O)        0.124    47.724 r  betaCPU/control_unit/M_correct_letter_2_q[4]_i_1/O
                         net (fo=5, routed)           0.710    48.434    betaCPU/r/M_correct_letter_2_q_reg[4]_1[0]
    SLICE_X35Y59         FDRE                                         r  betaCPU/r/M_correct_letter_2_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.432    14.836    betaCPU/r/clk_IBUF_BUFG
    SLICE_X35Y59         FDRE                                         r  betaCPU/r/M_correct_letter_2_q_reg[2]/C
                         clock pessimism              0.186    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X35Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.782    betaCPU/r/M_correct_letter_2_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -48.434    
  -------------------------------------------------------------------
                         slack                                -33.651    

Slack (VIOLATED) :        -33.651ns  (required time - arrival time)
  Source:                 keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_correct_letter_2_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        43.294ns  (logic 14.211ns (32.825%)  route 29.083ns (67.175%))
  Logic Levels:           75  (CARRY4=12 LUT2=5 LUT3=3 LUT4=8 LUT5=14 LUT6=32 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.556     5.140    keyboard_controller/h_/button_cond/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           1.113     6.709    keyboard_controller/h_/button_cond/M_ctr_q_reg[18]
    SLICE_X55Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.833 f  keyboard_controller/h_/button_cond/M_ctr_q[0]_i_5__5/O
                         net (fo=2, routed)           0.733     7.566    keyboard_controller/h_/button_cond/M_ctr_q[0]_i_5__5_n_0
    SLICE_X55Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.690 f  keyboard_controller/h_/button_cond/M_ctr_q[0]_i_2__5/O
                         net (fo=23, routed)          0.454     8.143    keyboard_controller/h_/button_cond/M_ctr_q_reg[7]_0
    SLICE_X54Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.267 r  keyboard_controller/h_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_20/O
                         net (fo=4, routed)           0.879     9.146    keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_1
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.124     9.270 r  keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_5/O
                         net (fo=5, routed)           1.037    10.307    keyboard_controller/o_/button_cond/M_last_q_reg_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    10.431 r  keyboard_controller/o_/button_cond/M_guess_1_letter_1_q[6]_i_21/O
                         net (fo=17, routed)          0.317    10.748    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[6]
    SLICE_X45Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.872 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_19__0/O
                         net (fo=68, routed)          0.395    11.267    betaCPU/r/g0_b0_i_33[3]
    SLICE_X45Y57         LUT3 (Prop_lut3_I1_O)        0.124    11.391 r  betaCPU/r/g0_b0_i_148/O
                         net (fo=1, routed)           0.622    12.014    betaCPU/r/g0_b0_i_148_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I2_O)        0.124    12.138 r  betaCPU/r/g0_b0_i_106/O
                         net (fo=1, routed)           0.000    12.138    betaCPU/r/g0_b0_i_106_n_0
    SLICE_X44Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    12.350 r  betaCPU/r/g0_b0_i_47/O
                         net (fo=1, routed)           0.575    12.925    betaCPU/r/g0_b0_i_47_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I1_O)        0.299    13.224 r  betaCPU/r/g0_b0_i_17/O
                         net (fo=1, routed)           0.664    13.887    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[51]_i_9
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    14.011 r  betaCPU/control_unit/g0_b0_i_7/O
                         net (fo=29, routed)          0.512    14.524    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[0]
    SLICE_X41Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.104 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.104    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_63_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.326 r  betaCPU/control_unit/M_word_index_q_reg[7]_i_12/O[0]
                         net (fo=1, routed)           0.308    15.634    betaCPU/control_unit/in35[5]
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.299    15.933 r  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=1, routed)           0.282    16.215    betaCPU/control_unit/M_word_index_q[7]_i_11_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.124    16.339 r  betaCPU/control_unit/M_word_index_q[7]_i_6/O
                         net (fo=62, routed)          0.531    16.871    betaCPU/control_unit/M_stage_q_reg[3]_0[3]
    SLICE_X40Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.995 r  betaCPU/control_unit/M_word_index_q[7]_i_3/O
                         net (fo=3, routed)           0.333    17.327    betaCPU/game_alu/M_word_index_q_reg[10]_i_13_0[0]
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_34/O
                         net (fo=1, routed)           0.000    17.451    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_34_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    17.706 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[3]
                         net (fo=3, routed)           0.330    18.036    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_4
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.307    18.343 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8/O
                         net (fo=1, routed)           0.416    18.759    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    18.883 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3/O
                         net (fo=5, routed)           0.438    19.321    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.445 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32/O
                         net (fo=1, routed)           0.149    19.594    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    19.718 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_17__0/O
                         net (fo=48, routed)          0.195    19.913    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_17__0_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.037 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2/O
                         net (fo=11, routed)          0.361    20.398    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X40Y58         LUT5 (Prop_lut5_I2_O)        0.124    20.522 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_43/O
                         net (fo=1, routed)           0.581    21.103    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_43_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124    21.227 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_37/O
                         net (fo=1, routed)           0.000    21.227    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_0[0]
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.771 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[2]
                         net (fo=4, routed)           0.451    22.223    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_25_0[1]
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.301    22.524 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_47/O
                         net (fo=1, routed)           0.439    22.963    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_47_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.124    23.087 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_30/O
                         net (fo=1, routed)           0.161    23.248    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_30_n_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.372 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_18/O
                         net (fo=38, routed)          0.340    23.712    betaCPU/control_unit/M_stage_q_reg[3]_0[4]
    SLICE_X37Y55         LUT5 (Prop_lut5_I4_O)        0.124    23.836 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_9/O
                         net (fo=3, routed)           0.363    24.199    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_9_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I2_O)        0.124    24.323 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3/O
                         net (fo=12, routed)          0.596    24.919    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X38Y56         LUT4 (Prop_lut4_I2_O)        0.124    25.043 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_21/O
                         net (fo=1, routed)           0.000    25.043    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[0]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    25.651 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[3]
                         net (fo=4, routed)           0.588    26.239    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[2]
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.307    26.546 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_44/O
                         net (fo=1, routed)           0.306    26.852    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_44_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    26.976 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29/O
                         net (fo=1, routed)           0.287    27.263    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124    27.387 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_17/O
                         net (fo=59, routed)          0.509    27.896    betaCPU/control_unit/M_stage_q_reg[3]_0[1]
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.020 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_26/O
                         net (fo=1, routed)           0.263    28.283    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_26_n_0
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.124    28.407 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_11/O
                         net (fo=3, routed)           0.335    28.742    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_11_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    28.866 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5/O
                         net (fo=15, routed)          0.610    29.476    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X38Y56         LUT4 (Prop_lut4_I0_O)        0.124    29.600 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_18/O
                         net (fo=1, routed)           0.000    29.600    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[2]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.976 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.976    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.195 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[0]
                         net (fo=3, routed)           0.316    30.512    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_7
    SLICE_X41Y57         LUT2 (Prop_lut2_I0_O)        0.295    30.807 r  betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11/O
                         net (fo=2, routed)           0.445    31.251    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    31.375 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_50/O
                         net (fo=1, routed)           0.446    31.821    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_50_n_0
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.124    31.945 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_26__0/O
                         net (fo=72, routed)          0.894    32.839    betaCPU/control_unit/M_stage_q_reg[3]_0[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.124    32.963 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_27/O
                         net (fo=1, routed)           0.303    33.266    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_27_n_0
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.124    33.390 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_11/O
                         net (fo=3, routed)           0.321    33.711    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_11_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.124    33.835 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_5/O
                         net (fo=15, routed)          0.190    34.025    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124    34.149 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39/O
                         net (fo=1, routed)           0.708    34.857    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    34.981 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_19/O
                         net (fo=1, routed)           0.000    34.981    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    35.231 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[2]
                         net (fo=5, routed)           0.418    35.649    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[1]
    SLICE_X37Y56         LUT6 (Prop_lut6_I3_O)        0.301    35.950 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_58/O
                         net (fo=1, routed)           0.154    36.104    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_58_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.124    36.228 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_28/O
                         net (fo=30, routed)          0.465    36.693    betaCPU/control_unit/M_stage_q_reg[3]_0[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.124    36.817 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_12/O
                         net (fo=3, routed)           0.321    37.138    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_12_n_0
    SLICE_X36Y55         LUT3 (Prop_lut3_I2_O)        0.124    37.262 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_4/O
                         net (fo=17, routed)          0.363    37.625    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6_0[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124    37.749 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_20/O
                         net (fo=1, routed)           0.000    37.749    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_20_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    37.979 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[1]
                         net (fo=4, routed)           0.528    38.507    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.306    38.813 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_67/O
                         net (fo=1, routed)           0.441    39.254    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_67_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.124    39.378 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_62/O
                         net (fo=1, routed)           0.301    39.679    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_62_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I3_O)        0.124    39.803 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_35__0/O
                         net (fo=15, routed)          0.208    40.011    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_35__0_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    40.135 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_19/O
                         net (fo=44, routed)          0.391    40.526    betaCPU/control_unit/M_control_unit_regfile_rb[1]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.124    40.650 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2/O
                         net (fo=13, routed)          0.546    41.196    betaCPU/control_unit/M_control_unit_regfile_out_b[5]
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124    41.320 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42/O
                         net (fo=1, routed)           0.420    41.740    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124    41.864 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_36/O
                         net (fo=1, routed)           0.000    41.864    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_0[1]
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.397 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.397    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.514 r  betaCPU/game_alu/M_word_index_q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.514    betaCPU/game_alu/M_word_index_q_reg[10]_i_13_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.829 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_12/O[3]
                         net (fo=2, routed)           0.312    43.141    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_12_n_4
    SLICE_X36Y59         LUT5 (Prop_lut5_I1_O)        0.307    43.448 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22/O
                         net (fo=1, routed)           0.282    43.731    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    43.855 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_10/O
                         net (fo=2, routed)           0.803    44.658    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_10_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124    44.782 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4/O
                         net (fo=1, routed)           0.161    44.943    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_n_0
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.124    45.067 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=10, routed)          0.531    45.597    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_1
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.124    45.721 f  betaCPU/control_unit/M_word_index_q[9]_i_4/O
                         net (fo=26, routed)          0.548    46.269    betaCPU/control_unit/M_word_index_q[9]_i_4_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.124    46.393 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15/O
                         net (fo=10, routed)          0.356    46.749    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I4_O)        0.124    46.873 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3/O
                         net (fo=14, routed)          0.727    47.600    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I2_O)        0.124    47.724 r  betaCPU/control_unit/M_correct_letter_2_q[4]_i_1/O
                         net (fo=5, routed)           0.710    48.434    betaCPU/r/M_correct_letter_2_q_reg[4]_1[0]
    SLICE_X35Y59         FDRE                                         r  betaCPU/r/M_correct_letter_2_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.432    14.836    betaCPU/r/clk_IBUF_BUFG
    SLICE_X35Y59         FDRE                                         r  betaCPU/r/M_correct_letter_2_q_reg[3]/C
                         clock pessimism              0.186    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X35Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.782    betaCPU/r/M_correct_letter_2_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -48.434    
  -------------------------------------------------------------------
                         slack                                -33.651    

Slack (VIOLATED) :        -33.651ns  (required time - arrival time)
  Source:                 keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_correct_letter_2_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        43.294ns  (logic 14.211ns (32.825%)  route 29.083ns (67.175%))
  Logic Levels:           75  (CARRY4=12 LUT2=5 LUT3=3 LUT4=8 LUT5=14 LUT6=32 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.556     5.140    keyboard_controller/h_/button_cond/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           1.113     6.709    keyboard_controller/h_/button_cond/M_ctr_q_reg[18]
    SLICE_X55Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.833 f  keyboard_controller/h_/button_cond/M_ctr_q[0]_i_5__5/O
                         net (fo=2, routed)           0.733     7.566    keyboard_controller/h_/button_cond/M_ctr_q[0]_i_5__5_n_0
    SLICE_X55Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.690 f  keyboard_controller/h_/button_cond/M_ctr_q[0]_i_2__5/O
                         net (fo=23, routed)          0.454     8.143    keyboard_controller/h_/button_cond/M_ctr_q_reg[7]_0
    SLICE_X54Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.267 r  keyboard_controller/h_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_20/O
                         net (fo=4, routed)           0.879     9.146    keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_1
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.124     9.270 r  keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_5/O
                         net (fo=5, routed)           1.037    10.307    keyboard_controller/o_/button_cond/M_last_q_reg_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    10.431 r  keyboard_controller/o_/button_cond/M_guess_1_letter_1_q[6]_i_21/O
                         net (fo=17, routed)          0.317    10.748    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[6]
    SLICE_X45Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.872 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_19__0/O
                         net (fo=68, routed)          0.395    11.267    betaCPU/r/g0_b0_i_33[3]
    SLICE_X45Y57         LUT3 (Prop_lut3_I1_O)        0.124    11.391 r  betaCPU/r/g0_b0_i_148/O
                         net (fo=1, routed)           0.622    12.014    betaCPU/r/g0_b0_i_148_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I2_O)        0.124    12.138 r  betaCPU/r/g0_b0_i_106/O
                         net (fo=1, routed)           0.000    12.138    betaCPU/r/g0_b0_i_106_n_0
    SLICE_X44Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    12.350 r  betaCPU/r/g0_b0_i_47/O
                         net (fo=1, routed)           0.575    12.925    betaCPU/r/g0_b0_i_47_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I1_O)        0.299    13.224 r  betaCPU/r/g0_b0_i_17/O
                         net (fo=1, routed)           0.664    13.887    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[51]_i_9
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    14.011 r  betaCPU/control_unit/g0_b0_i_7/O
                         net (fo=29, routed)          0.512    14.524    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[0]
    SLICE_X41Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.104 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.104    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_63_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.326 r  betaCPU/control_unit/M_word_index_q_reg[7]_i_12/O[0]
                         net (fo=1, routed)           0.308    15.634    betaCPU/control_unit/in35[5]
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.299    15.933 r  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=1, routed)           0.282    16.215    betaCPU/control_unit/M_word_index_q[7]_i_11_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.124    16.339 r  betaCPU/control_unit/M_word_index_q[7]_i_6/O
                         net (fo=62, routed)          0.531    16.871    betaCPU/control_unit/M_stage_q_reg[3]_0[3]
    SLICE_X40Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.995 r  betaCPU/control_unit/M_word_index_q[7]_i_3/O
                         net (fo=3, routed)           0.333    17.327    betaCPU/game_alu/M_word_index_q_reg[10]_i_13_0[0]
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_34/O
                         net (fo=1, routed)           0.000    17.451    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_34_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    17.706 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[3]
                         net (fo=3, routed)           0.330    18.036    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_4
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.307    18.343 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8/O
                         net (fo=1, routed)           0.416    18.759    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    18.883 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3/O
                         net (fo=5, routed)           0.438    19.321    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.445 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32/O
                         net (fo=1, routed)           0.149    19.594    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    19.718 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_17__0/O
                         net (fo=48, routed)          0.195    19.913    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_17__0_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.037 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2/O
                         net (fo=11, routed)          0.361    20.398    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X40Y58         LUT5 (Prop_lut5_I2_O)        0.124    20.522 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_43/O
                         net (fo=1, routed)           0.581    21.103    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_43_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124    21.227 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_37/O
                         net (fo=1, routed)           0.000    21.227    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_0[0]
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.771 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[2]
                         net (fo=4, routed)           0.451    22.223    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_25_0[1]
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.301    22.524 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_47/O
                         net (fo=1, routed)           0.439    22.963    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_47_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.124    23.087 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_30/O
                         net (fo=1, routed)           0.161    23.248    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_30_n_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.372 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_18/O
                         net (fo=38, routed)          0.340    23.712    betaCPU/control_unit/M_stage_q_reg[3]_0[4]
    SLICE_X37Y55         LUT5 (Prop_lut5_I4_O)        0.124    23.836 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_9/O
                         net (fo=3, routed)           0.363    24.199    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_9_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I2_O)        0.124    24.323 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3/O
                         net (fo=12, routed)          0.596    24.919    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X38Y56         LUT4 (Prop_lut4_I2_O)        0.124    25.043 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_21/O
                         net (fo=1, routed)           0.000    25.043    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[0]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    25.651 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[3]
                         net (fo=4, routed)           0.588    26.239    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[2]
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.307    26.546 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_44/O
                         net (fo=1, routed)           0.306    26.852    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_44_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    26.976 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29/O
                         net (fo=1, routed)           0.287    27.263    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124    27.387 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_17/O
                         net (fo=59, routed)          0.509    27.896    betaCPU/control_unit/M_stage_q_reg[3]_0[1]
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.020 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_26/O
                         net (fo=1, routed)           0.263    28.283    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_26_n_0
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.124    28.407 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_11/O
                         net (fo=3, routed)           0.335    28.742    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_11_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    28.866 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5/O
                         net (fo=15, routed)          0.610    29.476    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X38Y56         LUT4 (Prop_lut4_I0_O)        0.124    29.600 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_18/O
                         net (fo=1, routed)           0.000    29.600    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[2]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.976 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.976    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.195 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[0]
                         net (fo=3, routed)           0.316    30.512    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_7
    SLICE_X41Y57         LUT2 (Prop_lut2_I0_O)        0.295    30.807 r  betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11/O
                         net (fo=2, routed)           0.445    31.251    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    31.375 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_50/O
                         net (fo=1, routed)           0.446    31.821    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_50_n_0
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.124    31.945 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_26__0/O
                         net (fo=72, routed)          0.894    32.839    betaCPU/control_unit/M_stage_q_reg[3]_0[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.124    32.963 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_27/O
                         net (fo=1, routed)           0.303    33.266    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_27_n_0
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.124    33.390 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_11/O
                         net (fo=3, routed)           0.321    33.711    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_11_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.124    33.835 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_5/O
                         net (fo=15, routed)          0.190    34.025    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124    34.149 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39/O
                         net (fo=1, routed)           0.708    34.857    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    34.981 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_19/O
                         net (fo=1, routed)           0.000    34.981    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    35.231 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[2]
                         net (fo=5, routed)           0.418    35.649    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[1]
    SLICE_X37Y56         LUT6 (Prop_lut6_I3_O)        0.301    35.950 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_58/O
                         net (fo=1, routed)           0.154    36.104    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_58_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.124    36.228 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_28/O
                         net (fo=30, routed)          0.465    36.693    betaCPU/control_unit/M_stage_q_reg[3]_0[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.124    36.817 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_12/O
                         net (fo=3, routed)           0.321    37.138    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_12_n_0
    SLICE_X36Y55         LUT3 (Prop_lut3_I2_O)        0.124    37.262 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_4/O
                         net (fo=17, routed)          0.363    37.625    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6_0[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124    37.749 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_20/O
                         net (fo=1, routed)           0.000    37.749    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_20_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    37.979 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[1]
                         net (fo=4, routed)           0.528    38.507    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.306    38.813 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_67/O
                         net (fo=1, routed)           0.441    39.254    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_67_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.124    39.378 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_62/O
                         net (fo=1, routed)           0.301    39.679    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_62_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I3_O)        0.124    39.803 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_35__0/O
                         net (fo=15, routed)          0.208    40.011    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_35__0_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    40.135 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_19/O
                         net (fo=44, routed)          0.391    40.526    betaCPU/control_unit/M_control_unit_regfile_rb[1]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.124    40.650 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2/O
                         net (fo=13, routed)          0.546    41.196    betaCPU/control_unit/M_control_unit_regfile_out_b[5]
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124    41.320 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42/O
                         net (fo=1, routed)           0.420    41.740    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124    41.864 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_36/O
                         net (fo=1, routed)           0.000    41.864    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_0[1]
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.397 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.397    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.514 r  betaCPU/game_alu/M_word_index_q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.514    betaCPU/game_alu/M_word_index_q_reg[10]_i_13_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.829 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_12/O[3]
                         net (fo=2, routed)           0.312    43.141    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_12_n_4
    SLICE_X36Y59         LUT5 (Prop_lut5_I1_O)        0.307    43.448 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22/O
                         net (fo=1, routed)           0.282    43.731    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    43.855 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_10/O
                         net (fo=2, routed)           0.803    44.658    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_10_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124    44.782 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4/O
                         net (fo=1, routed)           0.161    44.943    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_n_0
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.124    45.067 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=10, routed)          0.531    45.597    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_1
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.124    45.721 f  betaCPU/control_unit/M_word_index_q[9]_i_4/O
                         net (fo=26, routed)          0.548    46.269    betaCPU/control_unit/M_word_index_q[9]_i_4_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.124    46.393 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15/O
                         net (fo=10, routed)          0.356    46.749    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I4_O)        0.124    46.873 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3/O
                         net (fo=14, routed)          0.727    47.600    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I2_O)        0.124    47.724 r  betaCPU/control_unit/M_correct_letter_2_q[4]_i_1/O
                         net (fo=5, routed)           0.710    48.434    betaCPU/r/M_correct_letter_2_q_reg[4]_1[0]
    SLICE_X35Y59         FDRE                                         r  betaCPU/r/M_correct_letter_2_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.432    14.836    betaCPU/r/clk_IBUF_BUFG
    SLICE_X35Y59         FDRE                                         r  betaCPU/r/M_correct_letter_2_q_reg[4]/C
                         clock pessimism              0.186    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X35Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.782    betaCPU/r/M_correct_letter_2_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -48.434    
  -------------------------------------------------------------------
                         slack                                -33.651    

Slack (VIOLATED) :        -33.625ns  (required time - arrival time)
  Source:                 keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_1_letter_1_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        43.269ns  (logic 14.211ns (32.843%)  route 29.058ns (67.157%))
  Logic Levels:           75  (CARRY4=12 LUT2=5 LUT3=3 LUT4=10 LUT5=11 LUT6=33 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.556     5.140    keyboard_controller/h_/button_cond/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           1.113     6.709    keyboard_controller/h_/button_cond/M_ctr_q_reg[18]
    SLICE_X55Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.833 f  keyboard_controller/h_/button_cond/M_ctr_q[0]_i_5__5/O
                         net (fo=2, routed)           0.733     7.566    keyboard_controller/h_/button_cond/M_ctr_q[0]_i_5__5_n_0
    SLICE_X55Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.690 f  keyboard_controller/h_/button_cond/M_ctr_q[0]_i_2__5/O
                         net (fo=23, routed)          0.454     8.143    keyboard_controller/h_/button_cond/M_ctr_q_reg[7]_0
    SLICE_X54Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.267 r  keyboard_controller/h_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_20/O
                         net (fo=4, routed)           0.879     9.146    keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_1
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.124     9.270 r  keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_5/O
                         net (fo=5, routed)           1.037    10.307    keyboard_controller/o_/button_cond/M_last_q_reg_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    10.431 r  keyboard_controller/o_/button_cond/M_guess_1_letter_1_q[6]_i_21/O
                         net (fo=17, routed)          0.317    10.748    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[6]
    SLICE_X45Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.872 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_19__0/O
                         net (fo=68, routed)          0.395    11.267    betaCPU/r/g0_b0_i_33[3]
    SLICE_X45Y57         LUT3 (Prop_lut3_I1_O)        0.124    11.391 r  betaCPU/r/g0_b0_i_148/O
                         net (fo=1, routed)           0.622    12.014    betaCPU/r/g0_b0_i_148_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I2_O)        0.124    12.138 r  betaCPU/r/g0_b0_i_106/O
                         net (fo=1, routed)           0.000    12.138    betaCPU/r/g0_b0_i_106_n_0
    SLICE_X44Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    12.350 r  betaCPU/r/g0_b0_i_47/O
                         net (fo=1, routed)           0.575    12.925    betaCPU/r/g0_b0_i_47_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I1_O)        0.299    13.224 r  betaCPU/r/g0_b0_i_17/O
                         net (fo=1, routed)           0.664    13.887    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[51]_i_9
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    14.011 r  betaCPU/control_unit/g0_b0_i_7/O
                         net (fo=29, routed)          0.512    14.524    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[0]
    SLICE_X41Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.104 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.104    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_63_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.326 r  betaCPU/control_unit/M_word_index_q_reg[7]_i_12/O[0]
                         net (fo=1, routed)           0.308    15.634    betaCPU/control_unit/in35[5]
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.299    15.933 r  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=1, routed)           0.282    16.215    betaCPU/control_unit/M_word_index_q[7]_i_11_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.124    16.339 r  betaCPU/control_unit/M_word_index_q[7]_i_6/O
                         net (fo=62, routed)          0.531    16.871    betaCPU/control_unit/M_stage_q_reg[3]_0[3]
    SLICE_X40Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.995 r  betaCPU/control_unit/M_word_index_q[7]_i_3/O
                         net (fo=3, routed)           0.333    17.327    betaCPU/game_alu/M_word_index_q_reg[10]_i_13_0[0]
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_34/O
                         net (fo=1, routed)           0.000    17.451    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_34_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    17.706 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[3]
                         net (fo=3, routed)           0.330    18.036    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_4
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.307    18.343 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8/O
                         net (fo=1, routed)           0.416    18.759    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    18.883 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3/O
                         net (fo=5, routed)           0.438    19.321    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.445 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32/O
                         net (fo=1, routed)           0.149    19.594    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    19.718 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_17__0/O
                         net (fo=48, routed)          0.195    19.913    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_17__0_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.037 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2/O
                         net (fo=11, routed)          0.361    20.398    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X40Y58         LUT5 (Prop_lut5_I2_O)        0.124    20.522 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_43/O
                         net (fo=1, routed)           0.581    21.103    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_43_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124    21.227 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_37/O
                         net (fo=1, routed)           0.000    21.227    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_0[0]
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.771 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[2]
                         net (fo=4, routed)           0.451    22.223    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_25_0[1]
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.301    22.524 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_47/O
                         net (fo=1, routed)           0.439    22.963    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_47_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.124    23.087 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_30/O
                         net (fo=1, routed)           0.161    23.248    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_30_n_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.372 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_18/O
                         net (fo=38, routed)          0.340    23.712    betaCPU/control_unit/M_stage_q_reg[3]_0[4]
    SLICE_X37Y55         LUT5 (Prop_lut5_I4_O)        0.124    23.836 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_9/O
                         net (fo=3, routed)           0.363    24.199    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_9_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I2_O)        0.124    24.323 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3/O
                         net (fo=12, routed)          0.596    24.919    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X38Y56         LUT4 (Prop_lut4_I2_O)        0.124    25.043 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_21/O
                         net (fo=1, routed)           0.000    25.043    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[0]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    25.651 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[3]
                         net (fo=4, routed)           0.588    26.239    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[2]
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.307    26.546 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_44/O
                         net (fo=1, routed)           0.306    26.852    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_44_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    26.976 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29/O
                         net (fo=1, routed)           0.287    27.263    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124    27.387 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_17/O
                         net (fo=59, routed)          0.509    27.896    betaCPU/control_unit/M_stage_q_reg[3]_0[1]
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.020 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_26/O
                         net (fo=1, routed)           0.263    28.283    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_26_n_0
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.124    28.407 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_11/O
                         net (fo=3, routed)           0.335    28.742    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_11_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    28.866 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5/O
                         net (fo=15, routed)          0.610    29.476    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X38Y56         LUT4 (Prop_lut4_I0_O)        0.124    29.600 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_18/O
                         net (fo=1, routed)           0.000    29.600    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[2]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.976 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.976    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.195 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[0]
                         net (fo=3, routed)           0.316    30.512    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_7
    SLICE_X41Y57         LUT2 (Prop_lut2_I0_O)        0.295    30.807 r  betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11/O
                         net (fo=2, routed)           0.445    31.251    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    31.375 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_50/O
                         net (fo=1, routed)           0.446    31.821    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_50_n_0
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.124    31.945 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_26__0/O
                         net (fo=72, routed)          0.894    32.839    betaCPU/control_unit/M_stage_q_reg[3]_0[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.124    32.963 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_27/O
                         net (fo=1, routed)           0.303    33.266    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_27_n_0
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.124    33.390 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_11/O
                         net (fo=3, routed)           0.321    33.711    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_11_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.124    33.835 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_5/O
                         net (fo=15, routed)          0.190    34.025    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124    34.149 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39/O
                         net (fo=1, routed)           0.708    34.857    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    34.981 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_19/O
                         net (fo=1, routed)           0.000    34.981    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    35.231 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[2]
                         net (fo=5, routed)           0.418    35.649    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[1]
    SLICE_X37Y56         LUT6 (Prop_lut6_I3_O)        0.301    35.950 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_58/O
                         net (fo=1, routed)           0.154    36.104    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_58_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.124    36.228 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_28/O
                         net (fo=30, routed)          0.465    36.693    betaCPU/control_unit/M_stage_q_reg[3]_0[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.124    36.817 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_12/O
                         net (fo=3, routed)           0.321    37.138    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_12_n_0
    SLICE_X36Y55         LUT3 (Prop_lut3_I2_O)        0.124    37.262 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_4/O
                         net (fo=17, routed)          0.363    37.625    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6_0[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124    37.749 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_20/O
                         net (fo=1, routed)           0.000    37.749    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_20_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    37.979 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[1]
                         net (fo=4, routed)           0.528    38.507    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.306    38.813 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_67/O
                         net (fo=1, routed)           0.441    39.254    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_67_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.124    39.378 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_62/O
                         net (fo=1, routed)           0.301    39.679    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_62_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I3_O)        0.124    39.803 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_35__0/O
                         net (fo=15, routed)          0.208    40.011    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_35__0_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    40.135 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_19/O
                         net (fo=44, routed)          0.391    40.526    betaCPU/control_unit/M_control_unit_regfile_rb[1]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.124    40.650 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2/O
                         net (fo=13, routed)          0.546    41.196    betaCPU/control_unit/M_control_unit_regfile_out_b[5]
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124    41.320 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42/O
                         net (fo=1, routed)           0.420    41.740    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124    41.864 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_36/O
                         net (fo=1, routed)           0.000    41.864    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_0[1]
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.397 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.397    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.514 r  betaCPU/game_alu/M_word_index_q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.514    betaCPU/game_alu/M_word_index_q_reg[10]_i_13_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.829 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_12/O[3]
                         net (fo=2, routed)           0.312    43.141    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_12_n_4
    SLICE_X36Y59         LUT5 (Prop_lut5_I1_O)        0.307    43.448 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22/O
                         net (fo=1, routed)           0.282    43.731    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    43.855 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_10/O
                         net (fo=2, routed)           0.803    44.658    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_10_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124    44.782 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4/O
                         net (fo=1, routed)           0.161    44.943    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_n_0
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.124    45.067 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=10, routed)          0.888    45.955    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_1
    SLICE_X32Y60         LUT4 (Prop_lut4_I0_O)        0.124    46.079 f  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_7/O
                         net (fo=5, routed)           0.461    46.540    betaCPU/control_unit/M_control_unit_regfile_write_address[3]
    SLICE_X33Y61         LUT4 (Prop_lut4_I3_O)        0.124    46.664 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_4/O
                         net (fo=7, routed)           0.348    47.012    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_4_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I4_O)        0.124    47.136 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_6/O
                         net (fo=4, routed)           0.569    47.704    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_6_n_0
    SLICE_X31Y58         LUT6 (Prop_lut6_I2_O)        0.124    47.828 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_1_comp/O
                         net (fo=7, routed)           0.581    48.409    betaCPU/r/E[0]
    SLICE_X31Y58         FDRE                                         r  betaCPU/r/M_guess_1_letter_1_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.434    14.838    betaCPU/r/clk_IBUF_BUFG
    SLICE_X31Y58         FDRE                                         r  betaCPU/r/M_guess_1_letter_1_q_reg[1]/C
                         clock pessimism              0.186    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X31Y58         FDRE (Setup_fdre_C_CE)      -0.205    14.784    betaCPU/r/M_guess_1_letter_1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -48.409    
  -------------------------------------------------------------------
                         slack                                -33.625    

Slack (VIOLATED) :        -33.625ns  (required time - arrival time)
  Source:                 keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_1_letter_1_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        43.269ns  (logic 14.211ns (32.843%)  route 29.058ns (67.157%))
  Logic Levels:           75  (CARRY4=12 LUT2=5 LUT3=3 LUT4=10 LUT5=11 LUT6=33 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.556     5.140    keyboard_controller/h_/button_cond/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           1.113     6.709    keyboard_controller/h_/button_cond/M_ctr_q_reg[18]
    SLICE_X55Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.833 f  keyboard_controller/h_/button_cond/M_ctr_q[0]_i_5__5/O
                         net (fo=2, routed)           0.733     7.566    keyboard_controller/h_/button_cond/M_ctr_q[0]_i_5__5_n_0
    SLICE_X55Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.690 f  keyboard_controller/h_/button_cond/M_ctr_q[0]_i_2__5/O
                         net (fo=23, routed)          0.454     8.143    keyboard_controller/h_/button_cond/M_ctr_q_reg[7]_0
    SLICE_X54Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.267 r  keyboard_controller/h_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_20/O
                         net (fo=4, routed)           0.879     9.146    keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_1
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.124     9.270 r  keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_5/O
                         net (fo=5, routed)           1.037    10.307    keyboard_controller/o_/button_cond/M_last_q_reg_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    10.431 r  keyboard_controller/o_/button_cond/M_guess_1_letter_1_q[6]_i_21/O
                         net (fo=17, routed)          0.317    10.748    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[6]
    SLICE_X45Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.872 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_19__0/O
                         net (fo=68, routed)          0.395    11.267    betaCPU/r/g0_b0_i_33[3]
    SLICE_X45Y57         LUT3 (Prop_lut3_I1_O)        0.124    11.391 r  betaCPU/r/g0_b0_i_148/O
                         net (fo=1, routed)           0.622    12.014    betaCPU/r/g0_b0_i_148_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I2_O)        0.124    12.138 r  betaCPU/r/g0_b0_i_106/O
                         net (fo=1, routed)           0.000    12.138    betaCPU/r/g0_b0_i_106_n_0
    SLICE_X44Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    12.350 r  betaCPU/r/g0_b0_i_47/O
                         net (fo=1, routed)           0.575    12.925    betaCPU/r/g0_b0_i_47_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I1_O)        0.299    13.224 r  betaCPU/r/g0_b0_i_17/O
                         net (fo=1, routed)           0.664    13.887    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[51]_i_9
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    14.011 r  betaCPU/control_unit/g0_b0_i_7/O
                         net (fo=29, routed)          0.512    14.524    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[0]
    SLICE_X41Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.104 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.104    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_63_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.326 r  betaCPU/control_unit/M_word_index_q_reg[7]_i_12/O[0]
                         net (fo=1, routed)           0.308    15.634    betaCPU/control_unit/in35[5]
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.299    15.933 r  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=1, routed)           0.282    16.215    betaCPU/control_unit/M_word_index_q[7]_i_11_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.124    16.339 r  betaCPU/control_unit/M_word_index_q[7]_i_6/O
                         net (fo=62, routed)          0.531    16.871    betaCPU/control_unit/M_stage_q_reg[3]_0[3]
    SLICE_X40Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.995 r  betaCPU/control_unit/M_word_index_q[7]_i_3/O
                         net (fo=3, routed)           0.333    17.327    betaCPU/game_alu/M_word_index_q_reg[10]_i_13_0[0]
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_34/O
                         net (fo=1, routed)           0.000    17.451    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_34_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    17.706 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[3]
                         net (fo=3, routed)           0.330    18.036    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_4
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.307    18.343 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8/O
                         net (fo=1, routed)           0.416    18.759    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    18.883 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3/O
                         net (fo=5, routed)           0.438    19.321    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.445 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32/O
                         net (fo=1, routed)           0.149    19.594    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    19.718 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_17__0/O
                         net (fo=48, routed)          0.195    19.913    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_17__0_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.037 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2/O
                         net (fo=11, routed)          0.361    20.398    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X40Y58         LUT5 (Prop_lut5_I2_O)        0.124    20.522 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_43/O
                         net (fo=1, routed)           0.581    21.103    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_43_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124    21.227 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_37/O
                         net (fo=1, routed)           0.000    21.227    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_0[0]
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.771 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[2]
                         net (fo=4, routed)           0.451    22.223    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_25_0[1]
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.301    22.524 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_47/O
                         net (fo=1, routed)           0.439    22.963    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_47_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.124    23.087 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_30/O
                         net (fo=1, routed)           0.161    23.248    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_30_n_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.372 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_18/O
                         net (fo=38, routed)          0.340    23.712    betaCPU/control_unit/M_stage_q_reg[3]_0[4]
    SLICE_X37Y55         LUT5 (Prop_lut5_I4_O)        0.124    23.836 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_9/O
                         net (fo=3, routed)           0.363    24.199    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_9_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I2_O)        0.124    24.323 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3/O
                         net (fo=12, routed)          0.596    24.919    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X38Y56         LUT4 (Prop_lut4_I2_O)        0.124    25.043 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_21/O
                         net (fo=1, routed)           0.000    25.043    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[0]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    25.651 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[3]
                         net (fo=4, routed)           0.588    26.239    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[2]
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.307    26.546 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_44/O
                         net (fo=1, routed)           0.306    26.852    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_44_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    26.976 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29/O
                         net (fo=1, routed)           0.287    27.263    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124    27.387 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_17/O
                         net (fo=59, routed)          0.509    27.896    betaCPU/control_unit/M_stage_q_reg[3]_0[1]
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.020 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_26/O
                         net (fo=1, routed)           0.263    28.283    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_26_n_0
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.124    28.407 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_11/O
                         net (fo=3, routed)           0.335    28.742    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_11_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    28.866 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5/O
                         net (fo=15, routed)          0.610    29.476    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X38Y56         LUT4 (Prop_lut4_I0_O)        0.124    29.600 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_18/O
                         net (fo=1, routed)           0.000    29.600    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[2]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.976 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.976    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.195 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[0]
                         net (fo=3, routed)           0.316    30.512    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_7
    SLICE_X41Y57         LUT2 (Prop_lut2_I0_O)        0.295    30.807 r  betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11/O
                         net (fo=2, routed)           0.445    31.251    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    31.375 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_50/O
                         net (fo=1, routed)           0.446    31.821    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_50_n_0
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.124    31.945 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_26__0/O
                         net (fo=72, routed)          0.894    32.839    betaCPU/control_unit/M_stage_q_reg[3]_0[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.124    32.963 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_27/O
                         net (fo=1, routed)           0.303    33.266    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_27_n_0
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.124    33.390 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_11/O
                         net (fo=3, routed)           0.321    33.711    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_11_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.124    33.835 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_5/O
                         net (fo=15, routed)          0.190    34.025    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124    34.149 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39/O
                         net (fo=1, routed)           0.708    34.857    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    34.981 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_19/O
                         net (fo=1, routed)           0.000    34.981    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    35.231 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[2]
                         net (fo=5, routed)           0.418    35.649    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[1]
    SLICE_X37Y56         LUT6 (Prop_lut6_I3_O)        0.301    35.950 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_58/O
                         net (fo=1, routed)           0.154    36.104    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_58_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.124    36.228 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_28/O
                         net (fo=30, routed)          0.465    36.693    betaCPU/control_unit/M_stage_q_reg[3]_0[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.124    36.817 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_12/O
                         net (fo=3, routed)           0.321    37.138    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_12_n_0
    SLICE_X36Y55         LUT3 (Prop_lut3_I2_O)        0.124    37.262 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_4/O
                         net (fo=17, routed)          0.363    37.625    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6_0[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124    37.749 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_20/O
                         net (fo=1, routed)           0.000    37.749    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_20_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    37.979 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[1]
                         net (fo=4, routed)           0.528    38.507    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.306    38.813 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_67/O
                         net (fo=1, routed)           0.441    39.254    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_67_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.124    39.378 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_62/O
                         net (fo=1, routed)           0.301    39.679    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_62_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I3_O)        0.124    39.803 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_35__0/O
                         net (fo=15, routed)          0.208    40.011    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_35__0_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    40.135 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_19/O
                         net (fo=44, routed)          0.391    40.526    betaCPU/control_unit/M_control_unit_regfile_rb[1]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.124    40.650 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2/O
                         net (fo=13, routed)          0.546    41.196    betaCPU/control_unit/M_control_unit_regfile_out_b[5]
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124    41.320 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42/O
                         net (fo=1, routed)           0.420    41.740    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124    41.864 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_36/O
                         net (fo=1, routed)           0.000    41.864    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_0[1]
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.397 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.397    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.514 r  betaCPU/game_alu/M_word_index_q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.514    betaCPU/game_alu/M_word_index_q_reg[10]_i_13_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.829 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_12/O[3]
                         net (fo=2, routed)           0.312    43.141    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_12_n_4
    SLICE_X36Y59         LUT5 (Prop_lut5_I1_O)        0.307    43.448 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22/O
                         net (fo=1, routed)           0.282    43.731    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    43.855 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_10/O
                         net (fo=2, routed)           0.803    44.658    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_10_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124    44.782 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4/O
                         net (fo=1, routed)           0.161    44.943    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_n_0
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.124    45.067 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=10, routed)          0.888    45.955    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_1
    SLICE_X32Y60         LUT4 (Prop_lut4_I0_O)        0.124    46.079 f  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_7/O
                         net (fo=5, routed)           0.461    46.540    betaCPU/control_unit/M_control_unit_regfile_write_address[3]
    SLICE_X33Y61         LUT4 (Prop_lut4_I3_O)        0.124    46.664 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_4/O
                         net (fo=7, routed)           0.348    47.012    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_4_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I4_O)        0.124    47.136 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_6/O
                         net (fo=4, routed)           0.569    47.704    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_6_n_0
    SLICE_X31Y58         LUT6 (Prop_lut6_I2_O)        0.124    47.828 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_1_comp/O
                         net (fo=7, routed)           0.581    48.409    betaCPU/r/E[0]
    SLICE_X31Y58         FDRE                                         r  betaCPU/r/M_guess_1_letter_1_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.434    14.838    betaCPU/r/clk_IBUF_BUFG
    SLICE_X31Y58         FDRE                                         r  betaCPU/r/M_guess_1_letter_1_q_reg[4]/C
                         clock pessimism              0.186    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X31Y58         FDRE (Setup_fdre_C_CE)      -0.205    14.784    betaCPU/r/M_guess_1_letter_1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -48.409    
  -------------------------------------------------------------------
                         slack                                -33.625    

Slack (VIOLATED) :        -33.625ns  (required time - arrival time)
  Source:                 keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_1_letter_1_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        43.269ns  (logic 14.211ns (32.843%)  route 29.058ns (67.157%))
  Logic Levels:           75  (CARRY4=12 LUT2=5 LUT3=3 LUT4=10 LUT5=11 LUT6=33 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.556     5.140    keyboard_controller/h_/button_cond/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           1.113     6.709    keyboard_controller/h_/button_cond/M_ctr_q_reg[18]
    SLICE_X55Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.833 f  keyboard_controller/h_/button_cond/M_ctr_q[0]_i_5__5/O
                         net (fo=2, routed)           0.733     7.566    keyboard_controller/h_/button_cond/M_ctr_q[0]_i_5__5_n_0
    SLICE_X55Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.690 f  keyboard_controller/h_/button_cond/M_ctr_q[0]_i_2__5/O
                         net (fo=23, routed)          0.454     8.143    keyboard_controller/h_/button_cond/M_ctr_q_reg[7]_0
    SLICE_X54Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.267 r  keyboard_controller/h_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_20/O
                         net (fo=4, routed)           0.879     9.146    keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_1
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.124     9.270 r  keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_5/O
                         net (fo=5, routed)           1.037    10.307    keyboard_controller/o_/button_cond/M_last_q_reg_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    10.431 r  keyboard_controller/o_/button_cond/M_guess_1_letter_1_q[6]_i_21/O
                         net (fo=17, routed)          0.317    10.748    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[6]
    SLICE_X45Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.872 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_19__0/O
                         net (fo=68, routed)          0.395    11.267    betaCPU/r/g0_b0_i_33[3]
    SLICE_X45Y57         LUT3 (Prop_lut3_I1_O)        0.124    11.391 r  betaCPU/r/g0_b0_i_148/O
                         net (fo=1, routed)           0.622    12.014    betaCPU/r/g0_b0_i_148_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I2_O)        0.124    12.138 r  betaCPU/r/g0_b0_i_106/O
                         net (fo=1, routed)           0.000    12.138    betaCPU/r/g0_b0_i_106_n_0
    SLICE_X44Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    12.350 r  betaCPU/r/g0_b0_i_47/O
                         net (fo=1, routed)           0.575    12.925    betaCPU/r/g0_b0_i_47_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I1_O)        0.299    13.224 r  betaCPU/r/g0_b0_i_17/O
                         net (fo=1, routed)           0.664    13.887    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[51]_i_9
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    14.011 r  betaCPU/control_unit/g0_b0_i_7/O
                         net (fo=29, routed)          0.512    14.524    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[0]
    SLICE_X41Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.104 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.104    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_63_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.326 r  betaCPU/control_unit/M_word_index_q_reg[7]_i_12/O[0]
                         net (fo=1, routed)           0.308    15.634    betaCPU/control_unit/in35[5]
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.299    15.933 r  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=1, routed)           0.282    16.215    betaCPU/control_unit/M_word_index_q[7]_i_11_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.124    16.339 r  betaCPU/control_unit/M_word_index_q[7]_i_6/O
                         net (fo=62, routed)          0.531    16.871    betaCPU/control_unit/M_stage_q_reg[3]_0[3]
    SLICE_X40Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.995 r  betaCPU/control_unit/M_word_index_q[7]_i_3/O
                         net (fo=3, routed)           0.333    17.327    betaCPU/game_alu/M_word_index_q_reg[10]_i_13_0[0]
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_34/O
                         net (fo=1, routed)           0.000    17.451    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_34_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    17.706 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[3]
                         net (fo=3, routed)           0.330    18.036    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_4
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.307    18.343 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8/O
                         net (fo=1, routed)           0.416    18.759    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    18.883 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3/O
                         net (fo=5, routed)           0.438    19.321    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.445 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32/O
                         net (fo=1, routed)           0.149    19.594    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    19.718 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_17__0/O
                         net (fo=48, routed)          0.195    19.913    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_17__0_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.037 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2/O
                         net (fo=11, routed)          0.361    20.398    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X40Y58         LUT5 (Prop_lut5_I2_O)        0.124    20.522 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_43/O
                         net (fo=1, routed)           0.581    21.103    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_43_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124    21.227 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_37/O
                         net (fo=1, routed)           0.000    21.227    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_0[0]
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.771 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[2]
                         net (fo=4, routed)           0.451    22.223    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_25_0[1]
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.301    22.524 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_47/O
                         net (fo=1, routed)           0.439    22.963    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_47_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.124    23.087 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_30/O
                         net (fo=1, routed)           0.161    23.248    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_30_n_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.372 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_18/O
                         net (fo=38, routed)          0.340    23.712    betaCPU/control_unit/M_stage_q_reg[3]_0[4]
    SLICE_X37Y55         LUT5 (Prop_lut5_I4_O)        0.124    23.836 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_9/O
                         net (fo=3, routed)           0.363    24.199    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_9_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I2_O)        0.124    24.323 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3/O
                         net (fo=12, routed)          0.596    24.919    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X38Y56         LUT4 (Prop_lut4_I2_O)        0.124    25.043 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_21/O
                         net (fo=1, routed)           0.000    25.043    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[0]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    25.651 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[3]
                         net (fo=4, routed)           0.588    26.239    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[2]
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.307    26.546 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_44/O
                         net (fo=1, routed)           0.306    26.852    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_44_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    26.976 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29/O
                         net (fo=1, routed)           0.287    27.263    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124    27.387 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_17/O
                         net (fo=59, routed)          0.509    27.896    betaCPU/control_unit/M_stage_q_reg[3]_0[1]
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.020 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_26/O
                         net (fo=1, routed)           0.263    28.283    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_26_n_0
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.124    28.407 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_11/O
                         net (fo=3, routed)           0.335    28.742    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_11_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    28.866 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5/O
                         net (fo=15, routed)          0.610    29.476    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X38Y56         LUT4 (Prop_lut4_I0_O)        0.124    29.600 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_18/O
                         net (fo=1, routed)           0.000    29.600    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[2]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.976 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.976    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.195 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[0]
                         net (fo=3, routed)           0.316    30.512    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_7
    SLICE_X41Y57         LUT2 (Prop_lut2_I0_O)        0.295    30.807 r  betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11/O
                         net (fo=2, routed)           0.445    31.251    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    31.375 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_50/O
                         net (fo=1, routed)           0.446    31.821    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_50_n_0
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.124    31.945 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_26__0/O
                         net (fo=72, routed)          0.894    32.839    betaCPU/control_unit/M_stage_q_reg[3]_0[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.124    32.963 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_27/O
                         net (fo=1, routed)           0.303    33.266    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_27_n_0
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.124    33.390 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_11/O
                         net (fo=3, routed)           0.321    33.711    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_11_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.124    33.835 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_5/O
                         net (fo=15, routed)          0.190    34.025    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124    34.149 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39/O
                         net (fo=1, routed)           0.708    34.857    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    34.981 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_19/O
                         net (fo=1, routed)           0.000    34.981    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    35.231 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[2]
                         net (fo=5, routed)           0.418    35.649    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[1]
    SLICE_X37Y56         LUT6 (Prop_lut6_I3_O)        0.301    35.950 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_58/O
                         net (fo=1, routed)           0.154    36.104    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_58_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.124    36.228 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_28/O
                         net (fo=30, routed)          0.465    36.693    betaCPU/control_unit/M_stage_q_reg[3]_0[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.124    36.817 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_12/O
                         net (fo=3, routed)           0.321    37.138    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_12_n_0
    SLICE_X36Y55         LUT3 (Prop_lut3_I2_O)        0.124    37.262 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_4/O
                         net (fo=17, routed)          0.363    37.625    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6_0[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124    37.749 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_20/O
                         net (fo=1, routed)           0.000    37.749    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_20_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    37.979 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[1]
                         net (fo=4, routed)           0.528    38.507    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.306    38.813 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_67/O
                         net (fo=1, routed)           0.441    39.254    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_67_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.124    39.378 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_62/O
                         net (fo=1, routed)           0.301    39.679    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_62_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I3_O)        0.124    39.803 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_35__0/O
                         net (fo=15, routed)          0.208    40.011    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_35__0_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    40.135 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_19/O
                         net (fo=44, routed)          0.391    40.526    betaCPU/control_unit/M_control_unit_regfile_rb[1]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.124    40.650 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2/O
                         net (fo=13, routed)          0.546    41.196    betaCPU/control_unit/M_control_unit_regfile_out_b[5]
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124    41.320 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42/O
                         net (fo=1, routed)           0.420    41.740    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124    41.864 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_36/O
                         net (fo=1, routed)           0.000    41.864    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_0[1]
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.397 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.397    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.514 r  betaCPU/game_alu/M_word_index_q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.514    betaCPU/game_alu/M_word_index_q_reg[10]_i_13_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.829 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_12/O[3]
                         net (fo=2, routed)           0.312    43.141    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_12_n_4
    SLICE_X36Y59         LUT5 (Prop_lut5_I1_O)        0.307    43.448 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22/O
                         net (fo=1, routed)           0.282    43.731    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    43.855 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_10/O
                         net (fo=2, routed)           0.803    44.658    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_10_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124    44.782 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4/O
                         net (fo=1, routed)           0.161    44.943    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_n_0
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.124    45.067 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=10, routed)          0.888    45.955    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_1
    SLICE_X32Y60         LUT4 (Prop_lut4_I0_O)        0.124    46.079 f  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_7/O
                         net (fo=5, routed)           0.461    46.540    betaCPU/control_unit/M_control_unit_regfile_write_address[3]
    SLICE_X33Y61         LUT4 (Prop_lut4_I3_O)        0.124    46.664 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_4/O
                         net (fo=7, routed)           0.348    47.012    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_4_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I4_O)        0.124    47.136 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_6/O
                         net (fo=4, routed)           0.569    47.704    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_6_n_0
    SLICE_X31Y58         LUT6 (Prop_lut6_I2_O)        0.124    47.828 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_1_comp/O
                         net (fo=7, routed)           0.581    48.409    betaCPU/r/E[0]
    SLICE_X31Y58         FDRE                                         r  betaCPU/r/M_guess_1_letter_1_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.434    14.838    betaCPU/r/clk_IBUF_BUFG
    SLICE_X31Y58         FDRE                                         r  betaCPU/r/M_guess_1_letter_1_q_reg[5]/C
                         clock pessimism              0.186    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X31Y58         FDRE (Setup_fdre_C_CE)      -0.205    14.784    betaCPU/r/M_guess_1_letter_1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -48.409    
  -------------------------------------------------------------------
                         slack                                -33.625    

Slack (VIOLATED) :        -33.625ns  (required time - arrival time)
  Source:                 keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_1_letter_1_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        43.269ns  (logic 14.211ns (32.843%)  route 29.058ns (67.157%))
  Logic Levels:           75  (CARRY4=12 LUT2=5 LUT3=3 LUT4=10 LUT5=11 LUT6=33 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.556     5.140    keyboard_controller/h_/button_cond/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           1.113     6.709    keyboard_controller/h_/button_cond/M_ctr_q_reg[18]
    SLICE_X55Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.833 f  keyboard_controller/h_/button_cond/M_ctr_q[0]_i_5__5/O
                         net (fo=2, routed)           0.733     7.566    keyboard_controller/h_/button_cond/M_ctr_q[0]_i_5__5_n_0
    SLICE_X55Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.690 f  keyboard_controller/h_/button_cond/M_ctr_q[0]_i_2__5/O
                         net (fo=23, routed)          0.454     8.143    keyboard_controller/h_/button_cond/M_ctr_q_reg[7]_0
    SLICE_X54Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.267 r  keyboard_controller/h_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_20/O
                         net (fo=4, routed)           0.879     9.146    keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_1
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.124     9.270 r  keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_5/O
                         net (fo=5, routed)           1.037    10.307    keyboard_controller/o_/button_cond/M_last_q_reg_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    10.431 r  keyboard_controller/o_/button_cond/M_guess_1_letter_1_q[6]_i_21/O
                         net (fo=17, routed)          0.317    10.748    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[6]
    SLICE_X45Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.872 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_19__0/O
                         net (fo=68, routed)          0.395    11.267    betaCPU/r/g0_b0_i_33[3]
    SLICE_X45Y57         LUT3 (Prop_lut3_I1_O)        0.124    11.391 r  betaCPU/r/g0_b0_i_148/O
                         net (fo=1, routed)           0.622    12.014    betaCPU/r/g0_b0_i_148_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I2_O)        0.124    12.138 r  betaCPU/r/g0_b0_i_106/O
                         net (fo=1, routed)           0.000    12.138    betaCPU/r/g0_b0_i_106_n_0
    SLICE_X44Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    12.350 r  betaCPU/r/g0_b0_i_47/O
                         net (fo=1, routed)           0.575    12.925    betaCPU/r/g0_b0_i_47_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I1_O)        0.299    13.224 r  betaCPU/r/g0_b0_i_17/O
                         net (fo=1, routed)           0.664    13.887    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[51]_i_9
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    14.011 r  betaCPU/control_unit/g0_b0_i_7/O
                         net (fo=29, routed)          0.512    14.524    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[0]
    SLICE_X41Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.104 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.104    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_63_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.326 r  betaCPU/control_unit/M_word_index_q_reg[7]_i_12/O[0]
                         net (fo=1, routed)           0.308    15.634    betaCPU/control_unit/in35[5]
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.299    15.933 r  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=1, routed)           0.282    16.215    betaCPU/control_unit/M_word_index_q[7]_i_11_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.124    16.339 r  betaCPU/control_unit/M_word_index_q[7]_i_6/O
                         net (fo=62, routed)          0.531    16.871    betaCPU/control_unit/M_stage_q_reg[3]_0[3]
    SLICE_X40Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.995 r  betaCPU/control_unit/M_word_index_q[7]_i_3/O
                         net (fo=3, routed)           0.333    17.327    betaCPU/game_alu/M_word_index_q_reg[10]_i_13_0[0]
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_34/O
                         net (fo=1, routed)           0.000    17.451    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_34_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    17.706 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[3]
                         net (fo=3, routed)           0.330    18.036    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_4
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.307    18.343 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8/O
                         net (fo=1, routed)           0.416    18.759    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    18.883 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3/O
                         net (fo=5, routed)           0.438    19.321    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.445 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32/O
                         net (fo=1, routed)           0.149    19.594    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    19.718 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_17__0/O
                         net (fo=48, routed)          0.195    19.913    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_17__0_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.037 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2/O
                         net (fo=11, routed)          0.361    20.398    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X40Y58         LUT5 (Prop_lut5_I2_O)        0.124    20.522 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_43/O
                         net (fo=1, routed)           0.581    21.103    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_43_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124    21.227 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_37/O
                         net (fo=1, routed)           0.000    21.227    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_0[0]
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.771 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[2]
                         net (fo=4, routed)           0.451    22.223    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_25_0[1]
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.301    22.524 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_47/O
                         net (fo=1, routed)           0.439    22.963    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_47_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.124    23.087 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_30/O
                         net (fo=1, routed)           0.161    23.248    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_30_n_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.372 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_18/O
                         net (fo=38, routed)          0.340    23.712    betaCPU/control_unit/M_stage_q_reg[3]_0[4]
    SLICE_X37Y55         LUT5 (Prop_lut5_I4_O)        0.124    23.836 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_9/O
                         net (fo=3, routed)           0.363    24.199    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_9_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I2_O)        0.124    24.323 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3/O
                         net (fo=12, routed)          0.596    24.919    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X38Y56         LUT4 (Prop_lut4_I2_O)        0.124    25.043 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_21/O
                         net (fo=1, routed)           0.000    25.043    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[0]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    25.651 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[3]
                         net (fo=4, routed)           0.588    26.239    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[2]
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.307    26.546 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_44/O
                         net (fo=1, routed)           0.306    26.852    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_44_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    26.976 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29/O
                         net (fo=1, routed)           0.287    27.263    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124    27.387 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_17/O
                         net (fo=59, routed)          0.509    27.896    betaCPU/control_unit/M_stage_q_reg[3]_0[1]
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.020 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_26/O
                         net (fo=1, routed)           0.263    28.283    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_26_n_0
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.124    28.407 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_11/O
                         net (fo=3, routed)           0.335    28.742    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_11_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    28.866 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5/O
                         net (fo=15, routed)          0.610    29.476    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X38Y56         LUT4 (Prop_lut4_I0_O)        0.124    29.600 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_18/O
                         net (fo=1, routed)           0.000    29.600    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[2]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.976 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.976    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.195 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[0]
                         net (fo=3, routed)           0.316    30.512    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_7
    SLICE_X41Y57         LUT2 (Prop_lut2_I0_O)        0.295    30.807 r  betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11/O
                         net (fo=2, routed)           0.445    31.251    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    31.375 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_50/O
                         net (fo=1, routed)           0.446    31.821    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_50_n_0
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.124    31.945 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_26__0/O
                         net (fo=72, routed)          0.894    32.839    betaCPU/control_unit/M_stage_q_reg[3]_0[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.124    32.963 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_27/O
                         net (fo=1, routed)           0.303    33.266    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_27_n_0
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.124    33.390 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_11/O
                         net (fo=3, routed)           0.321    33.711    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_11_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.124    33.835 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_5/O
                         net (fo=15, routed)          0.190    34.025    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124    34.149 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39/O
                         net (fo=1, routed)           0.708    34.857    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    34.981 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_19/O
                         net (fo=1, routed)           0.000    34.981    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    35.231 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[2]
                         net (fo=5, routed)           0.418    35.649    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[1]
    SLICE_X37Y56         LUT6 (Prop_lut6_I3_O)        0.301    35.950 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_58/O
                         net (fo=1, routed)           0.154    36.104    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_58_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.124    36.228 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_28/O
                         net (fo=30, routed)          0.465    36.693    betaCPU/control_unit/M_stage_q_reg[3]_0[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.124    36.817 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_12/O
                         net (fo=3, routed)           0.321    37.138    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_12_n_0
    SLICE_X36Y55         LUT3 (Prop_lut3_I2_O)        0.124    37.262 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_4/O
                         net (fo=17, routed)          0.363    37.625    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6_0[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124    37.749 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_20/O
                         net (fo=1, routed)           0.000    37.749    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_20_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    37.979 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[1]
                         net (fo=4, routed)           0.528    38.507    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.306    38.813 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_67/O
                         net (fo=1, routed)           0.441    39.254    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_67_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.124    39.378 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_62/O
                         net (fo=1, routed)           0.301    39.679    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_62_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I3_O)        0.124    39.803 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_35__0/O
                         net (fo=15, routed)          0.208    40.011    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_35__0_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    40.135 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_19/O
                         net (fo=44, routed)          0.391    40.526    betaCPU/control_unit/M_control_unit_regfile_rb[1]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.124    40.650 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2/O
                         net (fo=13, routed)          0.546    41.196    betaCPU/control_unit/M_control_unit_regfile_out_b[5]
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124    41.320 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42/O
                         net (fo=1, routed)           0.420    41.740    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124    41.864 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_36/O
                         net (fo=1, routed)           0.000    41.864    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_0[1]
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.397 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.397    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.514 r  betaCPU/game_alu/M_word_index_q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.514    betaCPU/game_alu/M_word_index_q_reg[10]_i_13_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.829 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_12/O[3]
                         net (fo=2, routed)           0.312    43.141    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_12_n_4
    SLICE_X36Y59         LUT5 (Prop_lut5_I1_O)        0.307    43.448 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22/O
                         net (fo=1, routed)           0.282    43.731    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    43.855 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_10/O
                         net (fo=2, routed)           0.803    44.658    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_10_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124    44.782 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4/O
                         net (fo=1, routed)           0.161    44.943    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_n_0
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.124    45.067 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=10, routed)          0.888    45.955    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_1
    SLICE_X32Y60         LUT4 (Prop_lut4_I0_O)        0.124    46.079 f  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_7/O
                         net (fo=5, routed)           0.461    46.540    betaCPU/control_unit/M_control_unit_regfile_write_address[3]
    SLICE_X33Y61         LUT4 (Prop_lut4_I3_O)        0.124    46.664 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_4/O
                         net (fo=7, routed)           0.348    47.012    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_4_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I4_O)        0.124    47.136 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_6/O
                         net (fo=4, routed)           0.569    47.704    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_6_n_0
    SLICE_X31Y58         LUT6 (Prop_lut6_I2_O)        0.124    47.828 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_1_comp/O
                         net (fo=7, routed)           0.581    48.409    betaCPU/r/E[0]
    SLICE_X31Y58         FDRE                                         r  betaCPU/r/M_guess_1_letter_1_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.434    14.838    betaCPU/r/clk_IBUF_BUFG
    SLICE_X31Y58         FDRE                                         r  betaCPU/r/M_guess_1_letter_1_q_reg[6]/C
                         clock pessimism              0.186    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X31Y58         FDRE (Setup_fdre_C_CE)      -0.205    14.784    betaCPU/r/M_guess_1_letter_1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -48.409    
  -------------------------------------------------------------------
                         slack                                -33.625    

Slack (VIOLATED) :        -33.594ns  (required time - arrival time)
  Source:                 keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_correct_letter_3_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        43.234ns  (logic 14.211ns (32.870%)  route 29.023ns (67.130%))
  Logic Levels:           75  (CARRY4=12 LUT2=5 LUT3=3 LUT4=8 LUT5=14 LUT6=32 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.556     5.140    keyboard_controller/h_/button_cond/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           1.113     6.709    keyboard_controller/h_/button_cond/M_ctr_q_reg[18]
    SLICE_X55Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.833 f  keyboard_controller/h_/button_cond/M_ctr_q[0]_i_5__5/O
                         net (fo=2, routed)           0.733     7.566    keyboard_controller/h_/button_cond/M_ctr_q[0]_i_5__5_n_0
    SLICE_X55Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.690 f  keyboard_controller/h_/button_cond/M_ctr_q[0]_i_2__5/O
                         net (fo=23, routed)          0.454     8.143    keyboard_controller/h_/button_cond/M_ctr_q_reg[7]_0
    SLICE_X54Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.267 r  keyboard_controller/h_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_20/O
                         net (fo=4, routed)           0.879     9.146    keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_1
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.124     9.270 r  keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_5/O
                         net (fo=5, routed)           1.037    10.307    keyboard_controller/o_/button_cond/M_last_q_reg_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    10.431 r  keyboard_controller/o_/button_cond/M_guess_1_letter_1_q[6]_i_21/O
                         net (fo=17, routed)          0.317    10.748    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[6]
    SLICE_X45Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.872 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_19__0/O
                         net (fo=68, routed)          0.395    11.267    betaCPU/r/g0_b0_i_33[3]
    SLICE_X45Y57         LUT3 (Prop_lut3_I1_O)        0.124    11.391 r  betaCPU/r/g0_b0_i_148/O
                         net (fo=1, routed)           0.622    12.014    betaCPU/r/g0_b0_i_148_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I2_O)        0.124    12.138 r  betaCPU/r/g0_b0_i_106/O
                         net (fo=1, routed)           0.000    12.138    betaCPU/r/g0_b0_i_106_n_0
    SLICE_X44Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    12.350 r  betaCPU/r/g0_b0_i_47/O
                         net (fo=1, routed)           0.575    12.925    betaCPU/r/g0_b0_i_47_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I1_O)        0.299    13.224 r  betaCPU/r/g0_b0_i_17/O
                         net (fo=1, routed)           0.664    13.887    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[51]_i_9
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    14.011 r  betaCPU/control_unit/g0_b0_i_7/O
                         net (fo=29, routed)          0.512    14.524    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[0]
    SLICE_X41Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.104 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.104    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_63_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.326 r  betaCPU/control_unit/M_word_index_q_reg[7]_i_12/O[0]
                         net (fo=1, routed)           0.308    15.634    betaCPU/control_unit/in35[5]
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.299    15.933 r  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=1, routed)           0.282    16.215    betaCPU/control_unit/M_word_index_q[7]_i_11_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.124    16.339 r  betaCPU/control_unit/M_word_index_q[7]_i_6/O
                         net (fo=62, routed)          0.531    16.871    betaCPU/control_unit/M_stage_q_reg[3]_0[3]
    SLICE_X40Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.995 r  betaCPU/control_unit/M_word_index_q[7]_i_3/O
                         net (fo=3, routed)           0.333    17.327    betaCPU/game_alu/M_word_index_q_reg[10]_i_13_0[0]
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_34/O
                         net (fo=1, routed)           0.000    17.451    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_34_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    17.706 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[3]
                         net (fo=3, routed)           0.330    18.036    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_4
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.307    18.343 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8/O
                         net (fo=1, routed)           0.416    18.759    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    18.883 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3/O
                         net (fo=5, routed)           0.438    19.321    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.445 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32/O
                         net (fo=1, routed)           0.149    19.594    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    19.718 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_17__0/O
                         net (fo=48, routed)          0.195    19.913    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_17__0_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.037 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2/O
                         net (fo=11, routed)          0.361    20.398    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X40Y58         LUT5 (Prop_lut5_I2_O)        0.124    20.522 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_43/O
                         net (fo=1, routed)           0.581    21.103    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_43_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124    21.227 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_37/O
                         net (fo=1, routed)           0.000    21.227    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_0[0]
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.771 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[2]
                         net (fo=4, routed)           0.451    22.223    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_25_0[1]
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.301    22.524 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_47/O
                         net (fo=1, routed)           0.439    22.963    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_47_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.124    23.087 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_30/O
                         net (fo=1, routed)           0.161    23.248    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_30_n_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.372 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_18/O
                         net (fo=38, routed)          0.340    23.712    betaCPU/control_unit/M_stage_q_reg[3]_0[4]
    SLICE_X37Y55         LUT5 (Prop_lut5_I4_O)        0.124    23.836 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_9/O
                         net (fo=3, routed)           0.363    24.199    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_9_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I2_O)        0.124    24.323 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3/O
                         net (fo=12, routed)          0.596    24.919    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X38Y56         LUT4 (Prop_lut4_I2_O)        0.124    25.043 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_21/O
                         net (fo=1, routed)           0.000    25.043    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[0]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    25.651 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[3]
                         net (fo=4, routed)           0.588    26.239    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[2]
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.307    26.546 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_44/O
                         net (fo=1, routed)           0.306    26.852    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_44_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    26.976 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29/O
                         net (fo=1, routed)           0.287    27.263    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124    27.387 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_17/O
                         net (fo=59, routed)          0.509    27.896    betaCPU/control_unit/M_stage_q_reg[3]_0[1]
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.020 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_26/O
                         net (fo=1, routed)           0.263    28.283    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_26_n_0
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.124    28.407 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_11/O
                         net (fo=3, routed)           0.335    28.742    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_11_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    28.866 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5/O
                         net (fo=15, routed)          0.610    29.476    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X38Y56         LUT4 (Prop_lut4_I0_O)        0.124    29.600 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_18/O
                         net (fo=1, routed)           0.000    29.600    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[2]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.976 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.976    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.195 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[0]
                         net (fo=3, routed)           0.316    30.512    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_7
    SLICE_X41Y57         LUT2 (Prop_lut2_I0_O)        0.295    30.807 r  betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11/O
                         net (fo=2, routed)           0.445    31.251    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    31.375 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_50/O
                         net (fo=1, routed)           0.446    31.821    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_50_n_0
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.124    31.945 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_26__0/O
                         net (fo=72, routed)          0.894    32.839    betaCPU/control_unit/M_stage_q_reg[3]_0[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.124    32.963 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_27/O
                         net (fo=1, routed)           0.303    33.266    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_27_n_0
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.124    33.390 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_11/O
                         net (fo=3, routed)           0.321    33.711    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_11_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.124    33.835 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_5/O
                         net (fo=15, routed)          0.190    34.025    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124    34.149 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39/O
                         net (fo=1, routed)           0.708    34.857    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    34.981 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_19/O
                         net (fo=1, routed)           0.000    34.981    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    35.231 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[2]
                         net (fo=5, routed)           0.418    35.649    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[1]
    SLICE_X37Y56         LUT6 (Prop_lut6_I3_O)        0.301    35.950 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_58/O
                         net (fo=1, routed)           0.154    36.104    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_58_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.124    36.228 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_28/O
                         net (fo=30, routed)          0.465    36.693    betaCPU/control_unit/M_stage_q_reg[3]_0[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.124    36.817 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_12/O
                         net (fo=3, routed)           0.321    37.138    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_12_n_0
    SLICE_X36Y55         LUT3 (Prop_lut3_I2_O)        0.124    37.262 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_4/O
                         net (fo=17, routed)          0.363    37.625    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6_0[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124    37.749 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_20/O
                         net (fo=1, routed)           0.000    37.749    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_20_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    37.979 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[1]
                         net (fo=4, routed)           0.528    38.507    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.306    38.813 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_67/O
                         net (fo=1, routed)           0.441    39.254    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_67_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.124    39.378 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_62/O
                         net (fo=1, routed)           0.301    39.679    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_62_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I3_O)        0.124    39.803 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_35__0/O
                         net (fo=15, routed)          0.208    40.011    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_35__0_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    40.135 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_19/O
                         net (fo=44, routed)          0.391    40.526    betaCPU/control_unit/M_control_unit_regfile_rb[1]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.124    40.650 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2/O
                         net (fo=13, routed)          0.546    41.196    betaCPU/control_unit/M_control_unit_regfile_out_b[5]
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124    41.320 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42/O
                         net (fo=1, routed)           0.420    41.740    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124    41.864 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_36/O
                         net (fo=1, routed)           0.000    41.864    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_0[1]
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.397 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.397    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.514 r  betaCPU/game_alu/M_word_index_q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.514    betaCPU/game_alu/M_word_index_q_reg[10]_i_13_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.829 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_12/O[3]
                         net (fo=2, routed)           0.312    43.141    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_12_n_4
    SLICE_X36Y59         LUT5 (Prop_lut5_I1_O)        0.307    43.448 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22/O
                         net (fo=1, routed)           0.282    43.731    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    43.855 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_10/O
                         net (fo=2, routed)           0.803    44.658    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_10_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124    44.782 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4/O
                         net (fo=1, routed)           0.161    44.943    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_n_0
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.124    45.067 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=10, routed)          0.531    45.597    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_1
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.124    45.721 f  betaCPU/control_unit/M_word_index_q[9]_i_4/O
                         net (fo=26, routed)          0.548    46.269    betaCPU/control_unit/M_word_index_q[9]_i_4_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.124    46.393 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15/O
                         net (fo=10, routed)          0.356    46.749    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I4_O)        0.124    46.873 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3/O
                         net (fo=14, routed)          0.648    47.522    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3_n_0
    SLICE_X28Y61         LUT5 (Prop_lut5_I2_O)        0.124    47.646 r  betaCPU/control_unit/M_correct_letter_3_q[4]_i_1/O
                         net (fo=5, routed)           0.728    48.374    betaCPU/r/M_correct_letter_3_q_reg[4]_1[0]
    SLICE_X35Y64         FDRE                                         r  betaCPU/r/M_correct_letter_3_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.429    14.833    betaCPU/r/clk_IBUF_BUFG
    SLICE_X35Y64         FDRE                                         r  betaCPU/r/M_correct_letter_3_q_reg[3]/C
                         clock pessimism              0.186    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X35Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.779    betaCPU/r/M_correct_letter_3_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                         -48.374    
  -------------------------------------------------------------------
                         slack                                -33.594    

Slack (VIOLATED) :        -33.582ns  (required time - arrival time)
  Source:                 keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_1_letter_4_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        43.227ns  (logic 14.211ns (32.875%)  route 29.016ns (67.124%))
  Logic Levels:           75  (CARRY4=12 LUT2=5 LUT3=3 LUT4=10 LUT5=11 LUT6=33 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.556     5.140    keyboard_controller/h_/button_cond/clk_IBUF_BUFG
    SLICE_X53Y61         FDRE                                         r  keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  keyboard_controller/h_/button_cond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           1.113     6.709    keyboard_controller/h_/button_cond/M_ctr_q_reg[18]
    SLICE_X55Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.833 f  keyboard_controller/h_/button_cond/M_ctr_q[0]_i_5__5/O
                         net (fo=2, routed)           0.733     7.566    keyboard_controller/h_/button_cond/M_ctr_q[0]_i_5__5_n_0
    SLICE_X55Y57         LUT4 (Prop_lut4_I1_O)        0.124     7.690 f  keyboard_controller/h_/button_cond/M_ctr_q[0]_i_2__5/O
                         net (fo=23, routed)          0.454     8.143    keyboard_controller/h_/button_cond/M_ctr_q_reg[7]_0
    SLICE_X54Y56         LUT4 (Prop_lut4_I0_O)        0.124     8.267 r  keyboard_controller/h_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_20/O
                         net (fo=4, routed)           0.879     9.146    keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_1
    SLICE_X48Y52         LUT4 (Prop_lut4_I3_O)        0.124     9.270 r  keyboard_controller/o_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_5/O
                         net (fo=5, routed)           1.037    10.307    keyboard_controller/o_/button_cond/M_last_q_reg_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I1_O)        0.124    10.431 r  keyboard_controller/o_/button_cond/M_guess_1_letter_1_q[6]_i_21/O
                         net (fo=17, routed)          0.317    10.748    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[6]
    SLICE_X45Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.872 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_19__0/O
                         net (fo=68, routed)          0.395    11.267    betaCPU/r/g0_b0_i_33[3]
    SLICE_X45Y57         LUT3 (Prop_lut3_I1_O)        0.124    11.391 r  betaCPU/r/g0_b0_i_148/O
                         net (fo=1, routed)           0.622    12.014    betaCPU/r/g0_b0_i_148_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I2_O)        0.124    12.138 r  betaCPU/r/g0_b0_i_106/O
                         net (fo=1, routed)           0.000    12.138    betaCPU/r/g0_b0_i_106_n_0
    SLICE_X44Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    12.350 r  betaCPU/r/g0_b0_i_47/O
                         net (fo=1, routed)           0.575    12.925    betaCPU/r/g0_b0_i_47_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I1_O)        0.299    13.224 r  betaCPU/r/g0_b0_i_17/O
                         net (fo=1, routed)           0.664    13.887    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[51]_i_9
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.124    14.011 r  betaCPU/control_unit/g0_b0_i_7/O
                         net (fo=29, routed)          0.512    14.524    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[0]
    SLICE_X41Y55         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.104 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_63/CO[3]
                         net (fo=1, routed)           0.000    15.104    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[6]_i_63_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.326 r  betaCPU/control_unit/M_word_index_q_reg[7]_i_12/O[0]
                         net (fo=1, routed)           0.308    15.634    betaCPU/control_unit/in35[5]
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.299    15.933 r  betaCPU/control_unit/M_word_index_q[7]_i_11/O
                         net (fo=1, routed)           0.282    16.215    betaCPU/control_unit/M_word_index_q[7]_i_11_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.124    16.339 r  betaCPU/control_unit/M_word_index_q[7]_i_6/O
                         net (fo=62, routed)          0.531    16.871    betaCPU/control_unit/M_stage_q_reg[3]_0[3]
    SLICE_X40Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.995 r  betaCPU/control_unit/M_word_index_q[7]_i_3/O
                         net (fo=3, routed)           0.333    17.327    betaCPU/game_alu/M_word_index_q_reg[10]_i_13_0[0]
    SLICE_X38Y57         LUT6 (Prop_lut6_I0_O)        0.124    17.451 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_34/O
                         net (fo=1, routed)           0.000    17.451    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_34_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    17.706 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[3]
                         net (fo=3, routed)           0.330    18.036    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_4
    SLICE_X36Y57         LUT6 (Prop_lut6_I1_O)        0.307    18.343 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8/O
                         net (fo=1, routed)           0.416    18.759    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_8_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I3_O)        0.124    18.883 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3/O
                         net (fo=5, routed)           0.438    19.321    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124    19.445 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32/O
                         net (fo=1, routed)           0.149    19.594    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_32_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.124    19.718 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_17__0/O
                         net (fo=48, routed)          0.195    19.913    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_17__0_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I2_O)        0.124    20.037 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2/O
                         net (fo=11, routed)          0.361    20.398    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X40Y58         LUT5 (Prop_lut5_I2_O)        0.124    20.522 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_43/O
                         net (fo=1, routed)           0.581    21.103    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_43_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124    21.227 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_37/O
                         net (fo=1, routed)           0.000    21.227    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_0[0]
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.771 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[2]
                         net (fo=4, routed)           0.451    22.223    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_25_0[1]
    SLICE_X37Y57         LUT6 (Prop_lut6_I1_O)        0.301    22.524 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_47/O
                         net (fo=1, routed)           0.439    22.963    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_47_n_0
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.124    23.087 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_30/O
                         net (fo=1, routed)           0.161    23.248    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_30_n_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124    23.372 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_18/O
                         net (fo=38, routed)          0.340    23.712    betaCPU/control_unit/M_stage_q_reg[3]_0[4]
    SLICE_X37Y55         LUT5 (Prop_lut5_I4_O)        0.124    23.836 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_9/O
                         net (fo=3, routed)           0.363    24.199    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_9_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I2_O)        0.124    24.323 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3/O
                         net (fo=12, routed)          0.596    24.919    betaCPU/control_unit/M_control_unit_regfile_out_b[0]
    SLICE_X38Y56         LUT4 (Prop_lut4_I2_O)        0.124    25.043 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_21/O
                         net (fo=1, routed)           0.000    25.043    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[0]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    25.651 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[3]
                         net (fo=4, routed)           0.588    26.239    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[2]
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.307    26.546 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_44/O
                         net (fo=1, routed)           0.306    26.852    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_44_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I2_O)        0.124    26.976 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29/O
                         net (fo=1, routed)           0.287    27.263    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_n_0
    SLICE_X43Y53         LUT2 (Prop_lut2_I1_O)        0.124    27.387 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_17/O
                         net (fo=59, routed)          0.509    27.896    betaCPU/control_unit/M_stage_q_reg[3]_0[1]
    SLICE_X41Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.020 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_26/O
                         net (fo=1, routed)           0.263    28.283    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_26_n_0
    SLICE_X41Y52         LUT4 (Prop_lut4_I1_O)        0.124    28.407 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_11/O
                         net (fo=3, routed)           0.335    28.742    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_11_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    28.866 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5/O
                         net (fo=15, routed)          0.610    29.476    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X38Y56         LUT4 (Prop_lut4_I0_O)        0.124    29.600 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_18/O
                         net (fo=1, routed)           0.000    29.600    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[2]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    29.976 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.976    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.195 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[0]
                         net (fo=3, routed)           0.316    30.512    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_7
    SLICE_X41Y57         LUT2 (Prop_lut2_I0_O)        0.295    30.807 r  betaCPU/game_alu/M_guess_1_letter_1_q[4]_i_11/O
                         net (fo=2, routed)           0.445    31.251    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.124    31.375 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_50/O
                         net (fo=1, routed)           0.446    31.821    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_50_n_0
    SLICE_X39Y54         LUT2 (Prop_lut2_I0_O)        0.124    31.945 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_26__0/O
                         net (fo=72, routed)          0.894    32.839    betaCPU/control_unit/M_stage_q_reg[3]_0[2]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.124    32.963 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_27/O
                         net (fo=1, routed)           0.303    33.266    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_27_n_0
    SLICE_X38Y52         LUT3 (Prop_lut3_I2_O)        0.124    33.390 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_11/O
                         net (fo=3, routed)           0.321    33.711    betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_11_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.124    33.835 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_5/O
                         net (fo=15, routed)          0.190    34.025    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124    34.149 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39/O
                         net (fo=1, routed)           0.708    34.857    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_39_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    34.981 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_19/O
                         net (fo=1, routed)           0.000    34.981    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_0[1]
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    35.231 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[2]
                         net (fo=5, routed)           0.418    35.649    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[1]
    SLICE_X37Y56         LUT6 (Prop_lut6_I3_O)        0.301    35.950 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_58/O
                         net (fo=1, routed)           0.154    36.104    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_58_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I5_O)        0.124    36.228 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_28/O
                         net (fo=30, routed)          0.465    36.693    betaCPU/control_unit/M_stage_q_reg[3]_0[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.124    36.817 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_12/O
                         net (fo=3, routed)           0.321    37.138    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_12_n_0
    SLICE_X36Y55         LUT3 (Prop_lut3_I2_O)        0.124    37.262 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_4/O
                         net (fo=17, routed)          0.363    37.625    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6_0[0]
    SLICE_X38Y56         LUT6 (Prop_lut6_I1_O)        0.124    37.749 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_20/O
                         net (fo=1, routed)           0.000    37.749    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_20_n_0
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    37.979 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_6/O[1]
                         net (fo=4, routed)           0.528    38.507    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[45]_i_29_0[0]
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.306    38.813 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_67/O
                         net (fo=1, routed)           0.441    39.254    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_67_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.124    39.378 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_62/O
                         net (fo=1, routed)           0.301    39.679    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_62_n_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I3_O)        0.124    39.803 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_35__0/O
                         net (fo=15, routed)          0.208    40.011    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_35__0_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124    40.135 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_19/O
                         net (fo=44, routed)          0.391    40.526    betaCPU/control_unit/M_control_unit_regfile_rb[1]
    SLICE_X39Y53         LUT6 (Prop_lut6_I4_O)        0.124    40.650 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2/O
                         net (fo=13, routed)          0.546    41.196    betaCPU/control_unit/M_control_unit_regfile_out_b[5]
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124    41.320 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42/O
                         net (fo=1, routed)           0.420    41.740    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_42_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124    41.864 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_36/O
                         net (fo=1, routed)           0.000    41.864    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_0[1]
    SLICE_X38Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    42.397 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.397    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.514 r  betaCPU/game_alu/M_word_index_q_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.514    betaCPU/game_alu/M_word_index_q_reg[10]_i_13_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    42.829 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_12/O[3]
                         net (fo=2, routed)           0.312    43.141    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_12_n_4
    SLICE_X36Y59         LUT5 (Prop_lut5_I1_O)        0.307    43.448 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22/O
                         net (fo=1, routed)           0.282    43.731    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_22_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I5_O)        0.124    43.855 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_10/O
                         net (fo=2, routed)           0.803    44.658    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_10_n_0
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.124    44.782 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4/O
                         net (fo=1, routed)           0.161    44.943    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_n_0
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.124    45.067 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=10, routed)          0.888    45.955    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_1
    SLICE_X32Y60         LUT4 (Prop_lut4_I0_O)        0.124    46.079 f  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_7/O
                         net (fo=5, routed)           0.461    46.540    betaCPU/control_unit/M_control_unit_regfile_write_address[3]
    SLICE_X33Y61         LUT4 (Prop_lut4_I3_O)        0.124    46.664 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_4/O
                         net (fo=7, routed)           0.348    47.012    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_4_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I4_O)        0.124    47.136 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_6/O
                         net (fo=4, routed)           0.568    47.703    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_6_n_0
    SLICE_X31Y58         LUT6 (Prop_lut6_I2_O)        0.124    47.827 r  betaCPU/control_unit/M_guess_1_letter_4_q[6]_i_1_comp/O
                         net (fo=7, routed)           0.539    48.367    betaCPU/r/M_guess_1_letter_4_q_reg[6]_0[0]
    SLICE_X33Y57         FDRE                                         r  betaCPU/r/M_guess_1_letter_4_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.434    14.838    betaCPU/r/clk_IBUF_BUFG
    SLICE_X33Y57         FDRE                                         r  betaCPU/r/M_guess_1_letter_4_q_reg[0]/C
                         clock pessimism              0.186    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X33Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.784    betaCPU/r/M_guess_1_letter_4_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -48.367    
  -------------------------------------------------------------------
                         slack                                -33.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 keyboard_controller/d_/button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/d_/button_cond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.569     1.513    keyboard_controller/d_/button_cond/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  keyboard_controller/d_/button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  keyboard_controller/d_/button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.803    keyboard_controller/d_/button_cond/M_ctr_q_reg[6]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  keyboard_controller/d_/button_cond/M_ctr_q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.960    keyboard_controller/d_/button_cond/M_ctr_q_reg[4]_i_1__2_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.013 r  keyboard_controller/d_/button_cond/M_ctr_q_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.013    keyboard_controller/d_/button_cond/M_ctr_q_reg[8]_i_1__2_n_7
    SLICE_X56Y50         FDRE                                         r  keyboard_controller/d_/button_cond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.835     2.025    keyboard_controller/d_/button_cond/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  keyboard_controller/d_/button_cond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    keyboard_controller/d_/button_cond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 keyboard_controller/u_/button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/u_/button_cond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.567     1.511    keyboard_controller/u_/button_cond/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  keyboard_controller/u_/button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  keyboard_controller/u_/button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.772    keyboard_controller/u_/button_cond/M_ctr_q_reg[15]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  keyboard_controller/u_/button_cond/M_ctr_q_reg[12]_i_1__19/CO[3]
                         net (fo=1, routed)           0.001     1.933    keyboard_controller/u_/button_cond/M_ctr_q_reg[12]_i_1__19_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  keyboard_controller/u_/button_cond/M_ctr_q_reg[16]_i_1__19/O[0]
                         net (fo=1, routed)           0.000     1.987    keyboard_controller/u_/button_cond/M_ctr_q_reg[16]_i_1__19_n_7
    SLICE_X51Y50         FDRE                                         r  keyboard_controller/u_/button_cond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.835     2.025    keyboard_controller/u_/button_cond/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  keyboard_controller/u_/button_cond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    keyboard_controller/u_/button_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 keyboard_controller/k_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/k_/button_cond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.565     1.509    keyboard_controller/k_/button_cond/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  keyboard_controller/k_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  keyboard_controller/k_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.770    keyboard_controller/k_/button_cond/M_ctr_q_reg[11]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.930 r  keyboard_controller/k_/button_cond/M_ctr_q_reg[8]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.931    keyboard_controller/k_/button_cond/M_ctr_q_reg[8]_i_1__9_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.985 r  keyboard_controller/k_/button_cond/M_ctr_q_reg[12]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     1.985    keyboard_controller/k_/button_cond/M_ctr_q_reg[12]_i_1__9_n_7
    SLICE_X45Y50         FDRE                                         r  keyboard_controller/k_/button_cond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.833     2.022    keyboard_controller/k_/button_cond/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  keyboard_controller/k_/button_cond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    keyboard_controller/k_/button_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 button_panel_controller/guess1/button_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_panel_controller/guess1/button_cond/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.355ns (74.232%)  route 0.123ns (25.768%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.565     1.509    button_panel_controller/guess1/button_cond/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.123     1.772    button_panel_controller/guess1/button_cond/M_ctr_q_reg[3]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[0]_i_3__29/CO[3]
                         net (fo=1, routed)           0.001     1.933    button_panel_controller/guess1/button_cond/M_ctr_q_reg[0]_i_3__29_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[4]_i_1__29/O[0]
                         net (fo=1, routed)           0.000     1.987    button_panel_controller/guess1/button_cond/M_ctr_q_reg[4]_i_1__29_n_7
    SLICE_X47Y50         FDRE                                         r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.833     2.022    button_panel_controller/guess1/button_cond/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    button_panel_controller/guess1/button_cond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 keyboard_controller/d_/button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/d_/button_cond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.569     1.513    keyboard_controller/d_/button_cond/clk_IBUF_BUFG
    SLICE_X56Y49         FDRE                                         r  keyboard_controller/d_/button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  keyboard_controller/d_/button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.803    keyboard_controller/d_/button_cond/M_ctr_q_reg[6]
    SLICE_X56Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.959 r  keyboard_controller/d_/button_cond/M_ctr_q_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.960    keyboard_controller/d_/button_cond/M_ctr_q_reg[4]_i_1__2_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.026 r  keyboard_controller/d_/button_cond/M_ctr_q_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.026    keyboard_controller/d_/button_cond/M_ctr_q_reg[8]_i_1__2_n_5
    SLICE_X56Y50         FDRE                                         r  keyboard_controller/d_/button_cond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.835     2.025    keyboard_controller/d_/button_cond/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  keyboard_controller/d_/button_cond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    keyboard_controller/d_/button_cond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 keyboard_controller/u_/button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/u_/button_cond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.567     1.511    keyboard_controller/u_/button_cond/clk_IBUF_BUFG
    SLICE_X51Y49         FDRE                                         r  keyboard_controller/u_/button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  keyboard_controller/u_/button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.772    keyboard_controller/u_/button_cond/M_ctr_q_reg[15]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  keyboard_controller/u_/button_cond/M_ctr_q_reg[12]_i_1__19/CO[3]
                         net (fo=1, routed)           0.001     1.933    keyboard_controller/u_/button_cond/M_ctr_q_reg[12]_i_1__19_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  keyboard_controller/u_/button_cond/M_ctr_q_reg[16]_i_1__19/O[2]
                         net (fo=1, routed)           0.000     1.998    keyboard_controller/u_/button_cond/M_ctr_q_reg[16]_i_1__19_n_5
    SLICE_X51Y50         FDRE                                         r  keyboard_controller/u_/button_cond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.835     2.025    keyboard_controller/u_/button_cond/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  keyboard_controller/u_/button_cond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    keyboard_controller/u_/button_cond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 keyboard_controller/k_/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/k_/button_cond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.565     1.509    keyboard_controller/k_/button_cond/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  keyboard_controller/k_/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  keyboard_controller/k_/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.770    keyboard_controller/k_/button_cond/M_ctr_q_reg[11]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.930 r  keyboard_controller/k_/button_cond/M_ctr_q_reg[8]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.931    keyboard_controller/k_/button_cond/M_ctr_q_reg[8]_i_1__9_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.996 r  keyboard_controller/k_/button_cond/M_ctr_q_reg[12]_i_1__9/O[2]
                         net (fo=1, routed)           0.000     1.996    keyboard_controller/k_/button_cond/M_ctr_q_reg[12]_i_1__9_n_5
    SLICE_X45Y50         FDRE                                         r  keyboard_controller/k_/button_cond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.833     2.022    keyboard_controller/k_/button_cond/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  keyboard_controller/k_/button_cond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    keyboard_controller/k_/button_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 keyboard_controller/q_/button_cond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/q_/button_cond/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.596     1.540    keyboard_controller/q_/button_cond/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  keyboard_controller/q_/button_cond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  keyboard_controller/q_/button_cond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.134     1.814    keyboard_controller/q_/button_cond/M_ctr_q_reg[2]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.974 r  keyboard_controller/q_/button_cond/M_ctr_q_reg[0]_i_3__15/CO[3]
                         net (fo=1, routed)           0.001     1.975    keyboard_controller/q_/button_cond/M_ctr_q_reg[0]_i_3__15_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.029 r  keyboard_controller/q_/button_cond/M_ctr_q_reg[4]_i_1__15/O[0]
                         net (fo=1, routed)           0.000     2.029    keyboard_controller/q_/button_cond/M_ctr_q_reg[4]_i_1__15_n_7
    SLICE_X62Y50         FDRE                                         r  keyboard_controller/q_/button_cond/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.864     2.054    keyboard_controller/q_/button_cond/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  keyboard_controller/q_/button_cond/M_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    keyboard_controller/q_/button_cond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 keyboard_controller/s_/button_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_controller/s_/button_cond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.595     1.539    keyboard_controller/s_/button_cond/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  keyboard_controller/s_/button_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  keyboard_controller/s_/button_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.133     1.813    keyboard_controller/s_/button_cond/M_ctr_q_reg[14]
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.973 r  keyboard_controller/s_/button_cond/M_ctr_q_reg[12]_i_1__17/CO[3]
                         net (fo=1, routed)           0.001     1.973    keyboard_controller/s_/button_cond/M_ctr_q_reg[12]_i_1__17_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.027 r  keyboard_controller/s_/button_cond/M_ctr_q_reg[16]_i_1__17/O[0]
                         net (fo=1, routed)           0.000     2.027    keyboard_controller/s_/button_cond/M_ctr_q_reg[16]_i_1__17_n_7
    SLICE_X58Y50         FDRE                                         r  keyboard_controller/s_/button_cond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.863     2.052    keyboard_controller/s_/button_cond/clk_IBUF_BUFG
    SLICE_X58Y50         FDRE                                         r  keyboard_controller/s_/button_cond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    keyboard_controller/s_/button_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 button_panel_controller/guess1/button_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_panel_controller/guess1/button_cond/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.366ns (74.811%)  route 0.123ns (25.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.565     1.509    button_panel_controller/guess1/button_cond/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.123     1.772    button_panel_controller/guess1/button_cond/M_ctr_q_reg[3]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[0]_i_3__29/CO[3]
                         net (fo=1, routed)           0.001     1.933    button_panel_controller/guess1/button_cond/M_ctr_q_reg[0]_i_3__29_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[4]_i_1__29/O[2]
                         net (fo=1, routed)           0.000     1.998    button_panel_controller/guess1/button_cond/M_ctr_q_reg[4]_i_1__29_n_5
    SLICE_X47Y50         FDRE                                         r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.833     2.022    button_panel_controller/guess1/button_cond/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  button_panel_controller/guess1/button_cond/M_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    button_panel_controller/guess1/button_cond/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y51   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y50   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y51   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y51   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y50   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y52   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y50   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y49   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y50   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y51   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y51   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y51   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y51   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y51   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y51   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y51   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y51   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y51   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y51   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y51   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y51   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_panel_controller/oka_/button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.470ns  (logic 5.865ns (28.652%)  route 14.605ns (71.348%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.568     5.152    button_panel_controller/oka_/button_cond/clk_IBUF_BUFG
    SLICE_X47Y47         FDRE                                         r  button_panel_controller/oka_/button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  button_panel_controller/oka_/button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           1.052     6.660    button_panel_controller/oka_/button_cond/M_ctr_q_reg[15]
    SLICE_X46Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.784 f  button_panel_controller/oka_/button_cond/M_ctr_q[0]_i_5__25/O
                         net (fo=3, routed)           0.831     7.615    button_panel_controller/oka_/button_cond/M_ctr_q[0]_i_5__25_n_0
    SLICE_X46Y48         LUT6 (Prop_lut6_I4_O)        0.124     7.739 r  button_panel_controller/oka_/button_cond/FSM_onehot_M_game_fsm_q[42]_i_9/O
                         net (fo=4, routed)           0.617     8.356    button_panel_controller/reset_/button_cond/FSM_onehot_M_game_fsm_q[51]_i_10
    SLICE_X48Y53         LUT3 (Prop_lut3_I2_O)        0.124     8.480 f  button_panel_controller/reset_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_6/O
                         net (fo=7, routed)           0.902     9.382    button_panel_controller/reset_/button_cond/M_last_q_reg_2
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.124     9.506 r  button_panel_controller/reset_/button_cond/FSM_onehot_M_game_fsm_q[42]_i_5/O
                         net (fo=9, routed)           0.857    10.363    button_panel_controller/reset_/button_cond/M_betaCPU_panel_input[3]
    SLICE_X47Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.487 r  button_panel_controller/reset_/button_cond/g0_b0_i_111/O
                         net (fo=18, routed)          0.361    10.848    betaCPU/control_unit/g0_b0_i_79_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I1_O)        0.124    10.972 r  betaCPU/control_unit/g0_b0_i_52/O
                         net (fo=23, routed)          1.323    12.295    betaCPU/control_unit/M_stage_q_reg[3]_4
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.124    12.419 r  betaCPU/control_unit/g0_b0_i_62/O
                         net (fo=1, routed)           0.000    12.419    betaCPU/control_unit/g0_b0_i_62_n_0
    SLICE_X43Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    12.631 r  betaCPU/control_unit/g0_b0_i_23/O
                         net (fo=4, routed)           0.825    13.457    betaCPU/control_unit/g0_b0_i_23_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.299    13.756 r  betaCPU/control_unit/g0_b0_i_10/O
                         net (fo=25, routed)          2.599    16.355    led_writer/led_strip_OBUF_inst_i_7_0[0]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.479 r  led_writer/led_strip_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.403    16.882    led_writer/led_strip_OBUF_inst_i_10_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I0_O)        0.124    17.006 r  led_writer/led_strip_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.995    18.001    led_writer/led_strip_OBUF_inst_i_7_n_0
    SLICE_X54Y82         LUT5 (Prop_lut5_I0_O)        0.124    18.125 r  led_writer/led_strip_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.452    18.577    led_writer/led_strip_OBUF_inst_i_3_n_0
    SLICE_X54Y82         LUT6 (Prop_lut6_I5_O)        0.124    18.701 r  led_writer/led_strip_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.388    22.088    led_strip_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.534    25.622 r  led_strip_OBUF_inst/O
                         net (fo=0)                   0.000    25.622    led_strip
    P1                                                                r  led_strip (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.050ns  (logic 5.979ns (33.122%)  route 12.071ns (66.877%))
  Logic Levels:           9  (LUT5=5 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.554     5.138    betaCPU/bottom_matrix_control/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/Q
                         net (fo=16, routed)          1.808     7.402    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv_1[1]
    SLICE_X28Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.526 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/i__i_7/O
                         net (fo=1, routed)           0.000     7.526    betaCPU/bottom_matrix_control/matrix1/matrix_writer/i__i_7_n_0
    SLICE_X28Y45         MUXF7 (Prop_muxf7_I1_O)      0.245     7.771 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/i__i_3/O
                         net (fo=3, routed)           1.017     8.789    betaCPU/bottom_matrix_control/matrix1/matrix_writer_n_6
    SLICE_X28Y46         LUT6 (Prop_lut6_I5_O)        0.298     9.087 r  betaCPU/bottom_matrix_control/matrix1/out00/i_/O
                         net (fo=2, routed)           0.586     9.673    betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_3_0
    SLICE_X29Y46         LUT5 (Prop_lut5_I0_O)        0.150     9.823 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.943    10.766    betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_17_n_0
    SLICE_X29Y47         LUT5 (Prop_lut5_I0_O)        0.354    11.120 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_12/O
                         net (fo=1, routed)           1.385    12.505    betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_12_n_0
    SLICE_X39Y63         LUT5 (Prop_lut5_I4_O)        0.332    12.837 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_4/O
                         net (fo=1, routed)           1.409    14.246    betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_4_n_0
    SLICE_X29Y47         LUT5 (Prop_lut5_I1_O)        0.124    14.370 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.330    15.700    betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_2_n_0
    SLICE_X41Y63         LUT5 (Prop_lut5_I0_O)        0.118    15.818 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.592    19.410    out_bottom_matrix1_OBUF
    P13                  OBUF (Prop_obuf_I_O)         3.778    23.188 r  out_bottom_matrix1_OBUF_inst/O
                         net (fo=0)                   0.000    23.188    out_bottom_matrix1
    P13                                                               r  out_bottom_matrix1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/M_matrix2_letter_index_dff_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.061ns  (logic 6.046ns (35.435%)  route 11.016ns (64.565%))
  Logic Levels:           9  (LUT5=5 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.554     5.138    betaCPU/top_matrix_control/clk_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  betaCPU/top_matrix_control/M_matrix2_letter_index_dff_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  betaCPU/top_matrix_control/M_matrix2_letter_index_dff_q_reg[2]/Q
                         net (fo=16, routed)          1.824     7.480    betaCPU/top_matrix_control/matrix2/matrix_writer/M_state_q_reg_inv_1[2]
    SLICE_X29Y62         LUT6 (Prop_lut6_I3_O)        0.124     7.604 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_26/O
                         net (fo=1, routed)           0.000     7.604    betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_26_n_0
    SLICE_X29Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     7.821 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_19/O
                         net (fo=1, routed)           1.102     8.923    betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_19_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I0_O)        0.299     9.222 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_14/O
                         net (fo=3, routed)           0.967    10.190    betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_14_n_0
    SLICE_X28Y66         LUT5 (Prop_lut5_I2_O)        0.152    10.342 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.821    11.163    betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_17_n_0
    SLICE_X28Y65         LUT5 (Prop_lut5_I0_O)        0.354    11.517 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.965    12.482    betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_12_n_0
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.332    12.814 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.761    13.574    betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_4_n_0
    SLICE_X28Y65         LUT5 (Prop_lut5_I1_O)        0.124    13.698 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.155    14.853    betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_2_n_0
    SLICE_X15Y64         LUT5 (Prop_lut5_I0_O)        0.150    15.003 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.421    18.424    out_top_matrix2_OBUF
    N11                  OBUF (Prop_obuf_I_O)         3.776    22.199 r  out_top_matrix2_OBUF_inst/O
                         net (fo=0)                   0.000    22.199    out_top_matrix2
    N11                                                               r  out_top_matrix2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.659ns  (logic 6.016ns (36.109%)  route 10.644ns (63.891%))
  Logic Levels:           9  (LUT5=5 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.566     5.150    betaCPU/top_matrix_control/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  betaCPU/top_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  betaCPU/top_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/Q
                         net (fo=16, routed)          1.760     7.366    betaCPU/top_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv_1[2]
    SLICE_X32Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.490 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_30/O
                         net (fo=1, routed)           0.000     7.490    betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_30_n_0
    SLICE_X32Y39         MUXF7 (Prop_muxf7_I1_O)      0.245     7.735 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_21/O
                         net (fo=1, routed)           0.646     8.381    betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_21_n_0
    SLICE_X31Y39         LUT6 (Prop_lut6_I3_O)        0.298     8.679 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_14/O
                         net (fo=3, routed)           1.218     9.897    betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_14_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I2_O)        0.152    10.049 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.947    10.996    betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_17_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I0_O)        0.354    11.350 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.728    12.078    betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_12_n_0
    SLICE_X28Y42         LUT5 (Prop_lut5_I4_O)        0.332    12.410 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.800    13.209    betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_4_n_0
    SLICE_X28Y40         LUT5 (Prop_lut5_I1_O)        0.124    13.333 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.819    14.153    betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_2_n_0
    SLICE_X28Y42         LUT5 (Prop_lut5_I0_O)        0.150    14.303 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.726    18.029    out_top_matrix1_OBUF
    R7                   OBUF (Prop_obuf_I_O)         3.781    21.810 r  out_top_matrix1_OBUF_inst/O
                         net (fo=0)                   0.000    21.810    out_top_matrix1
    R7                                                                r  out_top_matrix1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/M_matrix3_letter_index_dff_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.701ns  (logic 6.010ns (38.280%)  route 9.690ns (61.720%))
  Logic Levels:           9  (LUT5=5 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.554     5.138    betaCPU/bottom_matrix_control/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix3_letter_index_dff_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  betaCPU/bottom_matrix_control/M_matrix3_letter_index_dff_q_reg[3]/Q
                         net (fo=16, routed)          1.825     7.481    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_state_q_reg_inv_1[3]
    SLICE_X43Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.605 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_32/O
                         net (fo=1, routed)           0.000     7.605    betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_32_n_0
    SLICE_X43Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     7.822 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.919     8.741    betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_22_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.299     9.040 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_14/O
                         net (fo=3, routed)           1.004    10.044    betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_14_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I2_O)        0.152    10.196 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.505    10.701    betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_17_n_0
    SLICE_X40Y40         LUT5 (Prop_lut5_I0_O)        0.361    11.062 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.816    11.878    betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_12_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I4_O)        0.327    12.205 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.845    13.050    betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_4_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.124    13.174 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.469    13.643    betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_2_n_0
    SLICE_X41Y39         LUT5 (Prop_lut5_I0_O)        0.118    13.761 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.307    17.068    out_bottom_matrix3_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.770    20.839 r  out_bottom_matrix3_OBUF_inst/O
                         net (fo=0)                   0.000    20.839    out_bottom_matrix3
    R11                                                               r  out_bottom_matrix3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/M_matrix4_letter_index_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.365ns  (logic 6.010ns (39.114%)  route 9.355ns (60.886%))
  Logic Levels:           9  (LUT5=5 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.566     5.150    betaCPU/top_matrix_control/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  betaCPU/top_matrix_control/M_matrix4_letter_index_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  betaCPU/top_matrix_control/M_matrix4_letter_index_dff_q_reg[1]/Q
                         net (fo=16, routed)          1.406     7.075    betaCPU/top_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv_1[1]
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.199 r  betaCPU/top_matrix_control/matrix4/matrix_writer/i__i_5__6/O
                         net (fo=1, routed)           0.000     7.199    betaCPU/top_matrix_control/matrix4/matrix_writer/i__i_5__6_n_0
    SLICE_X34Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     7.413 r  betaCPU/top_matrix_control/matrix4/matrix_writer/i__i_2__6/O
                         net (fo=3, routed)           1.161     8.574    betaCPU/top_matrix_control/matrix4/matrix_writer_n_5
    SLICE_X34Y42         LUT6 (Prop_lut6_I3_O)        0.297     8.871 r  betaCPU/top_matrix_control/matrix4/out00/i_/O
                         net (fo=2, routed)           1.154    10.025    betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_3_0
    SLICE_X33Y41         LUT5 (Prop_lut5_I0_O)        0.152    10.177 r  betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.848    11.024    betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_17_n_0
    SLICE_X33Y41         LUT5 (Prop_lut5_I0_O)        0.354    11.378 r  betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.646    12.025    betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_12_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.332    12.357 r  betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.644    13.001    betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_4_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I1_O)        0.124    13.125 r  betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.566    13.691    betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_2_n_0
    SLICE_X30Y40         LUT5 (Prop_lut5_I0_O)        0.117    13.808 r  betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.930    16.738    out_top_matrix4_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.778    20.516 r  out_top_matrix4_OBUF_inst/O
                         net (fo=0)                   0.000    20.516    out_top_matrix4
    R12                                                               r  out_top_matrix4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.163ns  (logic 5.699ns (37.586%)  route 9.464ns (62.414%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.566     5.150    betaCPU/top_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  betaCPU/top_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  betaCPU/top_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg[0]/Q
                         net (fo=20, routed)          1.403     7.009    betaCPU/top_matrix_control/matrix3/matrix_writer/M_pixel_ctr_q_reg_n_0_[0]
    SLICE_X30Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.133 r  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_32/O
                         net (fo=1, routed)           0.000     7.133    betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_32_n_0
    SLICE_X30Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     7.347 r  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.984     8.331    betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_22_n_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I5_O)        0.297     8.628 r  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_14/O
                         net (fo=3, routed)           0.656     9.284    betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_14_n_0
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.124     9.408 r  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_11/O
                         net (fo=2, routed)           0.967    10.375    betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_11_n_0
    SLICE_X30Y49         LUT4 (Prop_lut4_I3_O)        0.124    10.499 f  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.814    11.313    betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_8_n_0
    SLICE_X29Y49         LUT5 (Prop_lut5_I0_O)        0.152    11.465 f  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.667    12.132    betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_5_n_0
    SLICE_X28Y49         LUT5 (Prop_lut5_I4_O)        0.326    12.458 r  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.488    12.946    betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_2_n_0
    SLICE_X28Y49         LUT5 (Prop_lut5_I0_O)        0.119    13.065 r  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.485    16.550    out_top_matrix3_OBUF
    T13                  OBUF (Prop_obuf_I_O)         3.763    20.313 r  out_top_matrix3_OBUF_inst/O
                         net (fo=0)                   0.000    20.313    out_top_matrix3
    T13                                                               r  out_top_matrix3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/M_matrix4_letter_index_dff_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.988ns  (logic 5.996ns (40.005%)  route 8.992ns (59.995%))
  Logic Levels:           9  (LUT5=5 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.565     5.149    betaCPU/bottom_matrix_control/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix4_letter_index_dff_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.667 r  betaCPU/bottom_matrix_control/M_matrix4_letter_index_dff_q_reg[3]/Q
                         net (fo=16, routed)          1.554     7.222    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv_1[3]
    SLICE_X35Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.346 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/i__i_7__2/O
                         net (fo=1, routed)           0.000     7.346    betaCPU/bottom_matrix_control/matrix4/matrix_writer/i__i_7__2_n_0
    SLICE_X35Y36         MUXF7 (Prop_muxf7_I1_O)      0.245     7.591 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/i__i_3__2/O
                         net (fo=3, routed)           0.837     8.428    betaCPU/bottom_matrix_control/matrix4/matrix_writer_n_6
    SLICE_X34Y36         LUT6 (Prop_lut6_I5_O)        0.298     8.726 r  betaCPU/bottom_matrix_control/matrix4/out00/i_/O
                         net (fo=2, routed)           0.805     9.531    betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_3_0
    SLICE_X35Y37         LUT5 (Prop_lut5_I0_O)        0.152     9.683 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.975    10.658    betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_17_n_0
    SLICE_X33Y37         LUT5 (Prop_lut5_I0_O)        0.360    11.018 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.647    11.665    betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_12_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.332    11.997 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.811    12.808    betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_4_n_0
    SLICE_X33Y37         LUT5 (Prop_lut5_I1_O)        0.124    12.932 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.417    13.349    betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_2_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I0_O)        0.118    13.467 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.946    16.413    out_bottom_matrix4_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.725    20.137 r  out_bottom_matrix4_OBUF_inst/O
                         net (fo=0)                   0.000    20.137    out_bottom_matrix4
    N3                                                                r  out_bottom_matrix4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.750ns  (logic 6.013ns (40.770%)  route 8.736ns (59.230%))
  Logic Levels:           9  (LUT5=5 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.553     5.137    betaCPU/bottom_matrix_control/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[4]/Q
                         net (fo=16, routed)          2.145     7.800    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_state_q_reg_inv_1[4]
    SLICE_X53Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.924 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_31/O
                         net (fo=1, routed)           0.000     7.924    betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_31_n_0
    SLICE_X53Y39         MUXF7 (Prop_muxf7_I0_O)      0.238     8.162 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.662     8.824    betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_22_n_0
    SLICE_X52Y39         LUT6 (Prop_lut6_I5_O)        0.298     9.122 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_14/O
                         net (fo=3, routed)           0.823     9.945    betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_14_n_0
    SLICE_X50Y39         LUT5 (Prop_lut5_I2_O)        0.150    10.095 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.440    10.534    betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_17_n_0
    SLICE_X50Y39         LUT5 (Prop_lut5_I0_O)        0.321    10.855 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.427    11.283    betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_12_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I4_O)        0.348    11.631 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_4/O
                         net (fo=1, routed)           1.040    12.670    betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_4_n_0
    SLICE_X50Y38         LUT5 (Prop_lut5_I1_O)        0.124    12.794 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.821    13.616    betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_2_n_0
    SLICE_X50Y37         LUT5 (Prop_lut5_I0_O)        0.150    13.766 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.379    16.144    out_bottom_matrix2_OBUF
    M2                   OBUF (Prop_obuf_I_O)         3.742    19.887 r  out_bottom_matrix2_OBUF_inst/O
                         net (fo=0)                   0.000    19.887    out_bottom_matrix2
    M2                                                                r  out_bottom_matrix2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 1.517ns (63.700%)  route 0.865ns (36.300%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.563     1.507    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X50Y37         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[5]/Q
                         net (fo=5, routed)           0.170     1.841    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[5]
    SLICE_X50Y37         LUT5 (Prop_lut5_I2_O)        0.048     1.889 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.695     2.583    out_bottom_matrix2_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.305     3.889 r  out_bottom_matrix2_OBUF_inst/O
                         net (fo=0)                   0.000     3.889    out_bottom_matrix2
    M2                                                                r  out_bottom_matrix2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.721ns  (logic 1.496ns (54.976%)  route 1.225ns (45.024%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.559     1.503    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.164     1.667 f  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[4]/Q
                         net (fo=8, routed)           0.267     1.933    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[4]
    SLICE_X32Y36         LUT5 (Prop_lut5_I3_O)        0.046     1.979 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.959     2.938    out_bottom_matrix4_OBUF
    N3                   OBUF (Prop_obuf_I_O)         1.286     4.224 r  out_bottom_matrix4_OBUF_inst/O
                         net (fo=0)                   0.000     4.224    out_bottom_matrix4
    N3                                                                r  out_bottom_matrix4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.758ns  (logic 1.546ns (56.075%)  route 1.211ns (43.925%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.562     1.506    betaCPU/top_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164     1.670 f  betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[5]/Q
                         net (fo=5, routed)           0.184     1.854    betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q[5]
    SLICE_X30Y40         LUT5 (Prop_lut5_I2_O)        0.043     1.897 r  betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.027     2.924    out_top_matrix4_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.339     4.263 r  out_top_matrix4_OBUF_inst/O
                         net (fo=0)                   0.000     4.263    out_top_matrix4
    R12                                                               r  out_top_matrix4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.815ns  (logic 1.481ns (52.595%)  route 1.335ns (47.405%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.560     1.504    led_writer/clk_IBUF_BUFG
    SLICE_X54Y85         FDRE                                         r  led_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDRE (Prop_fdre_C_Q)         0.148     1.652 f  led_writer/M_ctr_q_reg[6]/Q
                         net (fo=4, routed)           0.210     1.862    led_writer/M_ctr_q[6]
    SLICE_X54Y82         LUT6 (Prop_lut6_I3_O)        0.098     1.960 r  led_writer/led_strip_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.125     3.084    led_strip_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.235     4.319 r  led_strip_OBUF_inst/O
                         net (fo=0)                   0.000     4.319    led_strip
    P1                                                                r  led_strip (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/matrix2/matrix_writer/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.525ns (53.461%)  route 1.328ns (46.539%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.557     1.501    betaCPU/top_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X29Y64         FDSE                                         r  betaCPU/top_matrix_control/matrix2/matrix_writer/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDSE (Prop_fdse_C_Q)         0.141     1.642 r  betaCPU/top_matrix_control/matrix2/matrix_writer/M_state_q_reg_inv/Q
                         net (fo=12, routed)          0.174     1.816    betaCPU/top_matrix_control/matrix2/matrix_writer/M_state_d
    SLICE_X15Y64         LUT5 (Prop_lut5_I4_O)        0.048     1.864 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.154     3.017    out_top_matrix2_OBUF
    N11                  OBUF (Prop_obuf_I_O)         1.336     4.354 r  out_top_matrix2_OBUF_inst/O
                         net (fo=0)                   0.000     4.354    out_top_matrix2
    N11                                                               r  out_top_matrix2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.913ns  (logic 1.516ns (52.035%)  route 1.397ns (47.965%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.561     1.505    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[5]/Q
                         net (fo=5, routed)           0.241     1.887    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[5]
    SLICE_X41Y39         LUT5 (Prop_lut5_I2_O)        0.044     1.931 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.156     3.087    out_bottom_matrix3_OBUF
    R11                  OBUF (Prop_obuf_I_O)         1.331     4.417 r  out_bottom_matrix3_OBUF_inst/O
                         net (fo=0)                   0.000     4.417    out_bottom_matrix3
    R11                                                               r  out_bottom_matrix3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.971ns  (logic 1.523ns (51.271%)  route 1.448ns (48.729%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.557     1.501    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[5]/Q
                         net (fo=5, routed)           0.242     1.884    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[5]
    SLICE_X41Y63         LUT5 (Prop_lut5_I2_O)        0.044     1.928 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.205     3.133    out_bottom_matrix1_OBUF
    P13                  OBUF (Prop_obuf_I_O)         1.338     4.471 r  out_bottom_matrix1_OBUF_inst/O
                         net (fo=0)                   0.000     4.471    out_bottom_matrix1
    P13                                                               r  out_bottom_matrix1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.009ns  (logic 1.509ns (50.136%)  route 1.500ns (49.864%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.562     1.506    betaCPU/top_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  betaCPU/top_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  betaCPU/top_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[5]/Q
                         net (fo=5, routed)           0.251     1.898    betaCPU/top_matrix_control/matrix3/matrix_writer/M_ctr_q[5]
    SLICE_X28Y49         LUT5 (Prop_lut5_I2_O)        0.045     1.943 r  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.249     3.192    out_top_matrix3_OBUF
    T13                  OBUF (Prop_obuf_I_O)         1.323     4.515 r  out_top_matrix3_OBUF_inst/O
                         net (fo=0)                   0.000     4.515    out_top_matrix3
    T13                                                               r  out_top_matrix3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.046ns  (logic 1.528ns (50.169%)  route 1.518ns (49.831%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.562     1.506    betaCPU/top_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X29Y42         FDRE                                         r  betaCPU/top_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  betaCPU/top_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/Q
                         net (fo=8, routed)           0.180     1.827    betaCPU/top_matrix_control/matrix1/matrix_writer/M_ctr_q[4]
    SLICE_X28Y42         LUT5 (Prop_lut5_I3_O)        0.046     1.873 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.337     3.210    out_top_matrix1_OBUF
    R7                   OBUF (Prop_obuf_I_O)         1.341     4.551 r  out_top_matrix1_OBUF_inst/O
                         net (fo=0)                   0.000     4.551    out_top_matrix1
    R7                                                                r  out_top_matrix1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.684ns  (logic 1.634ns (24.443%)  route 5.050ns (75.557%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.688     5.198    reset_cond/rst_n_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.322 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.362     6.684    reset_cond/M_reset_cond_in
    SLICE_X41Y59         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.435     4.839    reset_cond/clk_IBUF_BUFG
    SLICE_X41Y59         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.647ns  (logic 1.634ns (24.581%)  route 5.013ns (75.419%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.688     5.198    reset_cond/rst_n_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.322 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.325     6.647    reset_cond/M_reset_cond_in
    SLICE_X50Y50         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.443     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y50         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.647ns  (logic 1.634ns (24.581%)  route 5.013ns (75.419%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.688     5.198    reset_cond/rst_n_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.322 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.325     6.647    reset_cond/M_reset_cond_in
    SLICE_X50Y50         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.443     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y50         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.543ns  (logic 1.634ns (24.972%)  route 4.909ns (75.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.688     5.198    reset_cond/rst_n_IBUF
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124     5.322 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.221     6.543    reset_cond/M_reset_cond_in
    SLICE_X47Y54         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.438     4.842    reset_cond/clk_IBUF_BUFG
    SLICE_X47Y54         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 a_in
                            (input port)
  Destination:            keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.872ns  (logic 1.536ns (31.530%)  route 3.336ns (68.470%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  a_in (IN)
                         net (fo=0)                   0.000     0.000    a_in
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  a_in_IBUF_inst/O
                         net (fo=1, routed)           3.336     4.872    keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X50Y49         FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.453     4.858    keyboard_controller/a_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 x_in
                            (input port)
  Destination:            keyboard_controller/x_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.973ns  (logic 1.496ns (37.646%)  route 2.477ns (62.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  x_in (IN)
                         net (fo=0)                   0.000     0.000    x_in
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  x_in_IBUF_inst/O
                         net (fo=1, routed)           2.477     3.973    keyboard_controller/x_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X59Y51         FDRE                                         r  keyboard_controller/x_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.509     4.913    keyboard_controller/x_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  keyboard_controller/x_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 u_in
                            (input port)
  Destination:            keyboard_controller/u_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.782ns  (logic 1.501ns (39.678%)  route 2.282ns (60.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  u_in (IN)
                         net (fo=0)                   0.000     0.000    u_in
    C2                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  u_in_IBUF_inst/O
                         net (fo=1, routed)           2.282     3.782    keyboard_controller/u_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X60Y49         FDRE                                         r  keyboard_controller/u_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.519     4.924    keyboard_controller/u_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  keyboard_controller/u_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 guess_2_in
                            (input port)
  Destination:            button_panel_controller/guess2/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.565ns  (logic 1.491ns (41.819%)  route 2.074ns (58.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 r  guess_2_in (IN)
                         net (fo=0)                   0.000     0.000    guess_2_in
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 r  guess_2_in_IBUF_inst/O
                         net (fo=1, routed)           2.074     3.565    button_panel_controller/guess2/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X57Y81         FDRE                                         r  button_panel_controller/guess2/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.433     4.837    button_panel_controller/guess2/button_cond/sync/clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  button_panel_controller/guess2/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 guess_3_in
                            (input port)
  Destination:            button_panel_controller/guess3/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.554ns  (logic 1.495ns (42.053%)  route 2.060ns (57.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  guess_3_in (IN)
                         net (fo=0)                   0.000     0.000    guess_3_in
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  guess_3_in_IBUF_inst/O
                         net (fo=1, routed)           2.060     3.554    button_panel_controller/guess3/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X57Y74         FDRE                                         r  button_panel_controller/guess3/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.426     4.830    button_panel_controller/guess3/button_cond/sync/clk_IBUF_BUFG
    SLICE_X57Y74         FDRE                                         r  button_panel_controller/guess3/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 check_in
                            (input port)
  Destination:            button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.462ns  (logic 1.502ns (43.385%)  route 1.960ns (56.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  check_in (IN)
                         net (fo=0)                   0.000     0.000    check_in
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  check_in_IBUF_inst/O
                         net (fo=1, routed)           1.960     3.462    button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X56Y81         FDRE                                         r  button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        1.433     4.837    button_panel_controller/check_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p_in
                            (input port)
  Destination:            keyboard_controller/p_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.214ns (37.914%)  route 0.350ns (62.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  p_in (IN)
                         net (fo=0)                   0.000     0.000    p_in
    K5                   IBUF (Prop_ibuf_I_O)         0.214     0.214 r  p_in_IBUF_inst/O
                         net (fo=1, routed)           0.350     0.564    keyboard_controller/p_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X65Y50         FDRE                                         r  keyboard_controller/p_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.864     2.054    keyboard_controller/p_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  keyboard_controller/p_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 i_in
                            (input port)
  Destination:            keyboard_controller/i_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.221ns (35.289%)  route 0.405ns (64.711%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  i_in (IN)
                         net (fo=0)                   0.000     0.000    i_in
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_in_IBUF_inst/O
                         net (fo=1, routed)           0.405     0.625    keyboard_controller/i_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X61Y50         FDRE                                         r  keyboard_controller/i_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.863     2.052    keyboard_controller/i_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  keyboard_controller/i_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 m_in
                            (input port)
  Destination:            keyboard_controller/m_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.230ns (33.919%)  route 0.448ns (66.081%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  m_in (IN)
                         net (fo=0)                   0.000     0.000    m_in
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  m_in_IBUF_inst/O
                         net (fo=1, routed)           0.448     0.678    keyboard_controller/m_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X60Y60         FDRE                                         r  keyboard_controller/m_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.860     2.049    keyboard_controller/m_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  keyboard_controller/m_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 e_in
                            (input port)
  Destination:            keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.254ns (36.285%)  route 0.447ns (63.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  e_in (IN)
                         net (fo=0)                   0.000     0.000    e_in
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  e_in_IBUF_inst/O
                         net (fo=1, routed)           0.447     0.701    keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X58Y51         FDRE                                         r  keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.863     2.052    keyboard_controller/e_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 k_in
                            (input port)
  Destination:            keyboard_controller/k_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.239ns (33.639%)  route 0.471ns (66.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  k_in (IN)
                         net (fo=0)                   0.000     0.000    k_in
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  k_in_IBUF_inst/O
                         net (fo=1, routed)           0.471     0.710    keyboard_controller/k_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X58Y79         FDRE                                         r  keyboard_controller/k_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.850     2.040    keyboard_controller/k_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y79         FDRE                                         r  keyboard_controller/k_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 clear_in
                            (input port)
  Destination:            button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.262ns (36.729%)  route 0.451ns (63.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  clear_in (IN)
                         net (fo=0)                   0.000     0.000    clear_in
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clear_in_IBUF_inst/O
                         net (fo=1, routed)           0.451     0.713    button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X60Y60         FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.860     2.049    button_panel_controller/clear_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 c_in
                            (input port)
  Destination:            keyboard_controller/c_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.253ns (33.985%)  route 0.492ns (66.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  c_in (IN)
                         net (fo=0)                   0.000     0.000    c_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  c_in_IBUF_inst/O
                         net (fo=1, routed)           0.492     0.745    keyboard_controller/c_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X57Y74         FDRE                                         r  keyboard_controller/c_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.818     2.008    keyboard_controller/c_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X57Y74         FDRE                                         r  keyboard_controller/c_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 h_in
                            (input port)
  Destination:            keyboard_controller/h_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.262ns (34.807%)  route 0.490ns (65.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  h_in (IN)
                         net (fo=0)                   0.000     0.000    h_in
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  h_in_IBUF_inst/O
                         net (fo=1, routed)           0.490     0.752    keyboard_controller/h_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X57Y81         FDRE                                         r  keyboard_controller/h_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.825     2.015    keyboard_controller/h_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  keyboard_controller/h_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            button_panel_controller/reset_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.254ns (32.300%)  route 0.532ns (67.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  reset_in_IBUF_inst/O
                         net (fo=1, routed)           0.532     0.786    button_panel_controller/reset_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X58Y58         FDRE                                         r  button_panel_controller/reset_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.860     2.050    button_panel_controller/reset_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  button_panel_controller/reset_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 b_in
                            (input port)
  Destination:            keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.242ns (29.729%)  route 0.571ns (70.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  b_in (IN)
                         net (fo=0)                   0.000     0.000    b_in
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  b_in_IBUF_inst/O
                         net (fo=1, routed)           0.571     0.813    keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X57Y81         FDRE                                         r  keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1506, routed)        0.825     2.015    keyboard_controller/b_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/C





