<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="SKY130 PDK behavioral model parser and AIG decomposition."><title>gem::sky130_pdk - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="gem" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module sky130_pdk</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../gem/index.html">gem</a><span class="version">0.1.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module sky130_<wbr>pdk</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#functions" title="Functions">Functions</a></li></ul></section><div id="rustdoc-modnav"><h2 class="in-crate"><a href="../index.html">In crate gem</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../index.html">gem</a></div><h1>Module <span>sky130_<wbr>pdk</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../src/gem/sky130_pdk.rs.html#3-1628">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>SKY130 PDK behavioral model parser and AIG decomposition.</p>
<p>Parses gate-level functional Verilog models from the official SKY130 PDK
(google/skywater-pdk-libs-sky130_fd_sc_hd) and converts them to AIG
decompositions. This replaces hand-coded decompositions with vendor-verified
reference models.</p>
<p>The functional models use only Verilog gate primitives:
and, or, nand, nor, not, xor, xnor, buf
Some cells (mux2, mux2i, mux4) use UDP truth tables instead.</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.BehavioralGate.html" title="struct gem::sky130_pdk::BehavioralGate">Behavioral<wbr>Gate</a></dt><dd>A single gate instantiation from a functional Verilog model.</dd><dt><a class="struct" href="struct.BehavioralModel.html" title="struct gem::sky130_pdk::BehavioralModel">Behavioral<wbr>Model</a></dt><dd>A parsed functional Verilog model for a cell.</dd><dt><a class="struct" href="struct.CellInputs.html" title="struct gem::sky130_pdk::CellInputs">Cell<wbr>Inputs</a></dt><dd>Fixed-size struct for collecting input pins during SKY130 decomposition.
Most SKY130 cells have at most 5 inputs. Using a fixed struct avoids heap allocation.</dd><dt><a class="struct" href="struct.DecompResult.html" title="struct gem::sky130_pdk::DecompResult">Decomp<wbr>Result</a></dt><dd>Result of decomposing a cell into AIG operations.</dd><dt><a class="struct" href="struct.PdkModels.html" title="struct gem::sky130_pdk::PdkModels">PdkModels</a></dt><dd>Collection of loaded PDK models for a cell library.</dd><dt><a class="struct" href="struct.UdpModel.html" title="struct gem::sky130_pdk::UdpModel">UdpModel</a></dt><dd>A parsed Verilog UDP (User Defined Primitive).</dd><dt><a class="struct" href="struct.UdpRow.html" title="struct gem::sky130_pdk::UdpRow">UdpRow</a></dt><dd>A single row in a UDP truth table.</dd></dl><h2 id="functions" class="section-header">Functions<a href="#functions" class="anchor">§</a></h2><dl class="item-table"><dt><a class="fn" href="fn.decompose_from_behavioral.html" title="fn gem::sky130_pdk::decompose_from_behavioral">decompose_<wbr>from_<wbr>behavioral</a></dt><dd>Convert a parsed behavioral model to an AIG decomposition for a specific output pin.</dd><dt><a class="fn" href="fn.decompose_with_pdk.html" title="fn gem::sky130_pdk::decompose_with_pdk">decompose_<wbr>with_<wbr>pdk</a></dt><dd>Decompose a cell using PDK models.</dd><dt><a class="fn" href="fn.eval_behavioral_model.html" title="fn gem::sky130_pdk::eval_behavioral_model">eval_<wbr>behavioral_<wbr>model</a></dt><dd>Directly evaluate a behavioral model’s gate network for given input values.
This doesn’t go through AIG - it directly interprets the Verilog gates.
Used as a reference oracle in tests.</dd><dt><a class="fn" href="fn.is_multi_output_cell.html" title="fn gem::sky130_pdk::is_multi_output_cell">is_<wbr>multi_<wbr>output_<wbr>cell</a></dt><dd>Check if a cell has multiple outputs (like adders).</dd><dt><a class="fn" href="fn.is_sequential_cell.html" title="fn gem::sky130_pdk::is_sequential_cell">is_<wbr>sequential_<wbr>cell</a></dt><dt><a class="fn" href="fn.is_tie_cell.html" title="fn gem::sky130_pdk::is_tie_cell">is_<wbr>tie_<wbr>cell</a></dt><dd>Check if a cell is a tie cell (constant generator).</dd><dt><a class="fn" href="fn.load_pdk_models.html" title="fn gem::sky130_pdk::load_pdk_models">load_<wbr>pdk_<wbr>models</a></dt><dd>Load all PDK models needed for a set of cell types.</dd><dt><a class="fn" href="fn.parse_functional_model.html" title="fn gem::sky130_pdk::parse_functional_model">parse_<wbr>functional_<wbr>model</a></dt><dd>Parse a functional Verilog model file (*.functional.v).</dd><dt><a class="fn" href="fn.parse_udp.html" title="fn gem::sky130_pdk::parse_udp">parse_<wbr>udp</a></dt><dd>Parse a Verilog UDP primitive definition.</dd></dl></section></div></main></body></html>