# Day 11: VSD BabySoC Modelling Process
<details>
  <summary> BabySoC Modelling Process </summary>

* We adjust the digital output value, either by increasing or decreasing it, and then feed it to the DAC model to observe the changes SoC output.

Script to install the packages.

* vsdbabysoc.v (Top-Level SoC Module)
```

```

</details>
