{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 190 1/28/2004 SJ Full Version " "Info: Version 4.0 Build 190 1/28/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 31 13:39:50 2004 " "Info: Processing started: Fri Dec 31 13:39:50 2004" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off uart_regs -c uart_regs --generate_functional_sim_netlist " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off uart_regs -c uart_regs --generate_functional_sim_netlist" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../core/myfifo_8.v 1 1 " "Info: Found 1 design units and 1 entities in source file ../core/myfifo_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 myfifo_8 " "Info: Found entity 1: myfifo_8" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/core/myfifo_8.v" "myfifo_8" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/core/myfifo_8.v" 42 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../core/myfifo_10.v 1 1 " "Info: Found 1 design units and 1 entities in source file ../core/myfifo_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 myfifo_10 " "Info: Found entity 1: myfifo_10" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/core/myfifo_10.v" "myfifo_10" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/core/myfifo_10.v" 42 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/seriesPort.v 1 1 " "Info: Found 1 design units and 1 entities in source file ../src/seriesPort.v" { { "Info" "ISGN_ENTITY_NAME" "1 series_port " "Info: Found entity 1: series_port" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/seriesPort.v" "series_port" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/seriesPort.v" 10 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/uart_defines.v 0 0 " "Info: Found 0 design units and 0 entities in source file ../src/uart_defines.v" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/uart_receiver.v 1 1 " "Info: Found 1 design units and 1 entities in source file ../src/uart_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Info: Found entity 1: uart_receiver" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_receiver.v" "uart_receiver" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_receiver.v" 6 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "rf_overrun uart_regs.v(115) " "Warning: Verilog HDL net warning at uart_regs.v(115): created undeclared net rf_overrun" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 115 0 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/uart_regs.v 1 1 " "Info: Found 1 design units and 1 entities in source file ../src/uart_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs " "Info: Found entity 1: uart_regs" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "uart_regs" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 9 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/uart_transmitter.v 1 1 " "Info: Found 1 design units and 1 entities in source file ../src/uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_transmitter " "Info: Found entity 1: uart_transmitter" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_transmitter.v" "uart_transmitter" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_transmitter.v" 8 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uart_regs.v(319) " "Warning: Verilog HDL expression warning at uart_regs.v(319): truncated operand with size 2 to match size of smaller operand (1)" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 319 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uart_regs.v(328) " "Warning: Verilog HDL expression warning at uart_regs.v(328): truncated operand with size 2 to match size of smaller operand (1)" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 328 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uart_regs.v(337) " "Warning: Verilog HDL expression warning at uart_regs.v(337): truncated operand with size 2 to match size of smaller operand (1)" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 337 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uart_regs.v(346) " "Warning: Verilog HDL expression warning at uart_regs.v(346): truncated operand with size 2 to match size of smaller operand (1)" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 346 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uart_regs.v(355) " "Warning: Verilog HDL expression warning at uart_regs.v(355): truncated operand with size 2 to match size of smaller operand (1)" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 355 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uart_regs.v(364) " "Warning: Verilog HDL expression warning at uart_regs.v(364): truncated operand with size 2 to match size of smaller operand (1)" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 364 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(373) " "Warning: Verilog HDL expression warning at uart_regs.v(373): truncated operand with size 32 to match size of smaller operand (16)" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 373 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_regs.v(375) " "Warning: Verilog HDL expression warning at uart_regs.v(375): truncated operand with size 32 to match size of smaller operand (16)" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 375 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_regs.v(400) " "Warning: Verilog HDL expression warning at uart_regs.v(400): truncated operand with size 32 to match size of smaller operand (8)" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 400 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uart_regs.v(455) " "Warning: Verilog HDL expression warning at uart_regs.v(455): truncated operand with size 2 to match size of smaller operand (1)" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 455 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uart_regs.v(462) " "Warning: Verilog HDL expression warning at uart_regs.v(462): truncated operand with size 2 to match size of smaller operand (1)" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 462 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uart_regs.v(469) " "Warning: Verilog HDL expression warning at uart_regs.v(469): truncated operand with size 2 to match size of smaller operand (1)" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 469 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uart_regs.v(476) " "Warning: Verilog HDL expression warning at uart_regs.v(476): truncated operand with size 2 to match size of smaller operand (1)" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 476 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_regs.v(487) " "Warning: Verilog HDL expression warning at uart_regs.v(487): truncated operand with size 32 to match size of smaller operand (1)" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_regs.v" 487 0 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/quartus/libraries/megafunctions/scfifo.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file e:/quartus/libraries/megafunctions/scfifo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo " "Info: Found entity 1: scfifo" {  } { { "e:/quartus/libraries/megafunctions/scfifo.tdf" "scfifo" "" { Text "e:/quartus/libraries/megafunctions/scfifo.tdf" 239 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_eaq.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file db/scfifo_eaq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_eaq " "Info: Found entity 1: scfifo_eaq" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/scfifo_eaq.tdf" "scfifo_eaq" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/scfifo_eaq.tdf" 30 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rll.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file db/a_dpfifo_rll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rll " "Info: Found entity 1: a_dpfifo_rll" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/a_dpfifo_rll.tdf" "a_dpfifo_rll" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/a_dpfifo_rll.tdf" 35 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_qve.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file db/a_fefifo_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_qve " "Info: Found entity 1: a_fefifo_qve" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/a_fefifo_qve.tdf" "a_fefifo_qve" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/a_fefifo_qve.tdf" 31 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file e:/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "e:/quartus/libraries/megafunctions/lpm_counter.tdf" "lpm_counter" "" { Text "e:/quartus/libraries/megafunctions/lpm_counter.tdf" 221 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/quartus/libraries/megafunctions/alt_counter_stratix.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file e:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_counter_stratix " "Info: Found entity 1: alt_counter_stratix" {  } { { "e:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "alt_counter_stratix" "" { Text "e:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 282 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_81k.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file db/dpram_81k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_81k " "Info: Found entity 1: dpram_81k" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/dpram_81k.tdf" "dpram_81k" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/dpram_81k.tdf" 30 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mmb1.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file db/altsyncram_mmb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mmb1 " "Info: Found entity 1: altsyncram_mmb1" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/altsyncram_mmb1.tdf" "altsyncram_mmb1" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/altsyncram_mmb1.tdf" 31 1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_receiver.v(206) " "Warning: Verilog HDL expression warning at uart_receiver.v(206): truncated operand with size 32 to match size of smaller operand (8)" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_receiver.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_receiver.v" 206 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart_receiver.v(221) " "Warning: Verilog HDL expression warning at uart_receiver.v(221): truncated operand with size 32 to match size of smaller operand (10)" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_receiver.v" "" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/src/uart_receiver.v" 221 0 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_nbq.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file db/scfifo_nbq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_nbq " "Info: Found entity 1: scfifo_nbq" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/scfifo_nbq.tdf" "scfifo_nbq" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/scfifo_nbq.tdf" 30 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4nl.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file db/a_dpfifo_4nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4nl " "Info: Found entity 1: a_dpfifo_4nl" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/a_dpfifo_4nl.tdf" "a_dpfifo_4nl" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/a_dpfifo_4nl.tdf" 35 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_h2k.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file db/dpram_h2k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_h2k " "Info: Found entity 1: dpram_h2k" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/dpram_h2k.tdf" "dpram_h2k" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/dpram_h2k.tdf" 30 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_apb1.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file db/altsyncram_apb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_apb1 " "Info: Found entity 1: altsyncram_apb1" {  } { { "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/altsyncram_apb1.tdf" "altsyncram_apb1" "" { Text "f:/fan/quatus_word/example-b3-1/uart_regs/dev/db/altsyncram_apb1.tdf" 31 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/quartus/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file e:/quartus/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "e:/quartus/libraries/megafunctions/lpm_add_sub.tdf" "lpm_add_sub" "" { Text "e:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 103 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/quartus/libraries/megafunctions/addcore.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file e:/quartus/libraries/megafunctions/addcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 addcore " "Info: Found entity 1: addcore" {  } { { "e:/quartus/libraries/megafunctions/addcore.tdf" "addcore" "" { Text "e:/quartus/libraries/megafunctions/addcore.tdf" 73 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/quartus/libraries/megafunctions/a_csnbuffer.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file e:/quartus/libraries/megafunctions/a_csnbuffer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_csnbuffer " "Info: Found entity 1: a_csnbuffer" {  } { { "e:/quartus/libraries/megafunctions/a_csnbuffer.tdf" "a_csnbuffer" "" { Text "e:/quartus/libraries/megafunctions/a_csnbuffer.tdf" 10 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/quartus/libraries/megafunctions/altshift.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file e:/quartus/libraries/megafunctions/altshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift " "Info: Found entity 1: altshift" {  } { { "e:/quartus/libraries/megafunctions/altshift.tdf" "altshift" "" { Text "e:/quartus/libraries/megafunctions/altshift.tdf" 34 1 0 } }  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 31 13:39:55 2004 " "Info: Processing ended: Fri Dec 31 13:39:55 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0}  } {  } 0}
