// Seed: 2096688697
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 ();
  assign id_1 = 1 + "" - id_1;
  module_0(
      id_1, id_1
  );
endmodule
module module_2 (
    inout uwire id_0,
    input wand id_1,
    input wand id_2,
    input tri0 id_3,
    output uwire id_4,
    input tri1 id_5,
    input tri id_6,
    output uwire id_7,
    output tri id_8,
    input supply1 id_9,
    inout supply0 id_10,
    output wor id_11,
    input wor id_12,
    output wand id_13,
    output wire id_14,
    input tri0 id_15,
    input tri id_16
);
  wor id_18 = ~id_18;
  and (id_11, id_9, id_15, id_12, id_10, id_0, id_1, id_18, id_5, id_6, id_3);
  module_0(
      id_18, id_18
  );
endmodule
