<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1097</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:14px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1097-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1097.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:769px;white-space:nowrap" class="ft00">Vol. 3C&#160;26-5</p>
<p style="position:absolute;top:47px;left:766px;white-space:nowrap" class="ft01">VM&#160;ENTRIES</p>
<p style="position:absolute;top:102px;left:120px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:100px;left:146px;white-space:nowrap" class="ft03">Bits&#160;11:0&#160;of the&#160;address must be 0.</p>
<p style="position:absolute;top:126px;left:120px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:124px;left:146px;white-space:nowrap" class="ft03">The&#160;address must not set any&#160;bits&#160;beyond&#160;the&#160;processor’s physical-address&#160;width.</p>
<p style="position:absolute;top:147px;left:94px;white-space:nowrap" class="ft07">If the&#160;“enable VM functions”&#160;processor-based VM-execution control is 0,&#160;no&#160;checks&#160;are performed on the VM-<br/>function&#160;controls.</p>
<p style="position:absolute;top:185px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:186px;left:95px;white-space:nowrap" class="ft07">If the&#160;“VMCS&#160;shadowing” VM-execution control&#160;is&#160;1,&#160;the VMREAD-bitmap&#160;and VMWRITE-bitmap addresses&#160;<br/>must&#160;each&#160;satisfy&#160;the following checks:</p>
<p style="position:absolute;top:200px;left:359px;white-space:nowrap" class="ft05">1</p>
<p style="position:absolute;top:226px;left:95px;white-space:nowrap" class="ft08">—&#160;Bits&#160;11:0&#160;of the&#160;address must be 0.<br/>—&#160;The address&#160;must&#160;not set&#160;any bits beyond&#160;the processor’s&#160;physical-address width.</p>
<p style="position:absolute;top:272px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:273px;left:95px;white-space:nowrap" class="ft07">If the&#160;“EPT-violation #VE”&#160;VM-execution control is&#160;1,&#160;the&#160;virtualization-exception information&#160;address must&#160;<br/>satisfy the&#160;following&#160;checks:</p>
<p style="position:absolute;top:287px;left:285px;white-space:nowrap" class="ft05">2</p>
<p style="position:absolute;top:313px;left:95px;white-space:nowrap" class="ft09">—&#160;Bits&#160;11:0&#160;of the&#160;address must be 0.<br/>—&#160;The address&#160;must&#160;not set&#160;any bits beyond&#160;the processor’s&#160;physical-address width.</p>
<p style="position:absolute;top:382px;left:69px;white-space:nowrap" class="ft06">26.2.1.2 &#160;&#160;VM-Exit Control&#160;Fields</p>
<p style="position:absolute;top:410px;left:69px;white-space:nowrap" class="ft03">VM&#160;entries perform&#160;the following checks on&#160;the VM-exit control&#160;fields.</p>
<p style="position:absolute;top:432px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:433px;left:95px;white-space:nowrap" class="ft07">Reserved bits&#160;in&#160;the&#160;VM-exit controls must be&#160;set properly. Software may consult the&#160;VMX&#160;capability&#160;MSRs to&#160;<br/>determine the&#160;proper&#160;settings&#160;(see<a href="o_fe12b1e2a880e0ce-1946.html">&#160;Appendix A.4).</a></p>
<p style="position:absolute;top:471px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:472px;left:95px;white-space:nowrap" class="ft07">If the&#160;“activate VMX-preemption&#160;timer”&#160;VM-execution control&#160;is 0,&#160;the&#160;“save VMX-preemption timer value”&#160;VM-<br/>exit control must also&#160;be&#160;0.</p>
<p style="position:absolute;top:510px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:511px;left:95px;white-space:nowrap" class="ft08">The&#160;following checks&#160;are performed for&#160;the VM-exit MSR-store&#160;address&#160;if the&#160;VM-exit&#160;MSR-store count field is&#160;<br/>non-zero:<br/>—&#160;The lower&#160;4 bits of the&#160;VM-exit MSR-store&#160;address&#160;must&#160;be 0.&#160;The address&#160;should not&#160;set any&#160;bits&#160;beyond&#160;</p>
<p style="position:absolute;top:568px;left:120px;white-space:nowrap" class="ft03">the&#160;processor’s&#160;physical-address width.</p>
<p style="position:absolute;top:565px;left:385px;white-space:nowrap" class="ft05">3</p>
<p style="position:absolute;top:592px;left:95px;white-space:nowrap" class="ft03">—&#160;The address&#160;of&#160;the last byte in&#160;the VM-exit&#160;MSR-store&#160;area&#160;should not set any&#160;bits beyond&#160;the processor’s&#160;</p>
<p style="position:absolute;top:608px;left:120px;white-space:nowrap" class="ft07">physical-address&#160;width.&#160;The&#160;address&#160;of this last byte&#160;is VM-exit MSR-store address&#160;+&#160;(MSR&#160;count&#160;*&#160;16)&#160;–&#160;<br/>1.&#160;(The arithmetic&#160;used for&#160;the computation uses&#160;more bits than&#160;the&#160;processor’s physical-address&#160;width.)</p>
<p style="position:absolute;top:647px;left:95px;white-space:nowrap" class="ft07">If IA32_VMX_BASIC[48] is read as 1,&#160;neither&#160;address&#160;should&#160;set any bits in the range 63:32; se<a href="o_fe12b1e2a880e0ce-1943.html">e Appendix<br/>A.1</a>.</p>
<p style="position:absolute;top:685px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:686px;left:95px;white-space:nowrap" class="ft08">The&#160;following checks&#160;are performed for&#160;the VM-exit MSR-load&#160;address if the&#160;VM-exit MSR-load count field is&#160;<br/>non-zero:<br/>—&#160;The lower&#160;4 bits of the&#160;VM-exit MSR-load address&#160;must&#160;be&#160;0.&#160;The address should&#160;not set&#160;any bits beyond&#160;</p>
<p style="position:absolute;top:743px;left:120px;white-space:nowrap" class="ft03">the&#160;processor’s&#160;physical-address width.</p>
<p style="position:absolute;top:767px;left:95px;white-space:nowrap" class="ft03">—&#160;The address&#160;of&#160;the last byte in&#160;the VM-exit&#160;MSR-load&#160;area should&#160;not&#160;set&#160;any bits&#160;beyond the processor’s&#160;</p>
<p style="position:absolute;top:784px;left:120px;white-space:nowrap" class="ft07">physical-address&#160;width. The address of this last byte&#160;is VM-exit&#160;MSR-load&#160;address&#160;+&#160;(MSR&#160;count&#160;*&#160;16)&#160;– 1.&#160;<br/>(The&#160;arithmetic used for the&#160;computation uses&#160;more&#160;bits&#160;than the&#160;processor’s physical-address&#160;width.)</p>
<p style="position:absolute;top:823px;left:95px;white-space:nowrap" class="ft07">If IA32_VMX_BASIC[48] is read as 1,&#160;neither&#160;address&#160;should&#160;set any bits in the range 63:32; se<a href="o_fe12b1e2a880e0ce-1943.html">e Appendix<br/>A.1</a>.</p>
<p style="position:absolute;top:883px;left:69px;white-space:nowrap" class="ft06">26.2.1.3 &#160;&#160;VM-Entry Control Fields</p>
<p style="position:absolute;top:912px;left:69px;white-space:nowrap" class="ft03">VM&#160;entries perform&#160;the&#160;following checks on&#160;the&#160;VM-entry control fields.</p>
<p style="position:absolute;top:963px;left:69px;white-space:nowrap" class="ft03">1.&#160;“VMCS shadowing” is&#160;a secondary processor-based&#160;VM-execution&#160;control.&#160;If bit&#160;31&#160;of&#160;the&#160;primary processor-based VM-execution&#160;</p>
<p style="position:absolute;top:979px;left:91px;white-space:nowrap" class="ft03">controls&#160;is 0,&#160;VM&#160;entry functions as&#160;if&#160;the “VMCS shadowing”&#160;VM-execution&#160;control were&#160;0.&#160;See<a href="o_fe12b1e2a880e0ce-1055.html">&#160;Section&#160;24.6.2.</a></p>
<p style="position:absolute;top:1000px;left:69px;white-space:nowrap" class="ft03">2.&#160;“EPT-violation&#160;#VE” is a&#160;secondary&#160;processor-based&#160;VM-execution&#160;control.&#160;If bit&#160;31 of&#160;the&#160;primary processor-based VM-execution&#160;</p>
<p style="position:absolute;top:1017px;left:91px;white-space:nowrap" class="ft03">controls&#160;is 0,&#160;VM&#160;entry functions as&#160;if&#160;the “EPT-violation&#160;#VE” VM-execution control&#160;were&#160;0.&#160;Se<a href="o_fe12b1e2a880e0ce-1055.html">e Section 24.6.2.</a></p>
<p style="position:absolute;top:1038px;left:69px;white-space:nowrap" class="ft03">3.&#160;Software&#160;can&#160;determine&#160;a&#160;processor’s physical-address&#160;width by&#160;executing CPUID with 80000008H&#160;in&#160;EAX.&#160;The&#160;physical-address&#160;</p>
<p style="position:absolute;top:1054px;left:91px;white-space:nowrap" class="ft03">width is&#160;returned&#160;in&#160;bits&#160;7:0 of&#160;EAX.</p>
</div>
</body>
</html>
