

================================================================
== Vitis HLS Report for 'sum_scan_1_Pipeline_sum_1'
================================================================
* Date:           Sat Oct  4 15:13:00 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      388|      388|  3.880 us|  3.880 us|  388|  388|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- sum_1   |      386|      386|         6|          6|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%radixID_0 = alloca i32 1"   --->   Operation 9 'alloca' 'radixID_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sum_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sum_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 1, i64 %radixID_0"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.0"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.43>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%radixID_0_load = load i64 %radixID_0" [sort.c:25]   --->   Operation 16 'load' 'radixID_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = trunc i64 %radixID_0_load" [sort.c:25]   --->   Operation 17 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_21 = trunc i64 %radixID_0_load" [sort.c:25]   --->   Operation 18 'trunc' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %empty_21, i4 0" [sort.c:26]   --->   Operation 19 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty, i4 0" [sort.c:26]   --->   Operation 20 'bitconcatenate' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.35ns)   --->   "%add_ln27_3 = add i9 %trunc_ln26_1, i9 511" [sort.c:27]   --->   Operation 21 'add' 'add_ln27_3' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.09ns)   --->   "%add_ln27_4 = add i5 %empty, i5 31" [sort.c:27]   --->   Operation 22 'add' 'add_ln27_4' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.18ns)   --->   "%add_ln27_5 = add i6 %empty_21, i6 63" [sort.c:27]   --->   Operation 23 'add' 'add_ln27_5' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln27_5, i32 5" [sort.c:27]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %add_ln27_4" [sort.c:27]   --->   Operation 25 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sum_0_addr = getelementptr i64 %sum_0, i64 0, i64 %zext_ln27" [sort.c:27]   --->   Operation 26 'getelementptr' 'sum_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.26ns)   --->   "%sum_0_load = load i5 %sum_0_addr" [sort.c:27]   --->   Operation 27 'load' 'sum_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sum_1_addr = getelementptr i64 %sum_1, i64 0, i64 %zext_ln27" [sort.c:27]   --->   Operation 28 'getelementptr' 'sum_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (2.26ns)   --->   "%sum_1_load = load i5 %sum_1_addr" [sort.c:27]   --->   Operation 29 'load' 'sum_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 30 [1/1] (1.34ns)   --->   "%add_ln26_2 = add i10 %trunc_ln, i10 1008" [sort.c:26]   --->   Operation 30 'add' 'add_ln26_2' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln26_2, i32 9" [sort.c:27]   --->   Operation 31 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i9 %add_ln27_3" [sort.c:27]   --->   Operation 32 'zext' 'zext_ln27_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%bucket_0_addr = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln27_3" [sort.c:27]   --->   Operation 33 'getelementptr' 'bucket_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:27]   --->   Operation 34 'load' 'bucket_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%bucket_1_addr = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln27_3" [sort.c:27]   --->   Operation 35 'getelementptr' 'bucket_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:27]   --->   Operation 36 'load' 'bucket_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln27_3 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %radixID_0_load, i32 6, i32 63" [sort.c:27]   --->   Operation 37 'partselect' 'lshr_ln27_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %radixID_0_load, i32 5" [sort.c:27]   --->   Operation 38 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i5 %empty" [sort.c:27]   --->   Operation 39 'zext' 'zext_ln27_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %radixID_0_load, i32 6" [sort.c:27]   --->   Operation 40 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sum_0_addr_1 = getelementptr i64 %sum_0, i64 0, i64 %zext_ln27_5" [sort.c:27]   --->   Operation 41 'getelementptr' 'sum_0_addr_1' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.26ns)   --->   "%sum_0_load_1 = load i5 %sum_0_addr_1" [sort.c:27]   --->   Operation 42 'load' 'sum_0_load_1' <Predicate = (!tmp_17)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sum_1_addr_1 = getelementptr i64 %sum_1, i64 0, i64 %zext_ln27_5" [sort.c:27]   --->   Operation 43 'getelementptr' 'sum_1_addr_1' <Predicate = (tmp_17)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (2.26ns)   --->   "%sum_1_load_1 = load i5 %sum_1_addr_1" [sort.c:27]   --->   Operation 44 'load' 'sum_1_load_1' <Predicate = (tmp_17)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i64 %radixID_0_load" [sort.c:25]   --->   Operation 45 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.81ns)   --->   "%add_ln25 = add i64 %radixID_0_load, i64 1" [sort.c:25]   --->   Operation 46 'add' 'add_ln25' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.09ns)   --->   "%add_ln25_2 = add i5 %empty, i5 1" [sort.c:25]   --->   Operation 47 'add' 'add_ln25_2' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.18ns)   --->   "%add_ln25_3 = add i6 %empty_21, i6 1" [sort.c:25]   --->   Operation 48 'add' 'add_ln25_3' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.27ns)   --->   "%add_ln25_4 = add i7 %trunc_ln25, i7 1" [sort.c:25]   --->   Operation 49 'add' 'add_ln25_4' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.40ns)   --->   "%icmp_ln25 = icmp_eq  i64 %add_ln25, i64 128" [sort.c:25]   --->   Operation 50 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc.split.1, void %for.end.exitStub" [sort.c:25]   --->   Operation 51 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_1)   --->   "%shl_ln26_1 = shl i64 %add_ln25, i64 4" [sort.c:26]   --->   Operation 52 'shl' 'shl_ln26_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i64 %add_ln25" [sort.c:26]   --->   Operation 53 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln26, i4 0" [sort.c:26]   --->   Operation 54 'bitconcatenate' 'trunc_ln26_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln26_4 = trunc i64 %add_ln25" [sort.c:26]   --->   Operation 55 'trunc' 'trunc_ln26_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln26_4, i4 0" [sort.c:26]   --->   Operation 56 'bitconcatenate' 'trunc_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.81ns) (out node of the LUT)   --->   "%add_ln26_1 = add i64 %shl_ln26_1, i64 18446744073709551615" [sort.c:26]   --->   Operation 57 'add' 'add_ln26_1' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.35ns)   --->   "%add_ln27_6 = add i9 %trunc_ln26_3, i9 511" [sort.c:27]   --->   Operation 58 'add' 'add_ln27_6' <Predicate = (!icmp_ln25)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%lshr_ln27_4 = partselect i54 @_ssdm_op_PartSelect.i54.i64.i32.i32, i64 %add_ln26_1, i32 10, i32 63" [sort.c:27]   --->   Operation 59 'partselect' 'lshr_ln27_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.34ns)   --->   "%add_ln26_3 = add i10 %trunc_ln26_2, i10 1008" [sort.c:26]   --->   Operation 60 'add' 'add_ln26_3' <Predicate = (!icmp_ln25)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln26_3, i32 9" [sort.c:27]   --->   Operation 61 'bitselect' 'tmp_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln27_7 = zext i9 %add_ln27_6" [sort.c:27]   --->   Operation 62 'zext' 'zext_ln27_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%bucket_0_addr_1 = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln27_7" [sort.c:27]   --->   Operation 63 'getelementptr' 'bucket_0_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (2.26ns)   --->   "%bucket_0_load_1 = load i9 %bucket_0_addr_1" [sort.c:27]   --->   Operation 64 'load' 'bucket_0_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%bucket_1_addr_1 = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln27_7" [sort.c:27]   --->   Operation 65 'getelementptr' 'bucket_1_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (2.26ns)   --->   "%bucket_1_load_1 = load i9 %bucket_1_addr_1" [sort.c:27]   --->   Operation 66 'load' 'bucket_1_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln25_3, i32 5" [sort.c:27]   --->   Operation 67 'bitselect' 'tmp_19' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln25_4, i32 6" [sort.c:27]   --->   Operation 68 'bitselect' 'tmp_20' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln26)   --->   "%shl_ln26 = shl i64 %radixID_0_load, i64 4" [sort.c:26]   --->   Operation 69 'shl' 'shl_ln26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.81ns) (out node of the LUT)   --->   "%add_ln26 = add i64 %shl_ln26, i64 18446744073709551615" [sort.c:26]   --->   Operation 70 'add' 'add_ln26' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (1.81ns)   --->   "%add_ln27 = add i64 %radixID_0_load, i64 18446744073709551615" [sort.c:27]   --->   Operation 71 'add' 'add_ln27' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln27, i32 6, i32 63" [sort.c:27]   --->   Operation 72 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp, i5 0" [sort.c:27]   --->   Operation 73 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/2] (2.26ns)   --->   "%sum_0_load = load i5 %sum_0_addr" [sort.c:27]   --->   Operation 74 'load' 'sum_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i6 %and_ln" [sort.c:27]   --->   Operation 75 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (2.35ns)   --->   "%lshr_ln27 = lshr i64 %sum_0_load, i64 %zext_ln27_1" [sort.c:27]   --->   Operation 76 'lshr' 'lshr_ln27' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i64 %lshr_ln27" [sort.c:27]   --->   Operation 77 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/2] (2.26ns)   --->   "%sum_1_load = load i5 %sum_1_addr" [sort.c:27]   --->   Operation 78 'load' 'sum_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i6 %and_ln" [sort.c:27]   --->   Operation 79 'zext' 'zext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (2.35ns)   --->   "%lshr_ln27_2 = lshr i64 %sum_1_load, i64 %zext_ln27_2" [sort.c:27]   --->   Operation 80 'lshr' 'lshr_ln27_2' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i64 %lshr_ln27_2" [sort.c:27]   --->   Operation 81 'trunc' 'trunc_ln27_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.84ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i58, i32 %trunc_ln27, i32 %trunc_ln27_1, i58 %lshr_ln" [sort.c:27]   --->   Operation 82 'mux' 'tmp_s' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%lshr_ln27_1 = partselect i54 @_ssdm_op_PartSelect.i54.i64.i32.i32, i64 %add_ln26, i32 10, i32 63" [sort.c:27]   --->   Operation 83 'partselect' 'lshr_ln27_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%and_ln27_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_15, i5 0" [sort.c:27]   --->   Operation 84 'bitconcatenate' 'and_ln27_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:27]   --->   Operation 85 'load' 'bucket_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i6 %and_ln27_1" [sort.c:27]   --->   Operation 86 'zext' 'zext_ln27_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (2.35ns)   --->   "%lshr_ln27_5 = lshr i64 %bucket_0_load, i64 %zext_ln27_4" [sort.c:27]   --->   Operation 87 'lshr' 'lshr_ln27_5' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = trunc i64 %lshr_ln27_5" [sort.c:27]   --->   Operation 88 'trunc' 'trunc_ln27_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:27]   --->   Operation 89 'load' 'bucket_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i6 %and_ln27_1" [sort.c:27]   --->   Operation 90 'zext' 'zext_ln27_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (2.35ns)   --->   "%lshr_ln27_6 = lshr i64 %bucket_1_load, i64 %zext_ln27_6" [sort.c:27]   --->   Operation 91 'lshr' 'lshr_ln27_6' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln27_3 = trunc i64 %lshr_ln27_6" [sort.c:27]   --->   Operation 92 'trunc' 'trunc_ln27_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.84ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i54, i32 %trunc_ln27_2, i32 %trunc_ln27_3, i54 %lshr_ln27_1" [sort.c:27]   --->   Operation 93 'mux' 'tmp_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (1.51ns)   --->   "%add_ln27_1 = add i32 %tmp_13, i32 %tmp_s" [sort.c:27]   --->   Operation 94 'add' 'add_ln27_1' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/2] (2.26ns)   --->   "%sum_0_load_1 = load i5 %sum_0_addr_1" [sort.c:27]   --->   Operation 95 'load' 'sum_0_load_1' <Predicate = (!tmp_17)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 96 [1/2] (2.26ns)   --->   "%sum_1_load_1 = load i5 %sum_1_addr_1" [sort.c:27]   --->   Operation 96 'load' 'sum_1_load_1' <Predicate = (tmp_17)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 97 [1/2] (2.26ns)   --->   "%bucket_0_load_1 = load i9 %bucket_0_addr_1" [sort.c:27]   --->   Operation 97 'load' 'bucket_0_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 98 [1/2] (2.26ns)   --->   "%bucket_1_load_1 = load i9 %bucket_1_addr_1" [sort.c:27]   --->   Operation 98 'load' 'bucket_1_load_1' <Predicate = (!icmp_ln25)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln27_9 = zext i5 %add_ln25_2" [sort.c:27]   --->   Operation 99 'zext' 'zext_ln27_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sum_0_addr_3 = getelementptr i64 %sum_0, i64 0, i64 %zext_ln27_9" [sort.c:27]   --->   Operation 100 'getelementptr' 'sum_0_addr_3' <Predicate = (!icmp_ln25 & !tmp_20)> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (2.26ns)   --->   "%sum_0_load_3 = load i5 %sum_0_addr_3" [sort.c:27]   --->   Operation 101 'load' 'sum_0_load_3' <Predicate = (!icmp_ln25 & !tmp_20)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sum_1_addr_3 = getelementptr i64 %sum_1, i64 0, i64 %zext_ln27_9" [sort.c:27]   --->   Operation 102 'getelementptr' 'sum_1_addr_3' <Predicate = (!icmp_ln25 & tmp_20)> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (2.26ns)   --->   "%sum_1_load_3 = load i5 %sum_1_addr_3" [sort.c:27]   --->   Operation 103 'load' 'sum_1_load_3' <Predicate = (!icmp_ln25 & tmp_20)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 4.19>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 104 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_0" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/sort/radix/dir_test.tcl:10]   --->   Operation 105 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [sort.c:23]   --->   Operation 106 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%and_ln27_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_16, i5 0" [sort.c:27]   --->   Operation 107 'bitconcatenate' 'and_ln27_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %tmp_17, void %arrayidx63.case.0.0, void %arrayidx63.case.1.0" [sort.c:27]   --->   Operation 108 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln27_11 = zext i6 %and_ln27_2" [sort.c:27]   --->   Operation 109 'zext' 'zext_ln27_11' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%shl_ln27_2 = shl i64 4294967295, i64 %zext_ln27_11" [sort.c:27]   --->   Operation 110 'shl' 'shl_ln27_2' <Predicate = (!tmp_17)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%xor_ln27_1 = xor i64 %shl_ln27_2, i64 18446744073709551615" [sort.c:27]   --->   Operation 111 'xor' 'xor_ln27_1' <Predicate = (!tmp_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%and_ln27_5 = and i64 %sum_0_load_1, i64 %xor_ln27_1" [sort.c:27]   --->   Operation 112 'and' 'and_ln27_5' <Predicate = (!tmp_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%zext_ln27_12 = zext i32 %add_ln27_1" [sort.c:27]   --->   Operation 113 'zext' 'zext_ln27_12' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%shl_ln27_3 = shl i64 %zext_ln27_12, i64 %zext_ln27_11" [sort.c:27]   --->   Operation 114 'shl' 'shl_ln27_3' <Predicate = (!tmp_17)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln27_1 = or i64 %and_ln27_5, i64 %shl_ln27_3" [sort.c:27]   --->   Operation 115 'or' 'or_ln27_1' <Predicate = (!tmp_17)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (2.26ns)   --->   "%store_ln27 = store i64 %or_ln27_1, i5 %sum_0_addr_1" [sort.c:27]   --->   Operation 116 'store' 'store_ln27' <Predicate = (!tmp_17)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx63.exit.0" [sort.c:27]   --->   Operation 117 'br' 'br_ln27' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln27_8 = zext i6 %and_ln27_2" [sort.c:27]   --->   Operation 118 'zext' 'zext_ln27_8' <Predicate = (tmp_17)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%shl_ln27 = shl i64 4294967295, i64 %zext_ln27_8" [sort.c:27]   --->   Operation 119 'shl' 'shl_ln27' <Predicate = (tmp_17)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%xor_ln27 = xor i64 %shl_ln27, i64 18446744073709551615" [sort.c:27]   --->   Operation 120 'xor' 'xor_ln27' <Predicate = (tmp_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%and_ln27 = and i64 %sum_1_load_1, i64 %xor_ln27" [sort.c:27]   --->   Operation 121 'and' 'and_ln27' <Predicate = (tmp_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%zext_ln27_10 = zext i32 %add_ln27_1" [sort.c:27]   --->   Operation 122 'zext' 'zext_ln27_10' <Predicate = (tmp_17)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%shl_ln27_1 = shl i64 %zext_ln27_10, i64 %zext_ln27_8" [sort.c:27]   --->   Operation 123 'shl' 'shl_ln27_1' <Predicate = (tmp_17)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln27 = or i64 %and_ln27, i64 %shl_ln27_1" [sort.c:27]   --->   Operation 124 'or' 'or_ln27' <Predicate = (tmp_17)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (2.26ns)   --->   "%store_ln27 = store i64 %or_ln27, i5 %sum_1_addr_1" [sort.c:27]   --->   Operation 125 'store' 'store_ln27' <Predicate = (tmp_17)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx63.exit.0" [sort.c:27]   --->   Operation 126 'br' 'br_ln27' <Predicate = (tmp_17)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%and_ln27_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_18, i5 0" [sort.c:27]   --->   Operation 127 'bitconcatenate' 'and_ln27_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln27_15 = zext i6 %and_ln27_3" [sort.c:27]   --->   Operation 128 'zext' 'zext_ln27_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (2.35ns)   --->   "%lshr_ln27_9 = lshr i64 %bucket_0_load_1, i64 %zext_ln27_15" [sort.c:27]   --->   Operation 129 'lshr' 'lshr_ln27_9' <Predicate = (!icmp_ln25)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln27_6 = trunc i64 %lshr_ln27_9" [sort.c:27]   --->   Operation 130 'trunc' 'trunc_ln27_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln27_16 = zext i6 %and_ln27_3" [sort.c:27]   --->   Operation 131 'zext' 'zext_ln27_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (2.35ns)   --->   "%lshr_ln27_10 = lshr i64 %bucket_1_load_1, i64 %zext_ln27_16" [sort.c:27]   --->   Operation 132 'lshr' 'lshr_ln27_10' <Predicate = (!icmp_ln25)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln27_7 = trunc i64 %lshr_ln27_10" [sort.c:27]   --->   Operation 133 'trunc' 'trunc_ln27_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.84ns)   --->   "%tmp_23_1 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i54, i32 %trunc_ln27_6, i32 %trunc_ln27_7, i54 %lshr_ln27_4" [sort.c:27]   --->   Operation 134 'mux' 'tmp_23_1' <Predicate = (!icmp_ln25)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/2] (2.26ns)   --->   "%sum_0_load_3 = load i5 %sum_0_addr_3" [sort.c:27]   --->   Operation 135 'load' 'sum_0_load_3' <Predicate = (!icmp_ln25 & !tmp_20)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 136 [1/2] (2.26ns)   --->   "%sum_1_load_3 = load i5 %sum_1_addr_3" [sort.c:27]   --->   Operation 136 'load' 'sum_1_load_3' <Predicate = (!icmp_ln25 & tmp_20)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 174 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%sum_0_addr_2 = getelementptr i64 %sum_0, i64 0, i64 %zext_ln27_5" [sort.c:27]   --->   Operation 137 'getelementptr' 'sum_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [2/2] (2.26ns)   --->   "%sum_0_load_2 = load i5 %sum_0_addr_2" [sort.c:27]   --->   Operation 138 'load' 'sum_0_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%sum_1_addr_2 = getelementptr i64 %sum_1, i64 0, i64 %zext_ln27_5" [sort.c:27]   --->   Operation 139 'getelementptr' 'sum_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [2/2] (2.26ns)   --->   "%sum_1_load_2 = load i5 %sum_1_addr_2" [sort.c:27]   --->   Operation 140 'load' 'sum_1_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 141 [1/2] (2.26ns)   --->   "%sum_0_load_2 = load i5 %sum_0_addr_2" [sort.c:27]   --->   Operation 141 'load' 'sum_0_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln27_13 = zext i6 %and_ln27_2" [sort.c:27]   --->   Operation 142 'zext' 'zext_ln27_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (2.35ns)   --->   "%lshr_ln27_7 = lshr i64 %sum_0_load_2, i64 %zext_ln27_13" [sort.c:27]   --->   Operation 143 'lshr' 'lshr_ln27_7' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln27_4 = trunc i64 %lshr_ln27_7" [sort.c:27]   --->   Operation 144 'trunc' 'trunc_ln27_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/2] (2.26ns)   --->   "%sum_1_load_2 = load i5 %sum_1_addr_2" [sort.c:27]   --->   Operation 145 'load' 'sum_1_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln27_14 = zext i6 %and_ln27_2" [sort.c:27]   --->   Operation 146 'zext' 'zext_ln27_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (2.35ns)   --->   "%lshr_ln27_8 = lshr i64 %sum_1_load_2, i64 %zext_ln27_14" [sort.c:27]   --->   Operation 147 'lshr' 'lshr_ln27_8' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln27_5 = trunc i64 %lshr_ln27_8" [sort.c:27]   --->   Operation 148 'trunc' 'trunc_ln27_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.84ns)   --->   "%tmp_20_1 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i58, i32 %trunc_ln27_4, i32 %trunc_ln27_5, i58 %lshr_ln27_3" [sort.c:27]   --->   Operation 149 'mux' 'tmp_20_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (1.51ns)   --->   "%add_ln27_2 = add i32 %tmp_23_1, i32 %tmp_20_1" [sort.c:27]   --->   Operation 150 'add' 'add_ln27_2' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.19>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%and_ln27_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_19, i5 0" [sort.c:27]   --->   Operation 151 'bitconcatenate' 'and_ln27_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %tmp_20, void %arrayidx63.case.0.1, void %arrayidx63.case.1.1" [sort.c:27]   --->   Operation 152 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln27_19 = zext i6 %and_ln27_4" [sort.c:27]   --->   Operation 153 'zext' 'zext_ln27_19' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%shl_ln27_6 = shl i64 4294967295, i64 %zext_ln27_19" [sort.c:27]   --->   Operation 154 'shl' 'shl_ln27_6' <Predicate = (!tmp_20)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%xor_ln27_3 = xor i64 %shl_ln27_6, i64 18446744073709551615" [sort.c:27]   --->   Operation 155 'xor' 'xor_ln27_3' <Predicate = (!tmp_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%and_ln27_7 = and i64 %sum_0_load_3, i64 %xor_ln27_3" [sort.c:27]   --->   Operation 156 'and' 'and_ln27_7' <Predicate = (!tmp_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%zext_ln27_20 = zext i32 %add_ln27_2" [sort.c:27]   --->   Operation 157 'zext' 'zext_ln27_20' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_3)   --->   "%shl_ln27_7 = shl i64 %zext_ln27_20, i64 %zext_ln27_19" [sort.c:27]   --->   Operation 158 'shl' 'shl_ln27_7' <Predicate = (!tmp_20)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln27_3 = or i64 %and_ln27_7, i64 %shl_ln27_7" [sort.c:27]   --->   Operation 159 'or' 'or_ln27_3' <Predicate = (!tmp_20)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (2.26ns)   --->   "%store_ln27 = store i64 %or_ln27_3, i5 %sum_0_addr_3" [sort.c:27]   --->   Operation 160 'store' 'store_ln27' <Predicate = (!tmp_20)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx63.exit.1" [sort.c:27]   --->   Operation 161 'br' 'br_ln27' <Predicate = (!tmp_20)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln27_17 = zext i6 %and_ln27_4" [sort.c:27]   --->   Operation 162 'zext' 'zext_ln27_17' <Predicate = (tmp_20)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%shl_ln27_4 = shl i64 4294967295, i64 %zext_ln27_17" [sort.c:27]   --->   Operation 163 'shl' 'shl_ln27_4' <Predicate = (tmp_20)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%xor_ln27_2 = xor i64 %shl_ln27_4, i64 18446744073709551615" [sort.c:27]   --->   Operation 164 'xor' 'xor_ln27_2' <Predicate = (tmp_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%and_ln27_6 = and i64 %sum_1_load_3, i64 %xor_ln27_2" [sort.c:27]   --->   Operation 165 'and' 'and_ln27_6' <Predicate = (tmp_20)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%zext_ln27_18 = zext i32 %add_ln27_2" [sort.c:27]   --->   Operation 166 'zext' 'zext_ln27_18' <Predicate = (tmp_20)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_2)   --->   "%shl_ln27_5 = shl i64 %zext_ln27_18, i64 %zext_ln27_17" [sort.c:27]   --->   Operation 167 'shl' 'shl_ln27_5' <Predicate = (tmp_20)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln27_2 = or i64 %and_ln27_6, i64 %shl_ln27_5" [sort.c:27]   --->   Operation 168 'or' 'or_ln27_2' <Predicate = (tmp_20)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (2.26ns)   --->   "%store_ln27 = store i64 %or_ln27_2, i5 %sum_1_addr_3" [sort.c:27]   --->   Operation 169 'store' 'store_ln27' <Predicate = (tmp_20)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln27 = br void %arrayidx63.exit.1" [sort.c:27]   --->   Operation 170 'br' 'br_ln27' <Predicate = (tmp_20)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (1.81ns)   --->   "%add_ln25_1 = add i64 %radixID_0_load, i64 2" [sort.c:25]   --->   Operation 171 'add' 'add_ln25_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.84ns)   --->   "%store_ln25 = store i64 %add_ln25_1, i64 %radixID_0" [sort.c:25]   --->   Operation 172 'store' 'store_ln25' <Predicate = true> <Delay = 0.84>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.inc.0" [sort.c:25]   --->   Operation 173 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.844ns
The critical path consists of the following:
	'alloca' operation ('radixID_0') [5]  (0 ns)
	'store' operation ('store_ln0') of constant 1 on local variable 'radixID_0' [10]  (0.844 ns)

 <State 2>: 5.43ns
The critical path consists of the following:
	'load' operation ('radixID_0_load', sort.c:25) on local variable 'radixID_0' [13]  (0 ns)
	'add' operation ('add_ln25', sort.c:25) [91]  (1.81 ns)
	'add' operation ('add_ln27_6', sort.c:27) [104]  (1.35 ns)
	'getelementptr' operation ('bucket_0_addr_1', sort.c:27) [121]  (0 ns)
	'load' operation ('bucket_0_load_1', sort.c:27) on array 'bucket_0' [122]  (2.27 ns)

 <State 3>: 6.98ns
The critical path consists of the following:
	'load' operation ('sum_0_load', sort.c:27) on array 'sum_0' [32]  (2.27 ns)
	'lshr' operation ('lshr_ln27', sort.c:27) [34]  (2.35 ns)
	'mux' operation ('tmp_s', sort.c:27) [41]  (0.844 ns)
	'add' operation ('add_ln27_1', sort.c:27) [58]  (1.51 ns)

 <State 4>: 4.2ns
The critical path consists of the following:
	'shl' operation ('shl_ln27_2', sort.c:27) [69]  (0 ns)
	'xor' operation ('xor_ln27_1', sort.c:27) [70]  (0 ns)
	'and' operation ('and_ln27_5', sort.c:27) [71]  (0 ns)
	'or' operation ('or_ln27_1', sort.c:27) [74]  (1.93 ns)
	'store' operation ('store_ln27', sort.c:27) of variable 'or_ln27_1', sort.c:27 on array 'sum_0' [75]  (2.27 ns)

 <State 5>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('sum_0_addr_2', sort.c:27) [105]  (0 ns)
	'load' operation ('sum_0_load_2', sort.c:27) on array 'sum_0' [106]  (2.27 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'load' operation ('sum_0_load_2', sort.c:27) on array 'sum_0' [106]  (2.27 ns)
	'lshr' operation ('lshr_ln27_7', sort.c:27) [108]  (2.35 ns)
	'mux' operation ('tmp_20_1', sort.c:27) [115]  (0.844 ns)
	'add' operation ('add_ln27_2', sort.c:27) [132]  (1.51 ns)

 <State 7>: 4.2ns
The critical path consists of the following:
	'shl' operation ('shl_ln27_6', sort.c:27) [142]  (0 ns)
	'xor' operation ('xor_ln27_3', sort.c:27) [143]  (0 ns)
	'and' operation ('and_ln27_7', sort.c:27) [144]  (0 ns)
	'or' operation ('or_ln27_3', sort.c:27) [147]  (1.93 ns)
	'store' operation ('store_ln27', sort.c:27) of variable 'or_ln27_3', sort.c:27 on array 'sum_0' [148]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
