Model {
  Name			  "fir_filter_example_org"
  Version		  10.0
  SavedCharacterEncoding  "ISO-8859-1"
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.54"
    NumModelReferences	    0
    NumTestPointedSignals   0
    NumProvidedFunctions    0
    NumRequiredFunctions    0
    NumResetEvents	    0
    HasInitializeEvent	    0
    HasTerminateEvent	    0
    PreCompExecutionDomainType "Unset"
    IsExportFunctionModel   0
    IsArchitectureModel	    0
    IsAUTOSARArchitectureModel 0
    NumParameterArguments   0
    NumExternalFileReferences 5
    ExternalFileReference {
      Reference		      "dspsrcs4/Signal From\nWorkspace"
      Path		      "fir_filter_example_org/Chirp source/Repeating Chirp Signals"
      SID		      "1"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "hdlsllib/HDL Operations/Deserializer1D"
      Path		      "fir_filter_example_org/Deserializer1D"
      SID		      "101"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
      Path		      "fir_filter_example_org/Pipelined tranposed/Compare To Constant"
      SID		      "95"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink_need_slupdate/Unit Delay\nEnabled"
      Path		      "fir_filter_example_org/Pipelined tranposed/Unit Delay Enabled"
      SID		      "91"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "hdlsllib/HDL Operations/Serializer1D"
      Path		      "fir_filter_example_org/Serializer1D"
      SID		      "102"
      Type		      "LIBRARY_BLOCK"
    }
    OrderedModelArguments   1
  }
  WebScopes_FoundationPlugin "on"
  DiagnosticSuppressor	  "on"
  AnimationPlugin	  "on"
  SLCCPlugin		  "on"
  NotesPlugin		  "on"
  LogicAnalyzerPlugin	  "on"
  slprops.hdlmdlprops {
    $PropName		    "HDLParams"
    $ObjectID		    1
    Array {
      Type		      "Cell"
      Dimension		      6
      Cell		      "GenerateValidationModel"
      Cell		      "on"
      Cell		      "HDLSubsystem"
      Cell		      "$bdroot"
      Cell		      "ResetType"
      Cell		      "Synchronous"
      PropName		      "mdlProps"
    }
  }
  PostLoadFcn		  "Fpass = 0.45;  % Passband Frequency\nFstop = 0.55;  % Stopband Frequency\nApass = 1;     % Passband "
  "Ripple (dB)\nAstop = 60;    % Stopband Attenuation (dB)\n\nh = fdesign.lowpass('fp,fst,ap,ast', Fpass, Fstop, Apass,"
  " Astop);\n\nHd = design(h, 'equiripple', ...\n    'FilterStructure', 'dfsymfir', ...\n    'MinOrder', 'any', ...\n  "
  "  'StopbandShape', 'flat');\n\nT = 300;"
  EnableAccessToBaseWorkspace on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "Off"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  LastSavedArchitecture	  "maci64"
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    2
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      3
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [38.0, 30.0, 828.0, 829.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		4
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[0]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
	Minimized		"Unset"
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		5
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Object {
	$PropName		"EditorsInfo"
	$ObjectID		6
	$ClassName		"Simulink.EditorInfo"
	IsActive		[1]
	IsTabbed		[1]
	ViewObjType		"SimulinkTopLevel"
	LoadSaveID		"0"
	Extents			[778.0, 650.0]
	ZoomFactor		[1.25]
	Offset			[0.0, 7.9999999999999982]
	SceneRectInView		[0.0, 0.0, 0.0, 0.0]
      }
      Object {
	$PropName		"DockComponentsInfo"
	$ObjectID		7
	$ClassName		"Simulink.DockComponentInfo"
	Type			"GLUE2:PropertyInspector"
	ID			"Property Inspector"
	Visible			[0]
	CreateCallback		""
	UserData		""
	Floating		[0]
	DockPosition		"Right"
	Width			[640]
	Height			[480]
	Minimized		"Unset"
      }
      WindowState	      "AAAA/wAAAAD9AAAAAgAAAAAAAAC9AAAB+PwCAAAAA/sAAAAWAEQAbwBjAGsAVwBpAGQAZwBlAHQAMwEAAAAxAAAB+AAAA"
      "AAAAAAA+wAAABYARABvAGMAawBXAGkAZABnAGUAdAA0AAAAAAD/////AAAAAAAAAAD7AAAAUgBHAEwAVQBFADIAIAB0AHIAZQBlACAAYwBvAG0Ac"
      "ABvAG4AZQBuAHQALwBHAEwAVQBFADIAIAB0AHIAZQBlACAAYwBvAG0AcABvAG4AZQBuAHQAAAAAAP////8AAABfAP///wAAAAEAAAAAAAAAAPwCA"
      "AAAAfsAAABUAEcATABVAEUAMgA6AFAAcgBvAHAAZQByAHQAeQBJAG4AcwBwAGUAYwB0AG8AcgAvAFAAcgBvAHAAZQByAHQAeQAgAEkAbgBzAHAAZ"
      "QBjAHQAbwByAAAAAAD/////AAAAJwD///8AAAMsAAACwAAAAAEAAAACAAAAAQAAAAL8AAAAAQAAAAIAAAAP/////wAAAAAA/////wAAAAAAAAAA/"
      "////wEAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/"
      "////wEAAAB5/////wAAAAAAAAAA/////wEAAADa/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wEAAAFT/////wAAAAAAAAAA/"
      "////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wEAAALO/////wAAAAAAAAAA/"
      "////wEAAAL9/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA"
      Array {
	Type			"Cell"
	Dimension		0
	PropName		"PersistedApps"
      }
      WindowUuid	      ""
    }
    BDUuid		    "20cf7d1a-aef3-4c8e-b606-e98c5cdef8b0"
  }
  HideAutomaticNames	  on
  Created		  "Wed Jun 11 17:47:06 2014"
  Creator		  "cchung"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "annonymous"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Jul 01 15:15:52 2021"
  RTWModifiedTimeStamp	  409773469
  ModelVersionFormat	  "1.%<AutoIncrement:54>"
  SampleTimeColors	  on
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "disabled"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  on
  ShowAllPropagatedSignalLabels	off
  PortDataTypeDisplayFormat "AliasTypeOnly"
  ShowEditTimeErrors	  on
  ShowEditTimeWarnings	  on
  ShowEditTimeAdvisorChecks off
  ShowPortUnits		  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  VariantCondition	  off
  ShowSubsystemDomainSpec off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ShowVisualizeInsertedRTB on
  ShowMarkup		  on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  BlockVariantConditionDataTip off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  FunctionConnectors	  off
  BrowserLookUnderMasks	  off
  MultiThreadCoSim	  on
  SimulationMode	  "normal"
  SILPILModeSetting	  "automated"
  SILPILSystemUnderTest	  "topmodel"
  SILPILSimulationModeTopModel "normal"
  SILPILSimulationModeModelRef "normal"
  SimTabSimulationMode	  "normal"
  CodeVerificationMode	  "software-in-the-loop (sil)"
  PauseTimes		  "5"
  NumberOfSteps		  1
  SnapshotBufferSize	  10
  SnapshotInterval	  10
  NumberOfLastSnapshots	  0
  EnablePacing		  off
  PacingRate		  1
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    8
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "fir_filter_example_org"
    overrideMode_	    [0U]
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "fir_filter_example_org"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      []
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  OrderedModelArguments	  on
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      9
      Version		      "19.1.1"
      DisabledProps	      []
      Description	      ""
      Array {
	Type			"Handle"
	Dimension		10
	Simulink.SolverCC {
	  $ObjectID		  10
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  StartTime		  "0.0"
	  StopTime		  "300"
	  AbsTol		  "auto"
	  AutoScaleAbsTol	  on
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  EnableMultiTasking	  off
	  ConcurrentTasks	  off
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverInfoToggleStatus  off
	  IsAutoAppliedInSIP	  off
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	  SampleTimeProperty	  []
	  DecoupledContinuousIntegration off
	  MinimalZcImpactIntegration off
	  SolverOrder		  3
	}
	Simulink.DataIOCC {
	  $ObjectID		  11
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveOperatingPoint	  off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "Dataset"
	  SaveOutput		  off
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  VisualizeSimOutput	  on
	  StreamToWorkspace	  off
	  StreamVariableName	  "streamout"
	  SaveTime		  off
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	  LoggingToFile		  off
	  DatasetSignalFormat	  "timeseries"
	  LoggingFileName	  "out.mat"
	  LoggingIntervals	  "[-inf, inf]"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  12
	  Version		  "19.1.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    9
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    Cell		    "EfficientTunableParamExpr"
	    PropName		    "DisabledProps"
	  }
	  Description		  ""
	  Components		  []
	  BlockReduction	  off
	  BooleanDataType	  on
	  ConditionallyExecuteInputs off
	  DefaultParameterBehavior "Inlined"
	  UseDivisionForNetSlopeComputation "off"
	  GainParamInheritBuiltInType off
	  UseFloatMulNetSlope	  off
	  DefaultUnderspecifiedDataType	"double"
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  CachingGlobalReferences off
	  GlobalBufferReuse	  on
	  StrengthReduction	  off
	  AdvancedOptControl	  ""
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  PassReuseOutputArgsThreshold 12
	  ExpressionDepthLimit	  128
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  StateBitsets		  off
	  DataBitsets		  off
	  ActiveStateOutputEnumStorageType "Native Integer"
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "off"
	  AccelVerboseBuild	  off
	  OptimizeBlockOrder	  "off"
	  OptimizeDataStoreBuffers on
	  BusAssignmentInplaceUpdate on
	  DifferentSizesBufferReuse off
	  UseRowMajorAlgorithm	  off
	  OptimizationLevel	  "level2"
	  OptimizationPriority	  "Balanced"
	  OptimizationCustomize	  on
	  LabelGuidedReuse	  off
	  MultiThreadedLoops	  off
	  DenormalBehavior	  "GradualUnderflow"
	  EfficientTunableParamExpr off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  13
	  Version		  "19.1.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "UseOnlyExistingSharedCode"
	    PropName		    "DisabledProps"
	  }
	  Description		  ""
	  Components		  []
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  StringTruncationChecking "error"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "error"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Simplified"
	  MergeDetectMultiDrivingBlocksExec "error"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "error"
	  TasksWithSamePriorityMsg "warning"
	  ExportedTasksRateTransMsg "none"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "error"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  UseOnlyExistingSharedCode "error"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "error"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  AllowSymbolicDim	  on
	  RowMajorDimensionSupport off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "none"
	  OperatingPointInterfaceChecksumMismatchMsg "warning"
	  NonCurrentReleaseOperatingPointMsg "error"
	  ChecksumConsistencyForSSReuse	"none"
	  PregeneratedLibrarySubsystemCodeDiagnostic "warning"
	  MatchCodeGenerationContextForUpdateDiagram "none"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  SymbolicDimMinMaxWarning "warning"
	  LossOfSymbolicDimsSimulationWarning "warning"
	  LossOfSymbolicDimsCodeGenerationWarning "error"
	  SymbolicDimsDataTypeCodeGenerationDiagnostic "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnreachableExecutionPathDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	  SFOutputUsedAsStateInMooreChartDiag "error"
	  SFTemporalDelaySmallerThanSampleTimeDiag "warning"
	  SFSelfTransitionDiag	  "warning"
	  SFExecutionAtInitializationDiag "none"
	  SFMachineParentedDataDiag "warning"
	  IntegerSaturationMsg	  "warning"
	  AllowedUnitSystems	  "all"
	  UnitsInconsistencyMsg	  "warning"
	  AllowAutomaticUnitConversions	on
	  RCSCRenamedMsg	  "warning"
	  RCSCObservableMsg	  "warning"
	  ForceCombineOutputUpdateInSim	off
	  UnitDatabase		  ""
	  UnderSpecifiedDimensionMsg "none"
	  DebugExecutionForFMUViaOutOfProcess off
	  ArithmeticOperatorsInVariantConditions "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  14
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerLongLong	  64
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdBitPerSizeT	  32
	  ProdBitPerPtrDiffT	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdLongLongMode	  off
	  ProdHWDeviceType	  "ASIC/FPGA->ASIC/FPGA"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerLongLong	  64
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetBitPerSizeT	  32
	  TargetBitPerPtrDiffT	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetLongLongMode	  off
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  off
	  UseEmbeddedCoderFeatures on
	  UseSimulinkCoderFeatures on
	  HardwareBoardFeatureSet "EmbeddedCoderHSP"
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  15
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  EnableRefExpFcnMdlSchedulingChecks on
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelDependencies	  ""
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  16
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  ""
	  Components		  []
	  SimCustomSourceCode	  ""
	  SimCustomHeaderCode	  ""
	  SimCustomInitializer	  ""
	  SimCustomTerminator	  ""
	  SimReservedNameArray	  []
	  SimUserSources	  ""
	  SimUserIncludeDirs	  ""
	  SimUserLibraries	  ""
	  SimUserDefines	  ""
	  SimCustomCompilerFlags  ""
	  SimCustomLinkerFlags	  ""
	  SFSimEcho		  on
	  SimCtrlC		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimAnalyzeCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	  SimGenImportedTypeDefs  off
	  ModelFunctionsGlobalVisibility "on"
	  CompileTimeRecursionLimit 50
	  EnableRuntimeRecursion  on
	  MATLABDynamicMemAlloc	  on
	  MATLABDynamicMemAllocThreshold 65536
	  CustomCodeFunctionArrayLayout	[]
	  DefaultCustomCodeFunctionArrayLayout "NotSpecified"
	  CustomCodeUndefinedFunction "UseInterfaceOnly"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  17
	  Version		  "19.1.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    16
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "PortableWordSizes"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    Cell		    "GenerateErtSFunction"
	    Cell		    "CreateSILPILBlock"
	    Cell		    "CodeExecutionProfiling"
	    Cell		    "CodeProfilingSaveOptions"
	    Cell		    "CodeProfilingInstrumentation"
	    Cell		    "GenerateMissedCodeReplacementReport"
	    PropName		    "DisabledProps"
	  }
	  Description		  ""
	  SystemTargetFile	  "grt.tlc"
	  HardwareBoard		  "None"
	  ShowCustomHardwareApp	  off
	  ShowEmbeddedHardwareApp off
	  TLCOptions		  ""
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  PackageName		  ""
	  TemplateMakefile	  "grt_default_tmf"
	  PostCodeGenCommand	  ""
	  GenerateReport	  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  RTWBuildHooks		  []
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  CustomSourceCode	  ""
	  CustomHeaderCode	  ""
	  CustomInclude		  ""
	  CustomSource		  ""
	  CustomLibrary		  ""
	  CustomDefine		  ""
	  CustomBLASCallback	  ""
	  CustomLAPACKCallback	  ""
	  CustomFFTCallback	  ""
	  CustomInitializer	  ""
	  CustomTerminator	  ""
	  Toolchain		  "Automatically locate an installed toolchain"
	  BuildConfiguration	  "Faster Builds"
	  CustomToolchainOptions  []
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation "off"
	  SILDebugging		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  GenerateMissedCodeReplacementReport off
	  RTWCompilerOptimization "off"
	  ObjectivePriorities	  []
	  RTWCustomCompilerOptimizations ""
	  CheckMdlBeforeBuild	  "Off"
	  SharedConstantsCachingThreshold 1024
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      18
	      Version		      "19.1.1"
	      Array {
		Type			"Cell"
		Dimension		28
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"InsertPolySpaceComments"
		Cell			"SFDataObjDesc"
		Cell			"MATLABFcnDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InternalIdentifier"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"CustomSymbolStrUtil"
		Cell			"ReqsInCode"
		Cell			"CustomSymbolStrModelFcn"
		Cell			"CustomUserTokenString"
		Cell			"BlockCommentType"
		Cell			"CustomSymbolStrEmxType"
		Cell			"CustomSymbolStrEmxFcn"
		PropName		"DisabledProps"
	      }
	      Description	      ""
	      Components	      []
	      Comment		      ""
	      ForceParamTrailComments off
	      GenerateComments	      on
	      CommentStyle	      "Auto"
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      MangleLength	      1
	      SharedChecksumLength    8
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrModelFcn "$R$N"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      CustomSymbolStrUtil     "$N$C"
	      CustomSymbolStrEmxType  "emxArray_$M$N"
	      CustomSymbolStrEmxFcn   "emx$M$N"
	      CustomUserTokenString   ""
	      CustomCommentsFcn	      ""
	      DefineNamingRule	      "None"
	      DefineNamingFcn	      ""
	      ParamNamingRule	      "None"
	      ParamNamingFcn	      ""
	      SignalNamingRule	      "None"
	      SignalNamingFcn	      ""
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      BlockCommentType	      "BlockPathComment"
	      StateflowObjectComments on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifierFile  ""
	      InternalIdentifier      "Shortened"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	      ReservedNameArray	      []
	      EnumMemberNameClash     "error"
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      19
	      Version		      "19.1.1"
	      Array {
		Type			"Cell"
		Dimension		17
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"SupportNonInlinedSFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"GenerateAllocFcn"
		Cell			"PurelyIntegerCode"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"ExistingSharedCode"
		Cell			"RemoveDisableFunc"
		Cell			"RemoveResetFunc"
		Cell			"PreserveStateflowLocalDataDimensions"
		PropName		"DisabledProps"
	      }
	      Description	      ""
	      Components	      []
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "NOT IN USE"
	      TargetLangStandard      "C89/C90 (ANSI)"
	      CodeReplacementLibrary  "None"
	      UtilityFuncGeneration   "Auto"
	      MultiwordTypeDef	      "System defined"
	      MultiwordLength	      2048
	      DynamicStringBufferSize 256
	      GenerateFullHeader      on
	      InferredTypesCompatibility off
	      ExistingSharedCode      ""
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns on
	      CombineSignalStateStructs	off
	      GroupInternalDataByFunction off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      CodeInterfacePackaging  "Nonreusable function"
	      PurelyIntegerCode	      off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      RemoveDisableFunc	      off
	      RemoveResetFunc	      off
	      SupportVariableSizeSignals off
	      ParenthesesLevel	      "Nominal"
	      CastingMode	      "Nominal"
	      PreserveStateflowLocalDataDimensions off
	      MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    on
	      AutosarCompliant	      off
	      MDXCompliant	      off
	      GRTInterface	      off
	      GenerateAllocFcn	      off
	      UseToolchainInfoCompliant	on
	      GenerateSharedConstants on
	      CoderGroups	      []
	      AccessMethods	      []
	      LookupTableObjectStructAxisOrder "1,2,3,4,..."
	      LUTObjectStructOrderExplicitValues "Size,Breakpoints,Table"
	      LUTObjectStructOrderEvenSpacing "Size,Breakpoints,Table"
	      ArrayLayout	      "Column-major"
	      UnsupportedSFcnMsg      "error"
	      ERTHeaderFileRootName   "$R$E"
	      ERTSourceFileRootName   "$R$E"
	      ERTDataFileRootName     "$R_data"
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeMexArgs	      ""
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	      MultiInstanceErrorCode  "Error"
	    }
	    PropName		    "Components"
	  }
	}
	SlCovCC.ConfigComp {
	  $ObjectID		  20
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  "Simulink Coverage Configuration Component"
	  Components		  []
	  Name			  "Simulink Coverage"
	  CovEnable		  off
	  CovScope		  "EntireSystem"
	  CovIncludeTopModel	  on
	  RecordCoverage	  off
	  CovPath		  "/"
	  CovSaveName		  "covdata"
	  CovCompData		  ""
	  CovMetricSettings	  "dw"
	  CovFilter		  ""
	  CovHTMLOptions	  ""
	  CovNameIncrementing	  off
	  CovHtmlReporting	  on
	  CovForceBlockReductionOff on
	  CovEnableCumulative	  on
	  CovSaveCumulativeToWorkspaceVar on
	  CovSaveSingleToWorkspaceVar on
	  CovCumulativeVarName	  "covCumulativeData"
	  CovCumulativeReport	  off
	  CovSaveOutputData	  on
	  CovOutputDir		  "slcov_output/$ModelName$"
	  CovDataFileName	  "$ModelName$_cvdata"
	  CovShowResultsExplorer  on
	  CovReportOnPause	  on
	  CovModelRefEnable	  "off"
	  CovModelRefExcluded	  ""
	  CovExternalEMLEnable	  off
	  CovSFcnEnable		  off
	  CovBoundaryAbsTol	  1e-05
	  CovBoundaryRelTol	  0.01
	  CovUseTimeInterval	  off
	  CovStartTime		  0
	  CovStopTime		  0
	  CovMcdcMode		  "Masking"
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  21
	  Version		  "19.1.1"
	  DisabledProps		  []
	  Description		  "HDL Coder custom configuration component"
	  Components		  []
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    " "
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "HDL Code Generation/Global Settings"
      ConfigPrmDlgPosition    [ 440, 71, 1337, 909 ]
      ExtraOptions	      ""
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    9
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    22
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    HideAutomaticName	    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    MarkupType		    "model"
    UseDisplayTextAsClickCallback off
    AnnotationType	    "note_annotation"
    FixedHeight		    off
    FixedWidth		    off
    Interpreter		    "off"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "opaque"
    RunInitForIconRedraw    "analyze"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Delay
      DelayLengthSource	      "Dialog"
      DelayLength	      "2"
      DelayLengthUpperLimit   "100"
      InitialConditionSource  "Dialog"
      InitialCondition	      "0.0"
      ExternalReset	      "None"
      ShowEnablePort	      off
      PreventDirectFeedthrough off
      DiagnosticForDelayLength "None"
      RemoveDelayLengthCheckInGeneratedCode off
      InputProcessing	      "Elements as channels (sample based)"
      UseCircularBuffer	      off
      SampleTime	      "-1"
      StateMustResolveToSignalObject off
      CodeGenStateStorageClass "Auto"
    }
    Block {
      BlockType		      DiscreteFir
      CoefSource	      "Dialog parameters"
      FilterStructure	      "Direct form"
      Coefficients	      "[0.5 0.5]"
      InputProcessing	      "Elements as channels (sample based)"
      ExternalReset	      "None"
      ShowEnablePort	      off
      InitialStates	      "0"
      SampleTime	      "-1"
      CoefMin		      "[]"
      CoefMax		      "[]"
      OutMin		      "[]"
      OutMax		      "[]"
      TapSumDataTypeStr	      "Inherit: Same as input"
      CoefDataTypeStr	      "Inherit: Same word length as input"
      ProductDataTypeStr      "Inherit: Inherit via internal rule"
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      StateDataTypeStr	      "Inherit: Same as accumulator"
      OutDataTypeStr	      "Inherit: Same as accumulator"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      EnsureOutportIsVirtual  off
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
      MustResolveToSignalObject	off
      OutputWhenUnConnected   off
      OutputWhenUnconnectedValue "0"
      VectorParamsAs1DForOutWhenUnconnected on
    }
    Block {
      BlockType		      Scope
      DefaultConfigurationName "Simulink.scopes.TimeScopeBlockCfg"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      ScheduleAs	      "Sample time"
      SystemSampleTime	      "-1"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      FunctionInterfaceSpec   "void_void"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Opaque		      off
      MaskHideContents	      off
      SFBlockType	      "NONE"
      VariantControlMode      "Expression"
      Variant		      off
      GeneratePreprocessorConditionals off
      AllowZeroVariantControls off
      PropagateVariantConditions off
      TreatAsGroupedWhenPropagatingVariantConditions on
      ContentPreviewEnabled   off
      IsWebBlock	      off
      IsObserver	      off
      Latency		      "0"
      AutoFrameSizeCalculation off
      IsWebBlockPanel	      off
    }
  }
  System {
    Name		    "fir_filter_example_org"
    Location		    [38, 30, 866, 859]
    Open		    off
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "125"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "112"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      SubSystem
      Name		      "Chirp source"
      SID		      "16"
      Ports		      [0, 1]
      Position		      [40, 135, 95, 175]
      ZOrder		      5
      RequestExecContextInheritance off
      System {
	Name			"Chirp source"
	Location		[38, 30, 875, 752]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Input Quantizer"
	  SID			  "10"
	  Position		  [140, 25, 180, 55]
	  ZOrder		  4
	  OutDataTypeStr	  "fixdt(1,16,15)"
	  RndMeth		  "Round"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Repeating Chirp\nSignals"
	  SID			  "1"
	  Ports			  [0, 1]
	  Position		  [20, 24, 95, 56]
	  ZOrder		  1
	  LibraryVersion	  "1.794"
	  SourceBlock		  "dspsrcs4/Signal From\nWorkspace"
	  SourceType		  "Signal From Workspace"
	  SourceProductName	  "DSP System Toolbox"
	  SourceProductBaseCode	  "DS"
	  ContentPreviewEnabled	  off
	  X			  "[chirp(0:T-1,0,T-1,0.4),chirp(0:T-1,0,T-1,0.4)]"
	  Ts			  1
	  nsamps		  1
	  OutputAfterFinalValue	  "Setting to zero"
	  ignoreOrWarnInputAndFrameLengths off
	  OutputFrames		  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "17"
	  Position		  [255, 33, 285, 47]
	  ZOrder		  5
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  13
	  SrcBlock		  "Input Quantizer"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "Repeating Chirp\nSignals"
	  SrcPort		  1
	  DstBlock		  "Input Quantizer"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Constant
      Name		      "Constant"
      SID		      "97"
      Position		      [195, 130, 225, 150]
      ZOrder		      14
      ShowName		      off
      Value		      "0"
      OutDataTypeStr	      "fixdt(1,16,15)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      SID		      "98"
      Position		      [195, 155, 225, 175]
      ZOrder		      15
      ShowName		      off
      Value		      "0"
      OutDataTypeStr	      "fixdt(0,8,0)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant2"
      SID		      "99"
      Position		      [195, 180, 225, 200]
      ZOrder		      16
      ShowName		      off
      Value		      "0"
      OutDataTypeStr	      "boolean"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "Deserializer1D"
      SID		      "101"
      Ports		      [1, 1]
      Position		      [215, 418, 240, 462]
      ZOrder		      213
      LibraryVersion	      "1.427"
      SourceBlock	      "hdlsllib/HDL Operations/Deserializer1D"
      SourceType	      "Deserializer1D"
      SourceProductName	      "Simulink"
      SourceProductBaseCode   "SL"
      ContentPreviewEnabled   off
      Ratio		      2
      IdleCycles	      0
      InitialCondition	      0
      startIn		      off
      validIn		      off
      validOut		      off
      inputDataDimensions     -1
      inputSampleTime	      -1
      inputSignalType	      auto
    }
    Block {
      BlockType		      SubSystem
      Name		      "Pipelined DF symmetric 1"
      SID		      "45"
      Tag		      "BlockMethodSubSystem"
      Ports		      [1, 1]
      Position		      [285, 290, 360, 330]
      ZOrder		      9
      RequestExecContextInheritance off
      System {
	Name			"Pipelined DF symmetric 1"
	Location		[38, 30, 866, 828]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  SID			  "46"
	  Position		  [115, 150, 155, 170]
	  ZOrder		  1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  DiscreteFir
	  Name			  "Hlp"
	  SID			  "48"
	  Tag			  "BlockMethodSubSystem"
	  Ports			  [1, 1]
	  Position		  [300, 140, 375, 180]
	  ZOrder		  8
	  AttributesFormatString  "AddPipelineRegisters : on\nInputPipeline : 1\nMultiplierOutputPipeline : 1"
	  slprops.hdlblkprops {
	    $PropName		    "HDLData"
	    $ObjectID		    23
	    archSelection	    "default"
	    Array {
	      Type		      "Cell"
	      Dimension		      6
	      Cell		      "AddPipelineRegisters"
	      Cell		      "on"
	      Cell		      "InputPipeline"
	      Cell		      [1.0]
	      Cell		      "MultiplierOutputPipeline"
	      Cell		      [1.0]
	      PropName		      "archImplInfo"
	    }
	  }
	  InputPortMap		  "u0"
	  OutputPortMap		  "o0"
	  FilterStructure	  "Direct form symmetric"
	  Coefficients		  "Hd.Numerator"
	  TapSumDataTypeStr	  "Inherit: Inherit via internal rule"
	}
	Block {
	  BlockType		  Delay
	  Name			  "InputReg"
	  SID			  "49"
	  Ports			  [1, 1]
	  Position		  [210, 143, 245, 177]
	  ZOrder		  6
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "OutputReg"
	  SID			  "50"
	  Ports			  [1, 1]
	  Position		  [455, 143, 490, 177]
	  ZOrder		  9
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  SID			  "51"
	  Position		  [575, 150, 615, 170]
	  ZOrder		  4
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "InputReg"
	  SrcPort		  1
	  DstBlock		  "Hlp"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "In"
	  SrcPort		  1
	  DstBlock		  "InputReg"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "OutputReg"
	  SrcPort		  1
	  DstBlock		  "Out"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "Hlp"
	  SrcPort		  1
	  DstBlock		  "OutputReg"
	  DstPort		  1
	}
	Annotation {
	  SID			  "63"
	  Name			  "<!DOCTYPE HTML PUBLIC \"-//W3C//DTD HTML 4.0//EN\" \"http://www.w3.org/TR/REC-html40/strict.dtd\">\n<html"
	  "><head><meta name=\"qrichtext\" content=\"1\" /><style type=\"text/css\">\np, li { white-space: pre-wrap; }\n</styl"
	  "e></head><body style=\" font-family:'Arial'; font-size:12px; font-weight:400; font-style:normal;\">\n<p style=\" ma"
	  "rgin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-heigh"
	  "t:100%;\"><span style=\" font-family:'Helvetica'; font-size:12px; color:#000000;\">This FIR Block uses the pipelini"
	  "ng guidelines for </span><span style=\" font-family:'Helvetica'; font-size:12px; font-weight:600; color:#000000;\">"
	  "Intel FPGA devices</span><span style=\" font-family:'Helvetica'; font-size:12px; color:#000000;\">. </span></p>\n<p"
	  " style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px"
	  "; line-height:100%;\"><span style=\" font-family:'Helvetica'; font-size:12px; color:#000000;\">Make sure the global"
	  " reset is set to </span><span style=\" font-family:'Helvetica'; font-size:12px; font-weight:600; color:#000000;\">A"
	  "synchronous</span><span style=\" font-family:'Helvetica'; font-size:12px; color:#000000;\">.</span></p>\n<p style=\""
	  "-qt-paragraph-type:empty; margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0;"
	  " text-indent:0px; line-height:100%; font-family:'Helvetica'; color:#000000;\"><br /></p>\n<p style=\" margin-top:0p"
	  "x; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><"
	  "span style=\" font-family:'Helvetica'; font-size:12px; color:#000000;\">Quartus Prime 15.1 reports the following DS"
	  "P resources for an Arria V device:</span></p>\n<p style=\"-qt-paragraph-type:empty; margin-top:0px; margin-bottom:0"
	  "px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%; font-family:'Helvetic"
	  "a'; color:#000000;\"><br /></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; "
	  "-qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-family:'Helvetica'; font-size:12px; co"
	  "lor:#000000;\">11 total number of DSP blocks (sum of two 18x18)</span></p>\n<p style=\" margin-top:0px; margin-bott"
	  "om:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" "
	  "font-family:'Helvetica'; font-size:12px; color:#000000;\">- 10 signed multiplier</span></p>\n<p style=\" margin-top"
	  ":0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\""
	  "><span style=\" font-family:'Helvetica'; font-size:12px; color:#000000;\">- 12 mixed sign multiplier</span></p>\n<p"
	  " style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px"
	  "; line-height:100%;\"><span style=\" font-family:'Helvetica'; font-size:12px; color:#000000;\">- 20 dedicated pre-a"
	  "dder</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent"
	  ":0; text-indent:0px; line-height:100%;\"><span style=\" font-family:'Helvetica'; font-size:12px; color:#000000;\">-"
	  " 22 dedicated coefficient storage</span></p>\n<p style=\"-qt-paragraph-type:empty; margin-top:0px; margin-bottom:0p"
	  "x; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%; font-family:'Helvetica"
	  "';\"><br /></p></body></html>"
	  Position		  [189, 284, 603, 440]
	  InternalMargins	  [0, 0, 0, 0]
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  Interpreter		  "rich"
	  ZOrder		  -1
	  FontSize		  12
	}
	Annotation {
	  SID			  "74"
	  Name			  "The generated FIR will have 7 additional latency"
	  Position		  [261, 94, 475, 106]
	  InternalMargins	  [0, 0, 0, 0]
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  ZOrder		  -1
	}
	Connector {
	  Annotation		  "74"
	  Target		  "Block:48"
	  MarkupType		  "model"
	  StrokeWidth		  2
	  Color			  "[0.000000, 0.000000, 0.700000]"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Pipelined DF symmetric 2"
      SID		      "64"
      Tag		      "BlockMethodSubSystem"
      Ports		      [1, 1]
      Position		      [285, 355, 360, 395]
      ZOrder		      11
      RequestExecContextInheritance off
      System {
	Name			"Pipelined DF symmetric 2"
	Location		[38, 30, 866, 828]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  SID			  "65"
	  Position		  [90, 155, 130, 175]
	  ZOrder		  1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  DiscreteFir
	  Name			  "Hlp"
	  SID			  "67"
	  Tag			  "BlockMethodSubSystem"
	  Ports			  [1, 1]
	  Position		  [310, 145, 385, 185]
	  ZOrder		  8
	  AttributesFormatString  "AddPipelineRegisters : on\nInputPipeline : 1\nMultiplierInputPipeline : 1\nMultiplierOutpu"
	  "tPipeline : 1"
	  slprops.hdlblkprops {
	    $PropName		    "HDLData"
	    $ObjectID		    24
	    archSelection	    "default"
	    Array {
	      Type		      "Cell"
	      Dimension		      8
	      Cell		      "AddPipelineRegisters"
	      Cell		      "on"
	      Cell		      "InputPipeline"
	      Cell		      [1.0]
	      Cell		      "MultiplierInputPipeline"
	      Cell		      [1.0]
	      Cell		      "MultiplierOutputPipeline"
	      Cell		      [1.0]
	      PropName		      "archImplInfo"
	    }
	  }
	  InputPortMap		  "u0"
	  OutputPortMap		  "o0"
	  FilterStructure	  "Direct form symmetric"
	  Coefficients		  "Hd.Numerator"
	  TapSumDataTypeStr	  "Inherit: Inherit via internal rule"
	}
	Block {
	  BlockType		  Delay
	  Name			  "InputReg"
	  SID			  "68"
	  Ports			  [1, 1]
	  Position		  [185, 148, 220, 182]
	  ZOrder		  6
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "OutputReg"
	  SID			  "69"
	  Ports			  [1, 1]
	  Position		  [455, 148, 490, 182]
	  ZOrder		  9
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  SID			  "70"
	  Position		  [580, 155, 620, 175]
	  ZOrder		  4
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "Hlp"
	  SrcPort		  1
	  DstBlock		  "OutputReg"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "OutputReg"
	  SrcPort		  1
	  DstBlock		  "Out"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "In"
	  SrcPort		  1
	  DstBlock		  "InputReg"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "InputReg"
	  SrcPort		  1
	  DstBlock		  "Hlp"
	  DstPort		  1
	}
	Annotation {
	  SID			  "72"
	  Name			  "The generated FIR will have 8 additional latency"
	  Position		  [265, 93, 479, 105]
	  InternalMargins	  [0, 0, 0, 0]
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  ZOrder		  -2
	}
	Annotation {
	  SID			  "71"
	  Name			  "<!DOCTYPE HTML PUBLIC \"-//W3C//DTD HTML 4.0//EN\" \"http://www.w3.org/TR/REC-html40/strict.dtd\">\n<html"
	  "><head><meta name=\"qrichtext\" content=\"1\" /><style type=\"text/css\">\np, li { white-space: pre-wrap; }\n</styl"
	  "e></head><body style=\" font-family:'Arial'; font-size:12px; font-weight:400; font-style:normal;\">\n<p style=\" ma"
	  "rgin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-heigh"
	  "t:100%;\"><span style=\" font-family:'Helvetica'; font-size:12px;\">This FIR Block uses the pipelining guidelines f"
	  "or </span><span style=\" font-family:'Helvetica'; font-size:12px; font-weight:600;\">Xilinx target devices</span><s"
	  "pan style=\" font-family:'Helvetica'; font-size:12px;\">. </span></p>\n<p style=\" margin-top:0px; margin-bottom:0p"
	  "x; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-"
	  "family:'Helvetica'; font-size:12px;\">Make sure the global reset is set to </span><span style=\" font-family:'Helve"
	  "tica'; font-size:12px; font-weight:600;\">Sychronous</span><span style=\" font-family:'Helvetica'; font-size:12px;\""
	  ">.</span></p>\n<p style=\"-qt-paragraph-type:empty; margin-top:0px; margin-bottom:0px; margin-left:0px; margin-righ"
	  "t:0px; -qt-block-indent:0; text-indent:0px; line-height:100%; font-family:'Helvetica';\"><br /></p>\n<p style=\" ma"
	  "rgin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-heigh"
	  "t:100%;\"><span style=\" font-family:'Helvetica'; font-size:12px;\">Vivado 2015.4 reports the following DSP resourc"
	  "es for a Zynq device:</span></p>\n<p style=\"-qt-paragraph-type:empty; margin-top:0px; margin-bottom:0px; margin-le"
	  "ft:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><br /></p>\n<p style=\" margin-t"
	  "op:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%"
	  ";\"><span style=\" font-family:'Helvetica'; font-size:12px;\">27 total DSP48E1 blocks</span></p>\n<p style=\" margi"
	  "n-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:1"
	  "00%;\"><span style=\" font-family:'Helvetica'; font-size:12px;\">- 1 multiplier							(A''*(B:coeff_value))'</span>"
	  "</p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-in"
	  "dent:0px; line-height:100%;\"><span style=\" font-family:'Helvetica'; font-size:12px;\">- 11 pre-adder + multiplier"
	  "				(((D'+A''))'*(B:coeff_value))'</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; marg"
	  "in-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-family:'Helvetica'; font"
	  "-size:12px;\">- 10 pre-adder + multiplier + adder	(PCIN+(((D'+A''))'*(B:coeff_value))')'</span></p>\n<p style=\" ma"
	  "rgin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-heigh"
	  "t:100%;\"><span style=\" font-size:12px;\">- 5 adder								(PCIN+A:B)'</span></p></body></html>"
	  Position		  [164, 284, 556, 426]
	  InternalMargins	  [0, 0, 0, 0]
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  Interpreter		  "rich"
	  ZOrder		  -3
	  FontSize		  12
	}
	Connector {
	  Annotation		  "72"
	  Target		  "Block:67"
	  MarkupType		  "model"
	  StrokeWidth		  2
	  Color			  "[0.000000, 0.000000, 0.700000]"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Pipelined frame based"
      SID		      "103"
      Tag		      "BlockMethodSubSystem"
      Ports		      [1, 1]
      Position		      [285, 420, 360, 460]
      ZOrder		      215
      RequestExecContextInheritance off
      System {
	Name			"Pipelined frame based"
	Location		[38, 30, 866, 828]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  SID			  "104"
	  Position		  [110, 170, 150, 190]
	  ZOrder		  1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  DiscreteFir
	  Name			  "Hlp"
	  SID			  "105"
	  Tag			  "BlockMethodSubSystem"
	  Ports			  [1, 1]
	  Position		  [315, 160, 390, 200]
	  ZOrder		  8
	  AttributesFormatString  "Architecture : Frame Based\nAdderTreePipeline : 2\nMultiplierInputPipeline : 1\nMultiplier"
	  "OutputPipeline : 1"
	  slprops.hdlblkprops {
	    $PropName		    "HDLData"
	    $ObjectID		    25
	    archSelection	    "Frame Based"
	    Array {
	      Type		      "Cell"
	      Dimension		      6
	      Cell		      "AdderTreePipeline"
	      Cell		      [2.0]
	      Cell		      "MultiplierInputPipeline"
	      Cell		      [1.0]
	      Cell		      "MultiplierOutputPipeline"
	      Cell		      [1.0]
	      PropName		      "archImplInfo"
	    }
	  }
	  InputPortMap		  "u0"
	  OutputPortMap		  "o0"
	  Coefficients		  "Hd.Numerator"
	  InputProcessing	  "Columns as channels (frame based)"
	}
	Block {
	  BlockType		  Delay
	  Name			  "InputReg"
	  SID			  "106"
	  Ports			  [1, 1]
	  Position		  [205, 163, 240, 197]
	  ZOrder		  6
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "OutputReg"
	  SID			  "107"
	  Ports			  [1, 1]
	  Position		  [460, 163, 495, 197]
	  ZOrder		  9
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  SID			  "108"
	  Position		  [565, 170, 605, 190]
	  ZOrder		  4
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "InputReg"
	  SrcPort		  1
	  DstBlock		  "Hlp"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "In"
	  SrcPort		  1
	  DstBlock		  "InputReg"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "OutputReg"
	  SrcPort		  1
	  DstBlock		  "Out"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "Hlp"
	  SrcPort		  1
	  DstBlock		  "OutputReg"
	  DstPort		  1
	}
	Annotation {
	  SID			  "110"
	  Name			  "<!DOCTYPE HTML PUBLIC \"-//W3C//DTD HTML 4.0//EN\" \"http://www.w3.org/TR/REC-html40/strict.dtd\">\n<html"
	  "><head><meta name=\"qrichtext\" content=\"1\" /><style type=\"text/css\">\np, li { white-space: pre-wrap; }\n</styl"
	  "e></head><body style=\" font-family:'Arial'; font-size:10px; font-weight:400; font-style:normal;\">\n<p style=\" ma"
	  "rgin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-heigh"
	  "t:100%;\"><span style=\" font-size:10px;\">The generated HDL has 16 additional latency</span></p></body></html>"
	  Position		  [321, 99, 523, 114]
	  InternalMargins	  [0, 0, 0, 0]
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  Interpreter		  "rich"
	  ZOrder		  -1
	}
	Annotation {
	  SID			  "109"
	  Name			  "<!DOCTYPE HTML PUBLIC \"-//W3C//DTD HTML 4.0//EN\" \"http://www.w3.org/TR/REC-html40/strict.dtd\">\n<html"
	  "><head><meta name=\"qrichtext\" content=\"1\" /><style type=\"text/css\">\np, li { white-space: pre-wrap; }\n</styl"
	  "e></head><body style=\" font-family:'Arial'; font-size:12px; font-weight:400; font-style:normal;\">\n<p style=\" ma"
	  "rgin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-heigh"
	  "t:100%;\"><span style=\" font-size:12px; font-weight:600;\">Xilinx devices:</span></p>\n<p style=\" margin-top:0px;"
	  " margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><sp"
	  "an style=\" font-size:12px;\">- Set MultiplierInputPipeline = 1, MultiplierOutputPipeline = 0 &amp; AdderTreePipeli"
	  "ne = 1</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-inde"
	  "nt:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">  for smaller area (less fabric, more D"
	  "SP48)</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-inden"
	  "t:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">- Set MultiplierInputPipeline = 1, Multi"
	  "plierOutputPipeline = 1 &amp; AdderTreePipeline = 2</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; marg"
	  "in-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12"
	  "px;\">  for faster performance</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-r"
	  "ight:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">- Use sync rese"
	  "t</span></p>\n<p style=\"-qt-paragraph-type:empty; margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right"
	  ":0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><br /></p>\n<p style=\"-qt-paragraph-type:empty; mar"
	  "gin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height"
	  ":100%;\"><br /></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-in"
	  "dent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px; font-weight:600;\">Intel FPGAs:</span><"
	  "/p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-ind"
	  "ent:0px; line-height:100%;\"><span style=\" font-size:12px;\">- Set MultiplierInputPipeline = 1, MultiplierOutputPi"
	  "peline = 1</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-"
	  "indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">- Set AdderTreePipeline = 1 to 2</s"
	  "pan></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; tex"
	  "t-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">- Use async reset</span></p>\n<p style=\"-qt-par"
	  "agraph-type:empty; margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-i"
	  "ndent:0px; line-height:100%;\"><br /></p></body></html>"
	  Position		  [150, 294, 605, 478]
	  InternalMargins	  [0, 0, 0, 0]
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  Interpreter		  "rich"
	  ZOrder		  -2
	  FontSize		  12
	}
	Connector {
	  Annotation		  "110"
	  Target		  "Block:105"
	  MarkupType		  "model"
	  StrokeWidth		  2
	  Color			  "[0.000000, 0.000000, 0.700000]"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Pipelined fully serial"
      SID		      "18"
      Tag		      "BlockMethodSubSystem"
      Ports		      [1, 1]
      Position		      [285, 225, 360, 265]
      ZOrder		      6
      RequestExecContextInheritance off
      System {
	Name			"Pipelined fully serial"
	Location		[38, 30, 866, 828]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  SID			  "19"
	  Position		  [110, 170, 150, 190]
	  ZOrder		  1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  DiscreteFir
	  Name			  "Hlp"
	  SID			  "22"
	  Tag			  "BlockMethodSubSystem"
	  Ports			  [1, 1]
	  Position		  [315, 160, 390, 200]
	  ZOrder		  8
	  AttributesFormatString  "Architecture : Fully Serial\nMultiplierInputPipeline : 1\nMultiplierOutputPipeline : 1"
	  slprops.hdlblkprops {
	    $PropName		    "HDLData"
	    $ObjectID		    26
	    archSelection	    "Fully Serial"
	    Array {
	      Type		      "Cell"
	      Dimension		      4
	      Cell		      "MultiplierInputPipeline"
	      Cell		      [1.0]
	      Cell		      "MultiplierOutputPipeline"
	      Cell		      [1.0]
	      PropName		      "archImplInfo"
	    }
	  }
	  InputPortMap		  "u0"
	  OutputPortMap		  "o0"
	  Coefficients		  "Hd.Numerator"
	}
	Block {
	  BlockType		  Delay
	  Name			  "InputReg"
	  SID			  "21"
	  Ports			  [1, 1]
	  Position		  [205, 163, 240, 197]
	  ZOrder		  6
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	}
	Block {
	  BlockType		  Delay
	  Name			  "OutputReg"
	  SID			  "25"
	  Ports			  [1, 1]
	  Position		  [460, 163, 495, 197]
	  ZOrder		  9
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  SID			  "23"
	  Position		  [565, 170, 605, 190]
	  ZOrder		  4
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "InputReg"
	  SrcPort		  1
	  DstBlock		  "Hlp"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "In"
	  SrcPort		  1
	  DstBlock		  "InputReg"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "OutputReg"
	  SrcPort		  1
	  DstBlock		  "Out"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "Hlp"
	  SrcPort		  1
	  DstBlock		  "OutputReg"
	  DstPort		  1
	}
	Annotation {
	  SID			  "36"
	  Name			  "The generated FIR will run at x43 input rate \nand have 2 additional latency"
	  Position		  [321, 99, 517, 121]
	  InternalMargins	  [0, 0, 0, 0]
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  ZOrder		  -1
	}
	Annotation {
	  SID			  "82"
	  Name			  "<!DOCTYPE HTML PUBLIC \"-//W3C//DTD HTML 4.0//EN\" \"http://www.w3.org/TR/REC-html40/strict.dtd\">\n<html"
	  "><head><meta name=\"qrichtext\" content=\"1\" /><style type=\"text/css\">\np, li { white-space: pre-wrap; }\n</styl"
	  "e></head><body style=\" font-family:'Arial'; font-size:12px; font-weight:400; font-style:normal;\">\n<p style=\" ma"
	  "rgin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-heigh"
	  "t:100%;\"><span style=\" font-family:'Helvetica'; font-size:12px;\">This FIR Block uses the pipelining guidelines f"
	  "or </span><span style=\" font-family:'Helvetica'; font-size:12px; font-weight:600;\">Xilinx target devices</span><s"
	  "pan style=\" font-family:'Helvetica'; font-size:12px;\">. </span></p>\n<p style=\" margin-top:0px; margin-bottom:0p"
	  "x; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-"
	  "family:'Helvetica'; font-size:12px;\">Make sure the global reset is set to </span><span style=\" font-family:'Helve"
	  "tica'; font-size:12px; font-weight:600;\">Sychronous</span><span style=\" font-family:'Helvetica'; font-size:12px;\""
	  ">.</span></p>\n<p style=\"-qt-paragraph-type:empty; margin-top:0px; margin-bottom:0px; margin-left:0px; margin-righ"
	  "t:0px; -qt-block-indent:0; text-indent:0px; line-height:100%; font-family:'Helvetica';\"><br /></p>\n<p style=\" ma"
	  "rgin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-heigh"
	  "t:100%;\"><span style=\" font-family:'Helvetica'; font-size:12px;\">Vivado 2015.4 reports the following DSP resourc"
	  "es for a Zynq device:</span></p>\n<p style=\"-qt-paragraph-type:empty; margin-top:0px; margin-bottom:0px; margin-le"
	  "ft:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><br /></p>\n<p style=\" margin-t"
	  "op:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%"
	  ";\"><span style=\" font-family:'Helvetica'; font-size:12px;\">1 DSP48E1 blocks in multiply-accumulate mode</span></"
	  "p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-inde"
	  "nt:0px; line-height:100%;\"><span style=\" font-family:'Helvetica'; font-size:12px;\">(((EDGE:1=&gt;0) or (EDGE:0=&"
	  "gt;P))+(A2*B)')' </span></p>\n<p style=\"-qt-paragraph-type:empty; margin-top:0px; margin-bottom:0px; margin-left:0"
	  "px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><br /></p></body></html>"
	  Position		  [209, 299, 592, 413]
	  InternalMargins	  [0, 0, 0, 0]
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  Interpreter		  "rich"
	  ZOrder		  -2
	  FontSize		  12
	}
	Connector {
	  Annotation		  "36"
	  Target		  "Block:22"
	  MarkupType		  "model"
	  StrokeWidth		  2
	  Color			  "[0.000000, 0.000000, 0.700000]"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Pipelined tranposed"
      SID		      "83"
      Tag		      "BlockMethodSubSystem"
      Ports		      [4, 1]
      Position		      [285, 105, 360, 200]
      ZOrder		      13
      RequestExecContextInheritance off
      System {
	Name			"Pipelined tranposed"
	Location		[38, 30, 866, 828]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  SID			  "84"
	  Position		  [55, 90, 95, 110]
	  ZOrder		  1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Coeff Data"
	  SID			  "92"
	  Position		  [55, 170, 95, 190]
	  ZOrder		  18
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Coeff Addr"
	  SID			  "93"
	  Position		  [55, 210, 95, 230]
	  ZOrder		  19
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Coeff Wr En"
	  SID			  "94"
	  Position		  [55, 250, 95, 270]
	  ZOrder		  20
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant"
	  SID			  "95"
	  Ports			  [1, 1]
	  Position		  [135, 205, 165, 235]
	  ZOrder		  21
	  ShowName		  off
	  LibraryVersion	  "1.388"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  relop			  "=="
	  const			  "[0:42]"
	  OutDataTypeStr	  boolean
	  ZeroCross		  on
	}
	Block {
	  BlockType		  DiscreteFir
	  Name			  "Hlp"
	  SID			  "85"
	  Tag			  "BlockMethodSubSystem"
	  Ports			  [2, 1]
	  Position		  [415, 84, 495, 146]
	  ZOrder		  8
	  AttributesFormatString  "Architecture : Fully Parallel\nMultiplierInputPipeline : 1\nMultiplierOutputPipeline : 1"
	  slprops.hdlblkprops {
	    $PropName		    "HDLData"
	    $ObjectID		    27
	    archSelection	    "Fully Parallel"
	    Array {
	      Type		      "Cell"
	      Dimension		      4
	      Cell		      "MultiplierInputPipeline"
	      Cell		      [1.0]
	      Cell		      "MultiplierOutputPipeline"
	      Cell		      [1.0]
	      PropName		      "archImplInfo"
	    }
	  }
	  InputPortMap		  "u0,u1"
	  OutputPortMap		  "o0"
	  CoefSource		  "Input port"
	  FilterStructure	  "Direct form transposed"
	  Coefficients		  "Hd.Numerator"
	}
	Block {
	  BlockType		  Delay
	  Name			  "InputReg"
	  SID			  "86"
	  Ports			  [1, 1]
	  Position		  [285, 83, 320, 117]
	  ZOrder		  6
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator"
	  SID			  "96"
	  Ports			  [2, 1]
	  Position		  [200, 202, 225, 278]
	  ZOrder		  22
	  ShowName		  off
	  AllPortsSameDT	  off
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Delay
	  Name			  "OutputReg"
	  SID			  "87"
	  Ports			  [1, 1]
	  Position		  [560, 98, 595, 132]
	  ZOrder		  9
	  InputPortMap		  "u0"
	  DelayLength		  "1"
	  InitialCondition	  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Unit Delay\nEnabled"
	  SID			  "91"
	  Ports			  [2, 1]
	  Position		  [285, 172, 320, 208]
	  ZOrder		  17
	  LibraryVersion	  "1.21"
	  SourceBlock		  "simulink_need_slupdate/Unit Delay\nEnabled"
	  SourceType		  "Unit Delay Enabled"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  vinit			  "Hd.Numerator"
	  tsamp			  -1
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  SID			  "88"
	  Position		  [655, 105, 695, 125]
	  ZOrder		  4
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  1
	  SrcBlock		  "Hlp"
	  SrcPort		  1
	  DstBlock		  "OutputReg"
	  DstPort		  1
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "OutputReg"
	  SrcPort		  1
	  DstBlock		  "Out"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "In"
	  SrcPort		  1
	  DstBlock		  "InputReg"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "InputReg"
	  SrcPort		  1
	  DstBlock		  "Hlp"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "Unit Delay\nEnabled"
	  SrcPort		  1
	  Points		  [38, 0; 0, -60]
	  DstBlock		  "Hlp"
	  DstPort		  2
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "Coeff Data"
	  SrcPort		  1
	  DstBlock		  "Unit Delay\nEnabled"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "Coeff Addr"
	  SrcPort		  1
	  DstBlock		  "Compare\nTo Constant"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "Compare\nTo Constant"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "Coeff Wr En"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator"
	  DstPort		  2
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "Logical\nOperator"
	  SrcPort		  1
	  Points		  [29, 0; 0, -40]
	  DstBlock		  "Unit Delay\nEnabled"
	  DstPort		  2
	}
	Annotation {
	  SID			  "100"
	  Name			  "Programmable Coefficients"
	  Position		  [30, 145, 340, 298]
	  InternalMargins	  [0, 0, 0, 0]
	  FixedHeight		  on
	  FixedWidth		  on
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  ForegroundColor	  "[0.901961, 0.901961, 1.000000]"
	  BackgroundColor	  "[0.901961, 0.901961, 1.000000]"
	  DropShadow		  on
	  AnnotationType	  "area_annotation"
	  ZOrder		  16
	  FontSize		  12
	}
	Annotation {
	  SID			  "90"
	  Name			  "<!DOCTYPE HTML PUBLIC \"-//W3C//DTD HTML 4.0//EN\" \"http://www.w3.org/TR/REC-html40/strict.dtd\">\n<html"
	  "><head><meta name=\"qrichtext\" content=\"1\" /><style type=\"text/css\">\np, li { white-space: pre-wrap; }\n</styl"
	  "e></head><body style=\" font-family:'Arial'; font-size:12px; font-weight:400; font-style:normal;\">\n<p style=\" ma"
	  "rgin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-heigh"
	  "t:100%;\"><span style=\" font-size:12px; font-weight:600;\">Xilinx devices:</span></p>\n<p style=\" margin-top:0px;"
	  " margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><sp"
	  "an style=\" font-size:12px;\">- Set MultiplierInputPipeline = 1, MultiplierOutputPipeline = 1</span></p>\n<p style="
	  "\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-"
	  "height:100%;\"><span style=\" font-size:12px;\">- Use sync reset</span></p>\n<p style=\"-qt-paragraph-type:empty; m"
	  "argin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-heig"
	  "ht:100%;\"><br /></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-"
	  "indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-size:12px;\">- Vivado 2015.4 reports the followi"
	  "ng DSP resources for a Zynq device:</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; mar"
	  "gin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style=\" font-family:'Helvetica'; fon"
	  "t-size:12px;\">  43 total DSP48E1 blocks (42 multiply-add &amp; 1 multiply)</span></p>\n<p style=\"-qt-paragraph-ty"
	  "pe:empty; margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px"
	  "; line-height:100%;\"><br /></p>\n<p style=\"-qt-paragraph-type:empty; margin-top:0px; margin-bottom:0px; margin-le"
	  "ft:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><br /></p>\n<p style=\" margin-t"
	  "op:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%"
	  ";\"><span style=\" font-size:12px; font-weight:600;\">Intel FPGAs:</span></p>\n<p style=\" margin-top:0px; margin-b"
	  "ottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span style="
	  "\" font-size:12px;\">- Set MultiplierInputPipeline = 1, MultiplierOutputPipeline = 0</span></p>\n<p style=\" margin"
	  "-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:10"
	  "0%;\"><span style=\" font-size:12px;\">- Use async reset</span></p>\n<p style=\"-qt-paragraph-type:empty; margin-to"
	  "p:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;"
	  "\"><br /></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0"
	  "; text-indent:0px; line-height:100%;\"><span style=\" font-family:'Helvetica'; font-size:12px; color:#000000;\">- Q"
	  "uartus Prime 15.1 reports the following DSP resources for an Arria V device:</span></p>\n<p style=\" margin-top:0px"
	  "; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><s"
	  "pan style=\" font-family:'Helvetica'; font-size:12px; color:#000000;\">  22 DSP blocks (21 sum of two 18x18 &amp; 1"
	  " independent 18x18)</span></p></body></html>"
	  Position		  [173, 326, 595, 524]
	  InternalMargins	  [0, 0, 0, 0]
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  Interpreter		  "rich"
	  ZOrder		  -1
	  FontSize		  12
	}
	Annotation {
	  SID			  "89"
	  Name			  "The FIR block pipelining is currently set up for Xilinx targets"
	  Position		  [391, 34, 655, 46]
	  InternalMargins	  [0, 0, 0, 0]
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  ZOrder		  -2
	}
	Connector {
	  Annotation		  "89"
	  Target		  "Block:85"
	  MarkupType		  "model"
	  StrokeWidth		  2
	  Color			  "[0.000000, 0.000000, 0.700000]"
	}
      }
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      "2"
      Ports		      [6]
      Position		      [525, 81, 560, 189]
      ZOrder		      2
      ScopeSpecificationString "Simulink.scopes.TimeScopeBlockCfg('CurrentConfiguration', extmgr.ConfigurationSet(extm"
      "gr.Configuration('Core','General UI',true),extmgr.Configuration('Core','Source UI',true),extmgr.Configuration('S"
      "ources','WiredSimulink',true,'DataLoggingVariableName','ScopeData2','DataLoggingSaveFormat','StructureWithTime',"
      "'DataLoggingDecimation','1','DataLoggingDecimateData',true),extmgr.Configuration('Visuals','Time Domain',true,'S"
      "erializedDisplays',{struct('MinYLimReal','-2','MaxYLimReal','2','YLabelReal','','MinYLimMag','0','MaxYLimMag','1"
      "0','LegendVisibility','Off','XGrid',true,'YGrid',true,'PlotMagPhase',false,'AxesColor',[0 0 0],'AxesTickColor',["
      "0.686274509803922 0.686274509803922 0.686274509803922],'ColorOrder',[1 1 0.0666666666666667;0.0745098039215686 0"
      ".623529411764706 1;1 0.411764705882353 0.16078431372549;0.392156862745098 0.831372549019608 0.0745098039215686;0"
      ".717647058823529 0.274509803921569 1;0.0588235294117647 1 1;1 0.0745098039215686 0.650980392156863],'Title','%<S"
      "ignalLabel>','LinePropertiesCache',{{}},'UserDefinedChannelNames',{{}},'NumLines',0,'LineNames',{{[]}},'ShowCont"
      "ent',true,'Placement',1),struct('MinYLimReal','-2','MaxYLimReal','2','YLabelReal','','MinYLimMag','0','MaxYLimMa"
      "g','10','LegendVisibility','off','XGrid',true,'YGrid',true,'PlotMagPhase',false,'AxesColor',[0 0 0],'AxesTickCol"
      "or',[0.686274509803922 0.686274509803922 0.686274509803922],'ColorOrder',[1 1 0.0666666666666667;0.0745098039215"
      "686 0.623529411764706 1;1 0.411764705882353 0.16078431372549;0.392156862745098 0.831372549019608 0.0745098039215"
      "686;0.717647058823529 0.274509803921569 1;0.0588235294117647 1 1;1 0.0745098039215686 0.650980392156863],'Title'"
      ",'%<SignalLabel>','LinePropertiesCache',{{}},'UserDefinedChannelNames',{{}},'NumLines',0,'LineNames',{{[]}},'Sho"
      "wContent',true,'Placement',2),struct('MinYLimReal','-2','MaxYLimReal','2','YLabelReal','','MinYLimMag','0','MaxY"
      "LimMag','10','LegendVisibility','off','XGrid',true,'YGrid',true,'PlotMagPhase',false,'AxesColor',[0 0 0],'AxesTi"
      "ckColor',[0.686274509803922 0.686274509803922 0.686274509803922],'ColorOrder',[1 1 0.0666666666666667;0.07450980"
      "39215686 0.623529411764706 1;1 0.411764705882353 0.16078431372549;0.392156862745098 0.831372549019608 0.07450980"
      "39215686;0.717647058823529 0.274509803921569 1;0.0588235294117647 1 1;1 0.0745098039215686 0.650980392156863],'T"
      "itle','%<SignalLabel>','LinePropertiesCache',{{}},'UserDefinedChannelNames',{{}},'NumLines',0,'LineNames',{{[]}}"
      ",'ShowContent',true,'Placement',3),struct('MinYLimReal','-2','MaxYLimReal','2','YLabelReal','','MinYLimMag','0',"
      "'MaxYLimMag','10','LegendVisibility','off','XGrid',true,'YGrid',true,'PlotMagPhase',false,'AxesColor',[0 0 0],'A"
      "xesTickColor',[0.686274509803922 0.686274509803922 0.686274509803922],'ColorOrder',[1 1 0.0666666666666667;0.074"
      "5098039215686 0.623529411764706 1;1 0.411764705882353 0.16078431372549;0.392156862745098 0.831372549019608 0.074"
      "5098039215686;0.717647058823529 0.274509803921569 1;0.0588235294117647 1 1;1 0.0745098039215686 0.65098039215686"
      "3],'Title','%<SignalLabel>','LinePropertiesCache',{{}},'UserDefinedChannelNames',{{}},'NumLines',0,'LineNames',{"
      "{[]}},'ShowContent',true,'Placement',4),struct('MinYLimReal','-2','MaxYLimReal','2','YLabelReal','','MinYLimMag'"
      ",'0','MaxYLimMag','10','LegendVisibility','off','XGrid',true,'YGrid',true,'PlotMagPhase',false,'AxesColor',[0 0 "
      "0],'AxesTickColor',[0.686274509803922 0.686274509803922 0.686274509803922],'ColorOrder',[1 1 0.0666666666666667;"
      "0.0745098039215686 0.623529411764706 1;1 0.411764705882353 0.16078431372549;0.392156862745098 0.831372549019608 "
      "0.0745098039215686;0.717647058823529 0.274509803921569 1;0.0588235294117647 1 1;1 0.0745098039215686 0.650980392"
      "156863],'Title','%<SignalLabel>','LinePropertiesCache',{{}},'UserDefinedChannelNames',{{}},'NumLines',0,'LineNam"
      "es',{{[]}},'ShowContent',true,'Placement',5),struct('MinYLimReal','-2','MaxYLimReal','2','YLabelReal','','MinYLi"
      "mMag','0','MaxYLimMag','10','LegendVisibility','off','XGrid',true,'YGrid',true,'PlotMagPhase',false,'AxesColor',"
      "[0 0 0],'AxesTickColor',[0.686274509803922 0.686274509803922 0.686274509803922],'ColorOrder',[1 1 0.066666666666"
      "6667;0.0745098039215686 0.623529411764706 1;1 0.411764705882353 0.16078431372549;0.392156862745098 0.83137254901"
      "9608 0.0745098039215686;0.717647058823529 0.274509803921569 1;0.0588235294117647 1 1;1 0.0745098039215686 0.6509"
      "80392156863],'Title','%<SignalLabel>','LinePropertiesCache',{{}},'UserDefinedChannelNames',{{}},'NumLines',0,'Li"
      "neNames',{{[]}},'ShowContent',true,'Placement',6)},'DisplayPropertyDefaults',struct('MinYLimReal','-2','MaxYLimR"
      "eal','2','YLabelReal','','MinYLimMag','0','MaxYLimMag','10','AxesColor',[0 0 0],'AxesTickColor',[0.6862745098039"
      "22 0.686274509803922 0.686274509803922],'ColorOrder',[1 1 0.0666666666666667;0.0745098039215686 0.62352941176470"
      "6 1;1 0.411764705882353 0.16078431372549;0.392156862745098 0.831372549019608 0.0745098039215686;0.71764705882352"
      "9 0.274509803921569 1;0.0588235294117647 1 1;1 0.0745098039215686 0.650980392156863],'Title','%<SignalLabel>','L"
      "inePropertiesCache',{{}},'UserDefinedChannelNames',{{}},'NumLines',0,'LineNames',{{[]}},'ShowContent',true,'Plac"
      "ement',1),'DisplayLayoutDimensions',[6 1],'TimeRangeSamples','300','TimeRangeFrames','300','DisplayContentCache'"
      ",[]),extmgr.Configuration('Tools','Plot Navigation',true,'OnceAtStop',false),extmgr.Configuration('Tools','Measu"
      "rements',true,'Version','2016b')),'Version','2016b','Location',[877 114 1310 769],'VisibleAtModelOpen','on')"
      NumInputPorts	      "6"
      Floating		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Serializer1D"
      SID		      "102"
      Ports		      [1, 1]
      Position		      [395, 420, 420, 460]
      ZOrder		      214
      LibraryVersion	      "1.427"
      SourceBlock	      "hdlsllib/HDL Operations/Serializer1D"
      SourceType	      "Serializer1D"
      SourceProductName	      "Simulink"
      SourceProductBaseCode   "SL"
      ContentPreviewEnabled   off
      Ratio		      2
      IdleCycles	      0
      validIn		      off
      startOut		      off
      validOut		      off
      inputDataDimensions     -1
      inputSampleTime	      -1
      inputSignalType	      auto
    }
    Line {
      ZOrder		      49
      SrcBlock		      "Pipelined tranposed"
      SrcPort		      1
      Points		      [28, 0; 0, -50]
      DstBlock		      "Scope"
      DstPort		      2
    }
    Line {
      ZOrder		      15
      SrcBlock		      "Chirp source"
      SrcPort		      1
      Points		      [50, 0]
      Branch {
	ZOrder			17
	Points			[0, -70]
	DstBlock		"Scope"
	DstPort			1
      }
      Branch {
	ZOrder			16
	Points			[29, 0]
	Branch {
	  ZOrder		  50
	  Points		  [0, -40]
	  DstBlock		  "Pipelined tranposed"
	  DstPort		  1
	}
	Branch {
	  ZOrder		  19
	  Points		  [0, 90]
	  Branch {
	    ZOrder		    68
	    Points		    [0, 65]
	    Branch {
	      ZOrder		      39
	      Points		      [0, 65]
	      Branch {
		ZOrder			71
		Points			[0, 65]
		DstBlock		"Deserializer1D"
		DstPort			1
	      }
	      Branch {
		ZOrder			70
		DstBlock		"Pipelined DF symmetric 2"
		DstPort			1
	      }
	    }
	    Branch {
	      ZOrder		      35
	      DstBlock		      "Pipelined DF symmetric 1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    ZOrder		    22
	    DstBlock		    "Pipelined fully serial"
	    DstPort		    1
	  }
	}
      }
    }
    Line {
      ZOrder		      21
      SrcBlock		      "Pipelined fully serial"
      SrcPort		      1
      Points		      [44, 0; 0, -120]
      DstBlock		      "Scope"
      DstPort		      3
    }
    Line {
      ZOrder		      36
      SrcBlock		      "Pipelined DF symmetric 1"
      SrcPort		      1
      Points		      [61, 0; 0, -165]
      DstBlock		      "Scope"
      DstPort		      4
    }
    Line {
      ZOrder		      40
      SrcBlock		      "Pipelined DF symmetric 2"
      SrcPort		      1
      Points		      [81, 0; 0, -210]
      DstBlock		      "Scope"
      DstPort		      5
    }
    Line {
      ZOrder		      64
      SrcBlock		      "Constant"
      SrcPort		      1
      DstBlock		      "Pipelined tranposed"
      DstPort		      2
    }
    Line {
      ZOrder		      65
      SrcBlock		      "Constant1"
      SrcPort		      1
      DstBlock		      "Pipelined tranposed"
      DstPort		      3
    }
    Line {
      ZOrder		      66
      SrcBlock		      "Constant2"
      SrcPort		      1
      DstBlock		      "Pipelined tranposed"
      DstPort		      4
    }
    Line {
      ZOrder		      73
      SrcBlock		      "Serializer1D"
      SrcPort		      1
      Points		      [47, 0; 0, -255]
      DstBlock		      "Scope"
      DstPort		      6
    }
    Line {
      ZOrder		      74
      SrcBlock		      "Deserializer1D"
      SrcPort		      1
      DstBlock		      "Pipelined frame based"
      DstPort		      1
    }
    Line {
      ZOrder		      75
      SrcBlock		      "Pipelined frame based"
      SrcPort		      1
      DstBlock		      "Serializer1D"
      DstPort		      1
    }
    Annotation {
      SID		      "112"
      Name		      "Copyright 2015-2017 The MathWorks, Inc."
      Position		      [415, 495, 604, 507]
      InternalMargins	      [0, 0, 0, 0]
      HorizontalAlignment     "left"
      VerticalAlignment	      "top"
      ZOrder		      -1
    }
    Annotation {
      SID		      "24"
      Name		      "<!DOCTYPE HTML PUBLIC \"-//W3C//DTD HTML 4.0//EN\" \"http://www.w3.org/TR/REC-html40/strict.dtd\">\n"
      "<html><head><meta name=\"qrichtext\" content=\"1\" /><style type=\"text/css\">\np, li { white-space: pre-wrap; }"
      "\n</style></head><body style=\" font-family:'Arial'; font-size:10px; font-weight:400; font-style:normal;\">\n<p "
      "style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0"
      "px; line-height:100%;\"><span style=\" font-family:'Helvetica'; font-size:10px;\">43-tap symmetric FIR example</"
      "span></p>\n<p style=\"-qt-paragraph-type:empty; margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right"
      ":0px; -qt-block-indent:0; text-indent:0px; line-height:100%; font-family:'Helvetica';\"><br /></p>\n<p style=\" "
      "margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-"
      "height:100%;\"><span style=\" font-family:'Helvetica'; font-size:10px;\">Reset type currently set to </span><spa"
      "n style=\" font-family:'Helvetica'; font-size:10px; font-weight:600;\">synchronous</span><span style=\" font-fam"
      "ily:'Helvetica'; font-size:10px;\"> for targeting Xilinx devices.</span></p>\n<p style=\" margin-top:0px; margin"
      "-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px; line-height:100%;\"><span s"
      "tyle=\" font-family:'Helvetica'; font-size:10px;\">Change to </span><span style=\" font-family:'Helvetica'; font"
      "-size:10px; font-weight:600;\">asynchronous</span><span style=\" font-family:'Helvetica'; font-size:10px;\"> for"
      " Intel FPGAs.</span></p></body></html>"
      Position		      [30, 19, 335, 73]
      InternalMargins	      [0, 0, 0, 0]
      HorizontalAlignment     "left"
      VerticalAlignment	      "top"
      Interpreter	      "rich"
      ZOrder		      -1
    }
  }
}
#Finite State Machines
#
#   Stateflow 80000019
#
#
Stateflow {
  machine {
    id			    1
    name		    "fir_filter_example_org"
    sfVersion		    80000019
    firstTarget		    2
  }
  target {
    id			    2
    machine		    1
    name		    "sfun"
    description		    "Default Simulink S-Function Target."
    linkNode		    [1 0 0]
  }
}
