ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32l1xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.global	SystemCoreClock
  18              		.section	.data.SystemCoreClock,"aw"
  19              		.align	2
  22              	SystemCoreClock:
  23 0000 68FF1F00 		.word	2097000
  24              		.global	PLLMulTable
  25              		.section	.rodata.PLLMulTable,"a"
  26              		.align	2
  29              	PLLMulTable:
  30 0000 03040608 		.ascii	"\003\004\006\010\014\020\030 0"
  30      0C101820 
  30      30
  31              		.global	AHBPrescTable
  32              		.section	.rodata.AHBPrescTable,"a"
  33              		.align	2
  36              	AHBPrescTable:
  37 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
  37      00000000 
  37      01020304 
  37      06
  38 000d 070809   		.ascii	"\007\010\011"
  39              		.global	APBPrescTable
  40              		.section	.rodata.APBPrescTable,"a"
  41              		.align	2
  44              	APBPrescTable:
  45 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
  45      01020304 
  46              		.section	.text.SystemInit,"ax",%progbits
  47              		.align	1
  48              		.global	SystemInit
  49              		.syntax unified
  50              		.thumb
  51              		.thumb_func
  53              	SystemInit:
  54              	.LFB72:
  55              		.file 1 "Core/Src/system_stm32l1xx.c"
   1:Core/Src/system_stm32l1xx.c **** /**
   2:Core/Src/system_stm32l1xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32l1xx.c ****   * @file    system_stm32l1xx.c
   4:Core/Src/system_stm32l1xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32l1xx.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s 			page 2


   6:Core/Src/system_stm32l1xx.c ****   *             
   7:Core/Src/system_stm32l1xx.c ****   *   This file provides two functions and one global variable to be called from 
   8:Core/Src/system_stm32l1xx.c ****   *   user application:
   9:Core/Src/system_stm32l1xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:Core/Src/system_stm32l1xx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32l1xx.c ****   *                      the "startup_stm32l1xx.s" file.
  12:Core/Src/system_stm32l1xx.c ****   *                        
  13:Core/Src/system_stm32l1xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32l1xx.c ****   *                                  by the user application to setup the SysTick 
  15:Core/Src/system_stm32l1xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32l1xx.c ****   *                                     
  17:Core/Src/system_stm32l1xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32l1xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32l1xx.c ****   *                                 during program execution.   
  20:Core/Src/system_stm32l1xx.c ****   *      
  21:Core/Src/system_stm32l1xx.c ****   ******************************************************************************
  22:Core/Src/system_stm32l1xx.c ****   * @attention
  23:Core/Src/system_stm32l1xx.c ****   *
  24:Core/Src/system_stm32l1xx.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  25:Core/Src/system_stm32l1xx.c ****   * All rights reserved.</center></h2>
  26:Core/Src/system_stm32l1xx.c ****   *
  27:Core/Src/system_stm32l1xx.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  28:Core/Src/system_stm32l1xx.c ****   * the "License"; You may not use this file except in compliance with the
  29:Core/Src/system_stm32l1xx.c ****   * License. You may obtain a copy of the License at:
  30:Core/Src/system_stm32l1xx.c ****   *                        opensource.org/licenses/BSD-3-Clause
  31:Core/Src/system_stm32l1xx.c ****   *
  32:Core/Src/system_stm32l1xx.c ****   ******************************************************************************
  33:Core/Src/system_stm32l1xx.c ****   */
  34:Core/Src/system_stm32l1xx.c **** 
  35:Core/Src/system_stm32l1xx.c **** /** @addtogroup CMSIS
  36:Core/Src/system_stm32l1xx.c ****   * @{
  37:Core/Src/system_stm32l1xx.c ****   */
  38:Core/Src/system_stm32l1xx.c **** 
  39:Core/Src/system_stm32l1xx.c **** /** @addtogroup stm32l1xx_system
  40:Core/Src/system_stm32l1xx.c ****   * @{
  41:Core/Src/system_stm32l1xx.c ****   */  
  42:Core/Src/system_stm32l1xx.c ****   
  43:Core/Src/system_stm32l1xx.c **** /** @addtogroup STM32L1xx_System_Private_Includes
  44:Core/Src/system_stm32l1xx.c ****   * @{
  45:Core/Src/system_stm32l1xx.c ****   */
  46:Core/Src/system_stm32l1xx.c **** 
  47:Core/Src/system_stm32l1xx.c **** #include "stm32l1xx.h"
  48:Core/Src/system_stm32l1xx.c **** 
  49:Core/Src/system_stm32l1xx.c **** /**
  50:Core/Src/system_stm32l1xx.c ****   * @}
  51:Core/Src/system_stm32l1xx.c ****   */
  52:Core/Src/system_stm32l1xx.c **** 
  53:Core/Src/system_stm32l1xx.c **** /** @addtogroup STM32L1xx_System_Private_TypesDefinitions
  54:Core/Src/system_stm32l1xx.c ****   * @{
  55:Core/Src/system_stm32l1xx.c ****   */
  56:Core/Src/system_stm32l1xx.c **** 
  57:Core/Src/system_stm32l1xx.c **** /**
  58:Core/Src/system_stm32l1xx.c ****   * @}
  59:Core/Src/system_stm32l1xx.c ****   */
  60:Core/Src/system_stm32l1xx.c **** 
  61:Core/Src/system_stm32l1xx.c **** /** @addtogroup STM32L1xx_System_Private_Defines
  62:Core/Src/system_stm32l1xx.c ****   * @{
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s 			page 3


  63:Core/Src/system_stm32l1xx.c ****   */
  64:Core/Src/system_stm32l1xx.c **** #if !defined  (HSE_VALUE) 
  65:Core/Src/system_stm32l1xx.c ****   #define HSE_VALUE    ((uint32_t)8000000U) /*!< Default value of the External oscillator in Hz.
  66:Core/Src/system_stm32l1xx.c ****                                                 This value can be provided and adapted by the user 
  67:Core/Src/system_stm32l1xx.c **** #endif /* HSE_VALUE */
  68:Core/Src/system_stm32l1xx.c **** 
  69:Core/Src/system_stm32l1xx.c **** #if !defined  (HSI_VALUE)
  70:Core/Src/system_stm32l1xx.c ****   #define HSI_VALUE    ((uint32_t)8000000U) /*!< Default value of the Internal oscillator in Hz.
  71:Core/Src/system_stm32l1xx.c ****                                                 This value can be provided and adapted by the user 
  72:Core/Src/system_stm32l1xx.c **** #endif /* HSI_VALUE */
  73:Core/Src/system_stm32l1xx.c **** 
  74:Core/Src/system_stm32l1xx.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
  75:Core/Src/system_stm32l1xx.c ****      on STM32L152D_EVAL board as data memory  */
  76:Core/Src/system_stm32l1xx.c **** /* #define DATA_IN_ExtSRAM */
  77:Core/Src/system_stm32l1xx.c ****   
  78:Core/Src/system_stm32l1xx.c **** /* Note: Following vector table addresses must be defined in line with linker
  79:Core/Src/system_stm32l1xx.c ****          configuration. */
  80:Core/Src/system_stm32l1xx.c **** /*!< Uncomment the following line if you need to relocate the vector table
  81:Core/Src/system_stm32l1xx.c ****      anywhere in Flash or Sram, else the vector table is kept at the automatic
  82:Core/Src/system_stm32l1xx.c ****      remap of boot address selected */
  83:Core/Src/system_stm32l1xx.c **** /* #define USER_VECT_TAB_ADDRESS */
  84:Core/Src/system_stm32l1xx.c **** 
  85:Core/Src/system_stm32l1xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
  86:Core/Src/system_stm32l1xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table
  87:Core/Src/system_stm32l1xx.c ****      in Sram else user remap will be done in Flash. */
  88:Core/Src/system_stm32l1xx.c **** /* #define VECT_TAB_SRAM */
  89:Core/Src/system_stm32l1xx.c **** #if defined(VECT_TAB_SRAM)
  90:Core/Src/system_stm32l1xx.c **** #define VECT_TAB_BASE_ADDRESS   SRAM_BASE       /*!< Vector Table base address field.
  91:Core/Src/system_stm32l1xx.c ****                                                      This value must be a multiple of 0x200. */
  92:Core/Src/system_stm32l1xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
  93:Core/Src/system_stm32l1xx.c ****                                                      This value must be a multiple of 0x200. */
  94:Core/Src/system_stm32l1xx.c **** #else
  95:Core/Src/system_stm32l1xx.c **** #define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
  96:Core/Src/system_stm32l1xx.c ****                                                      This value must be a multiple of 0x200. */
  97:Core/Src/system_stm32l1xx.c **** #define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.
  98:Core/Src/system_stm32l1xx.c ****                                                      This value must be a multiple of 0x200. */
  99:Core/Src/system_stm32l1xx.c **** #endif /* VECT_TAB_SRAM */
 100:Core/Src/system_stm32l1xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 101:Core/Src/system_stm32l1xx.c **** 
 102:Core/Src/system_stm32l1xx.c **** /******************************************************************************/
 103:Core/Src/system_stm32l1xx.c **** /**
 104:Core/Src/system_stm32l1xx.c ****   * @}
 105:Core/Src/system_stm32l1xx.c ****   */
 106:Core/Src/system_stm32l1xx.c **** 
 107:Core/Src/system_stm32l1xx.c **** /** @addtogroup STM32L1xx_System_Private_Macros
 108:Core/Src/system_stm32l1xx.c ****   * @{
 109:Core/Src/system_stm32l1xx.c ****   */
 110:Core/Src/system_stm32l1xx.c **** 
 111:Core/Src/system_stm32l1xx.c **** /**
 112:Core/Src/system_stm32l1xx.c ****   * @}
 113:Core/Src/system_stm32l1xx.c ****   */
 114:Core/Src/system_stm32l1xx.c **** 
 115:Core/Src/system_stm32l1xx.c **** /** @addtogroup STM32L1xx_System_Private_Variables
 116:Core/Src/system_stm32l1xx.c ****   * @{
 117:Core/Src/system_stm32l1xx.c ****   */
 118:Core/Src/system_stm32l1xx.c ****   /* This variable is updated in three ways:
 119:Core/Src/system_stm32l1xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s 			page 4


 120:Core/Src/system_stm32l1xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 121:Core/Src/system_stm32l1xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 122:Core/Src/system_stm32l1xx.c ****          Note: If you use this function to configure the system clock; then there
 123:Core/Src/system_stm32l1xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 124:Core/Src/system_stm32l1xx.c ****                variable is updated automatically.
 125:Core/Src/system_stm32l1xx.c ****   */
 126:Core/Src/system_stm32l1xx.c **** uint32_t SystemCoreClock        = 2097000U;
 127:Core/Src/system_stm32l1xx.c **** const uint8_t PLLMulTable[9]    = {3U, 4U, 6U, 8U, 12U, 16U, 24U, 32U, 48U};
 128:Core/Src/system_stm32l1xx.c **** const uint8_t AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
 129:Core/Src/system_stm32l1xx.c **** const uint8_t APBPrescTable[8]  = {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};
 130:Core/Src/system_stm32l1xx.c **** 
 131:Core/Src/system_stm32l1xx.c **** /**
 132:Core/Src/system_stm32l1xx.c ****   * @}
 133:Core/Src/system_stm32l1xx.c ****   */
 134:Core/Src/system_stm32l1xx.c **** 
 135:Core/Src/system_stm32l1xx.c **** /** @addtogroup STM32L1xx_System_Private_FunctionPrototypes
 136:Core/Src/system_stm32l1xx.c ****   * @{
 137:Core/Src/system_stm32l1xx.c ****   */
 138:Core/Src/system_stm32l1xx.c **** 
 139:Core/Src/system_stm32l1xx.c **** #if defined (STM32L151xD) || defined (STM32L152xD) || defined (STM32L162xD)
 140:Core/Src/system_stm32l1xx.c **** #ifdef DATA_IN_ExtSRAM
 141:Core/Src/system_stm32l1xx.c ****   static void SystemInit_ExtMemCtl(void); 
 142:Core/Src/system_stm32l1xx.c **** #endif /* DATA_IN_ExtSRAM */
 143:Core/Src/system_stm32l1xx.c **** #endif /* STM32L151xD || STM32L152xD || STM32L162xD */
 144:Core/Src/system_stm32l1xx.c **** 
 145:Core/Src/system_stm32l1xx.c **** /**
 146:Core/Src/system_stm32l1xx.c ****   * @}
 147:Core/Src/system_stm32l1xx.c ****   */
 148:Core/Src/system_stm32l1xx.c **** 
 149:Core/Src/system_stm32l1xx.c **** /** @addtogroup STM32L1xx_System_Private_Functions
 150:Core/Src/system_stm32l1xx.c ****   * @{
 151:Core/Src/system_stm32l1xx.c ****   */
 152:Core/Src/system_stm32l1xx.c **** 
 153:Core/Src/system_stm32l1xx.c **** /**
 154:Core/Src/system_stm32l1xx.c ****   * @brief  Setup the microcontroller system.
 155:Core/Src/system_stm32l1xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 156:Core/Src/system_stm32l1xx.c ****   *         SystemCoreClock variable.
 157:Core/Src/system_stm32l1xx.c ****   * @param  None
 158:Core/Src/system_stm32l1xx.c ****   * @retval None
 159:Core/Src/system_stm32l1xx.c ****   */
 160:Core/Src/system_stm32l1xx.c **** void SystemInit (void)
 161:Core/Src/system_stm32l1xx.c **** {
  56              		.loc 1 161 1
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 0
  59              		@ frame_needed = 1, uses_anonymous_args = 0
  60              		@ link register save eliminated.
  61 0000 80B4     		push	{r7}
  62              		.cfi_def_cfa_offset 4
  63              		.cfi_offset 7, -4
  64 0002 00AF     		add	r7, sp, #0
  65              		.cfi_def_cfa_register 7
 162:Core/Src/system_stm32l1xx.c **** #ifdef DATA_IN_ExtSRAM
 163:Core/Src/system_stm32l1xx.c ****   SystemInit_ExtMemCtl(); 
 164:Core/Src/system_stm32l1xx.c **** #endif /* DATA_IN_ExtSRAM */
 165:Core/Src/system_stm32l1xx.c ****     
 166:Core/Src/system_stm32l1xx.c ****   /* Configure the Vector Table location -------------------------------------*/
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s 			page 5


 167:Core/Src/system_stm32l1xx.c **** #if defined(USER_VECT_TAB_ADDRESS)
 168:Core/Src/system_stm32l1xx.c ****   SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM.
 169:Core/Src/system_stm32l1xx.c **** #endif /* USER_VECT_TAB_ADDRESS */
 170:Core/Src/system_stm32l1xx.c **** }
  66              		.loc 1 170 1
  67 0004 00BF     		nop
  68 0006 BD46     		mov	sp, r7
  69              		.cfi_def_cfa_register 13
  70              		@ sp needed
  71 0008 80BC     		pop	{r7}
  72              		.cfi_restore 7
  73              		.cfi_def_cfa_offset 0
  74 000a 7047     		bx	lr
  75              		.cfi_endproc
  76              	.LFE72:
  78              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  79              		.align	1
  80              		.global	SystemCoreClockUpdate
  81              		.syntax unified
  82              		.thumb
  83              		.thumb_func
  85              	SystemCoreClockUpdate:
  86              	.LFB73:
 171:Core/Src/system_stm32l1xx.c **** 
 172:Core/Src/system_stm32l1xx.c **** /**
 173:Core/Src/system_stm32l1xx.c ****   * @brief  Update SystemCoreClock according to Clock Register Values
 174:Core/Src/system_stm32l1xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 175:Core/Src/system_stm32l1xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 176:Core/Src/system_stm32l1xx.c ****   *         other parameters.
 177:Core/Src/system_stm32l1xx.c ****   *           
 178:Core/Src/system_stm32l1xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 179:Core/Src/system_stm32l1xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 180:Core/Src/system_stm32l1xx.c ****   *         based on this variable will be incorrect.         
 181:Core/Src/system_stm32l1xx.c ****   *     
 182:Core/Src/system_stm32l1xx.c ****   * @note   - The system frequency computed by this function is not the real 
 183:Core/Src/system_stm32l1xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 184:Core/Src/system_stm32l1xx.c ****   *           constant and the selected clock source:
 185:Core/Src/system_stm32l1xx.c ****   *             
 186:Core/Src/system_stm32l1xx.c ****   *           - If SYSCLK source is MSI, SystemCoreClock will contain the MSI 
 187:Core/Src/system_stm32l1xx.c ****   *             value as defined by the MSI range.
 188:Core/Src/system_stm32l1xx.c ****   *                                   
 189:Core/Src/system_stm32l1xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 190:Core/Src/system_stm32l1xx.c ****   *                                              
 191:Core/Src/system_stm32l1xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 192:Core/Src/system_stm32l1xx.c ****   *                          
 193:Core/Src/system_stm32l1xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
 194:Core/Src/system_stm32l1xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 195:Core/Src/system_stm32l1xx.c ****   *         
 196:Core/Src/system_stm32l1xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32l1xx.h file (default value
 197:Core/Src/system_stm32l1xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 198:Core/Src/system_stm32l1xx.c ****   *             in voltage and temperature.   
 199:Core/Src/system_stm32l1xx.c ****   *    
 200:Core/Src/system_stm32l1xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32l1xx.h file (default value
 201:Core/Src/system_stm32l1xx.c ****   *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 202:Core/Src/system_stm32l1xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 203:Core/Src/system_stm32l1xx.c ****   *              have wrong result.
 204:Core/Src/system_stm32l1xx.c ****   *                
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s 			page 6


 205:Core/Src/system_stm32l1xx.c ****   *         - The result of this function could be not correct when using fractional
 206:Core/Src/system_stm32l1xx.c ****   *           value for HSE crystal.
 207:Core/Src/system_stm32l1xx.c ****   * @param  None
 208:Core/Src/system_stm32l1xx.c ****   * @retval None
 209:Core/Src/system_stm32l1xx.c ****   */
 210:Core/Src/system_stm32l1xx.c **** void SystemCoreClockUpdate (void)
 211:Core/Src/system_stm32l1xx.c **** {
  87              		.loc 1 211 1
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 24
  90              		@ frame_needed = 1, uses_anonymous_args = 0
  91              		@ link register save eliminated.
  92 0000 80B4     		push	{r7}
  93              		.cfi_def_cfa_offset 4
  94              		.cfi_offset 7, -4
  95 0002 87B0     		sub	sp, sp, #28
  96              		.cfi_def_cfa_offset 32
  97 0004 00AF     		add	r7, sp, #0
  98              		.cfi_def_cfa_register 7
 212:Core/Src/system_stm32l1xx.c ****   uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, msirange = 0;
  99              		.loc 1 212 12
 100 0006 0023     		movs	r3, #0
 101 0008 7B61     		str	r3, [r7, #20]
 102              		.loc 1 212 21
 103 000a 0023     		movs	r3, #0
 104 000c 3B61     		str	r3, [r7, #16]
 105              		.loc 1 212 33
 106 000e 0023     		movs	r3, #0
 107 0010 FB60     		str	r3, [r7, #12]
 108              		.loc 1 212 45
 109 0012 0023     		movs	r3, #0
 110 0014 BB60     		str	r3, [r7, #8]
 111              		.loc 1 212 60
 112 0016 0023     		movs	r3, #0
 113 0018 7B60     		str	r3, [r7, #4]
 213:Core/Src/system_stm32l1xx.c **** 
 214:Core/Src/system_stm32l1xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 215:Core/Src/system_stm32l1xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 114              		.loc 1 215 12
 115 001a 484B     		ldr	r3, .L12
 116 001c 9B68     		ldr	r3, [r3, #8]
 117              		.loc 1 215 7
 118 001e 03F00C03 		and	r3, r3, #12
 119 0022 7B61     		str	r3, [r7, #20]
 216:Core/Src/system_stm32l1xx.c ****   
 217:Core/Src/system_stm32l1xx.c ****   switch (tmp)
 120              		.loc 1 217 3
 121 0024 7B69     		ldr	r3, [r7, #20]
 122 0026 0C2B     		cmp	r3, #12
 123 0028 63D8     		bhi	.L3
 124 002a 01A2     		adr	r2, .L5
 125 002c 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 126              		.p2align 2
 127              	.L5:
 128 0030 65000000 		.word	.L8+1
 129 0034 F3000000 		.word	.L3+1
 130 0038 F3000000 		.word	.L3+1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s 			page 7


 131 003c F3000000 		.word	.L3+1
 132 0040 85000000 		.word	.L7+1
 133 0044 F3000000 		.word	.L3+1
 134 0048 F3000000 		.word	.L3+1
 135 004c F3000000 		.word	.L3+1
 136 0050 8D000000 		.word	.L6+1
 137 0054 F3000000 		.word	.L3+1
 138 0058 F3000000 		.word	.L3+1
 139 005c F3000000 		.word	.L3+1
 140 0060 95000000 		.word	.L4+1
 141              		.p2align 1
 142              	.L8:
 218:Core/Src/system_stm32l1xx.c ****   {
 219:Core/Src/system_stm32l1xx.c ****     case 0x00:  /* MSI used as system clock */
 220:Core/Src/system_stm32l1xx.c ****       msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 143              		.loc 1 220 22
 144 0064 354B     		ldr	r3, .L12
 145 0066 5B68     		ldr	r3, [r3, #4]
 146              		.loc 1 220 52
 147 0068 5B0B     		lsrs	r3, r3, #13
 148              		.loc 1 220 16
 149 006a 03F00703 		and	r3, r3, #7
 150 006e 7B60     		str	r3, [r7, #4]
 221:Core/Src/system_stm32l1xx.c ****       SystemCoreClock = (32768 * (1 << (msirange + 1)));
 151              		.loc 1 221 50
 152 0070 7B68     		ldr	r3, [r7, #4]
 153 0072 0133     		adds	r3, r3, #1
 154              		.loc 1 221 32
 155 0074 4FF40042 		mov	r2, #32768
 156 0078 02FA03F3 		lsl	r3, r2, r3
 157 007c 1A46     		mov	r2, r3
 158              		.loc 1 221 23
 159 007e 304B     		ldr	r3, .L12+4
 160 0080 1A60     		str	r2, [r3]
 222:Core/Src/system_stm32l1xx.c ****       break;
 161              		.loc 1 222 7
 162 0082 46E0     		b	.L9
 163              	.L7:
 223:Core/Src/system_stm32l1xx.c ****     case 0x04:  /* HSI used as system clock */
 224:Core/Src/system_stm32l1xx.c ****       SystemCoreClock = HSI_VALUE;
 164              		.loc 1 224 23
 165 0084 2E4B     		ldr	r3, .L12+4
 166 0086 2F4A     		ldr	r2, .L12+8
 167 0088 1A60     		str	r2, [r3]
 225:Core/Src/system_stm32l1xx.c ****       break;
 168              		.loc 1 225 7
 169 008a 42E0     		b	.L9
 170              	.L6:
 226:Core/Src/system_stm32l1xx.c ****     case 0x08:  /* HSE used as system clock */
 227:Core/Src/system_stm32l1xx.c ****       SystemCoreClock = HSE_VALUE;
 171              		.loc 1 227 23
 172 008c 2C4B     		ldr	r3, .L12+4
 173 008e 2E4A     		ldr	r2, .L12+12
 174 0090 1A60     		str	r2, [r3]
 228:Core/Src/system_stm32l1xx.c ****       break;
 175              		.loc 1 228 7
 176 0092 3EE0     		b	.L9
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s 			page 8


 177              	.L4:
 229:Core/Src/system_stm32l1xx.c ****     case 0x0C:  /* PLL used as system clock */
 230:Core/Src/system_stm32l1xx.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 231:Core/Src/system_stm32l1xx.c ****       pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 178              		.loc 1 231 19
 179 0094 294B     		ldr	r3, .L12
 180 0096 9B68     		ldr	r3, [r3, #8]
 181              		.loc 1 231 14
 182 0098 03F47013 		and	r3, r3, #3932160
 183 009c 3B61     		str	r3, [r7, #16]
 232:Core/Src/system_stm32l1xx.c ****       plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 184              		.loc 1 232 19
 185 009e 274B     		ldr	r3, .L12
 186 00a0 9B68     		ldr	r3, [r3, #8]
 187              		.loc 1 232 14
 188 00a2 03F44003 		and	r3, r3, #12582912
 189 00a6 FB60     		str	r3, [r7, #12]
 233:Core/Src/system_stm32l1xx.c ****       pllmul = PLLMulTable[(pllmul >> 18)];
 190              		.loc 1 233 36
 191 00a8 3B69     		ldr	r3, [r7, #16]
 192 00aa 9B0C     		lsrs	r3, r3, #18
 193              		.loc 1 233 27
 194 00ac 274A     		ldr	r2, .L12+16
 195 00ae D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 196              		.loc 1 233 14
 197 00b0 3B61     		str	r3, [r7, #16]
 234:Core/Src/system_stm32l1xx.c ****       plldiv = (plldiv >> 22) + 1;
 198              		.loc 1 234 24
 199 00b2 FB68     		ldr	r3, [r7, #12]
 200 00b4 9B0D     		lsrs	r3, r3, #22
 201              		.loc 1 234 14
 202 00b6 0133     		adds	r3, r3, #1
 203 00b8 FB60     		str	r3, [r7, #12]
 235:Core/Src/system_stm32l1xx.c ****       
 236:Core/Src/system_stm32l1xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 204              		.loc 1 236 22
 205 00ba 204B     		ldr	r3, .L12
 206 00bc 9B68     		ldr	r3, [r3, #8]
 207              		.loc 1 236 17
 208 00be 03F48033 		and	r3, r3, #65536
 209 00c2 BB60     		str	r3, [r7, #8]
 237:Core/Src/system_stm32l1xx.c **** 
 238:Core/Src/system_stm32l1xx.c ****       if (pllsource == 0x00)
 210              		.loc 1 238 10
 211 00c4 BB68     		ldr	r3, [r7, #8]
 212 00c6 002B     		cmp	r3, #0
 213 00c8 09D1     		bne	.L10
 239:Core/Src/system_stm32l1xx.c ****       {
 240:Core/Src/system_stm32l1xx.c ****         /* HSI oscillator clock selected as PLL clock entry */
 241:Core/Src/system_stm32l1xx.c ****         SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
 214              		.loc 1 241 41
 215 00ca 3B69     		ldr	r3, [r7, #16]
 216 00cc 1D4A     		ldr	r2, .L12+8
 217 00ce 03FB02F2 		mul	r2, r3, r2
 218              		.loc 1 241 51
 219 00d2 FB68     		ldr	r3, [r7, #12]
 220 00d4 B2FBF3F3 		udiv	r3, r2, r3
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s 			page 9


 221              		.loc 1 241 25
 222 00d8 194A     		ldr	r2, .L12+4
 223 00da 1360     		str	r3, [r2]
 242:Core/Src/system_stm32l1xx.c ****       }
 243:Core/Src/system_stm32l1xx.c ****       else
 244:Core/Src/system_stm32l1xx.c ****       {
 245:Core/Src/system_stm32l1xx.c ****         /* HSE selected as PLL clock entry */
 246:Core/Src/system_stm32l1xx.c ****         SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
 247:Core/Src/system_stm32l1xx.c ****       }
 248:Core/Src/system_stm32l1xx.c ****       break;
 224              		.loc 1 248 7
 225 00dc 19E0     		b	.L9
 226              	.L10:
 246:Core/Src/system_stm32l1xx.c ****       }
 227              		.loc 1 246 41
 228 00de 3B69     		ldr	r3, [r7, #16]
 229 00e0 194A     		ldr	r2, .L12+12
 230 00e2 03FB02F2 		mul	r2, r3, r2
 246:Core/Src/system_stm32l1xx.c ****       }
 231              		.loc 1 246 51
 232 00e6 FB68     		ldr	r3, [r7, #12]
 233 00e8 B2FBF3F3 		udiv	r3, r2, r3
 246:Core/Src/system_stm32l1xx.c ****       }
 234              		.loc 1 246 25
 235 00ec 144A     		ldr	r2, .L12+4
 236 00ee 1360     		str	r3, [r2]
 237              		.loc 1 248 7
 238 00f0 0FE0     		b	.L9
 239              	.L3:
 249:Core/Src/system_stm32l1xx.c ****     default: /* MSI used as system clock */
 250:Core/Src/system_stm32l1xx.c ****       msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 240              		.loc 1 250 22
 241 00f2 124B     		ldr	r3, .L12
 242 00f4 5B68     		ldr	r3, [r3, #4]
 243              		.loc 1 250 52
 244 00f6 5B0B     		lsrs	r3, r3, #13
 245              		.loc 1 250 16
 246 00f8 03F00703 		and	r3, r3, #7
 247 00fc 7B60     		str	r3, [r7, #4]
 251:Core/Src/system_stm32l1xx.c ****       SystemCoreClock = (32768 * (1 << (msirange + 1)));
 248              		.loc 1 251 50
 249 00fe 7B68     		ldr	r3, [r7, #4]
 250 0100 0133     		adds	r3, r3, #1
 251              		.loc 1 251 32
 252 0102 4FF40042 		mov	r2, #32768
 253 0106 02FA03F3 		lsl	r3, r2, r3
 254 010a 1A46     		mov	r2, r3
 255              		.loc 1 251 23
 256 010c 0C4B     		ldr	r3, .L12+4
 257 010e 1A60     		str	r2, [r3]
 252:Core/Src/system_stm32l1xx.c ****       break;
 258              		.loc 1 252 7
 259 0110 00BF     		nop
 260              	.L9:
 253:Core/Src/system_stm32l1xx.c ****   }
 254:Core/Src/system_stm32l1xx.c ****   /* Compute HCLK clock frequency --------------------------------------------*/
 255:Core/Src/system_stm32l1xx.c ****   /* Get HCLK prescaler */
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s 			page 10


 256:Core/Src/system_stm32l1xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 261              		.loc 1 256 28
 262 0112 0A4B     		ldr	r3, .L12
 263 0114 9B68     		ldr	r3, [r3, #8]
 264              		.loc 1 256 52
 265 0116 1B09     		lsrs	r3, r3, #4
 266 0118 03F00F03 		and	r3, r3, #15
 267              		.loc 1 256 22
 268 011c 0C4A     		ldr	r2, .L12+20
 269 011e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 270              		.loc 1 256 7
 271 0120 7B61     		str	r3, [r7, #20]
 257:Core/Src/system_stm32l1xx.c ****   /* HCLK clock frequency */
 258:Core/Src/system_stm32l1xx.c ****   SystemCoreClock >>= tmp;
 272              		.loc 1 258 19
 273 0122 074B     		ldr	r3, .L12+4
 274 0124 1A68     		ldr	r2, [r3]
 275 0126 7B69     		ldr	r3, [r7, #20]
 276 0128 22FA03F3 		lsr	r3, r2, r3
 277 012c 044A     		ldr	r2, .L12+4
 278 012e 1360     		str	r3, [r2]
 259:Core/Src/system_stm32l1xx.c **** }
 279              		.loc 1 259 1
 280 0130 00BF     		nop
 281 0132 1C37     		adds	r7, r7, #28
 282              		.cfi_def_cfa_offset 4
 283 0134 BD46     		mov	sp, r7
 284              		.cfi_def_cfa_register 13
 285              		@ sp needed
 286 0136 80BC     		pop	{r7}
 287              		.cfi_restore 7
 288              		.cfi_def_cfa_offset 0
 289 0138 7047     		bx	lr
 290              	.L13:
 291 013a 00BF     		.align	2
 292              	.L12:
 293 013c 00380240 		.word	1073887232
 294 0140 00000000 		.word	SystemCoreClock
 295 0144 0024F400 		.word	16000000
 296 0148 00366E01 		.word	24000000
 297 014c 00000000 		.word	PLLMulTable
 298 0150 00000000 		.word	AHBPrescTable
 299              		.cfi_endproc
 300              	.LFE73:
 302              		.text
 303              	.Letext0:
 304              		.file 2 "c:\\st\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_default_
 305              		.file 3 "c:\\st\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 306              		.file 4 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/system_stm32l1xx.h"
 307              		.file 5 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l151xba.h"
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s 			page 11


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32l1xx.c
C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s:22     .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s:19     .data.SystemCoreClock:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s:29     .rodata.PLLMulTable:00000000 PLLMulTable
C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s:26     .rodata.PLLMulTable:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s:36     .rodata.AHBPrescTable:00000000 AHBPrescTable
C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s:33     .rodata.AHBPrescTable:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s:44     .rodata.APBPrescTable:00000000 APBPrescTable
C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s:41     .rodata.APBPrescTable:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s:47     .text.SystemInit:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s:53     .text.SystemInit:00000000 SystemInit
C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s:79     .text.SystemCoreClockUpdate:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s:85     .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s:128    .text.SystemCoreClockUpdate:00000030 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s:141    .text.SystemCoreClockUpdate:00000064 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccYUr2Yb.s:293    .text.SystemCoreClockUpdate:0000013c $d
                           .group:00000000 wm4.0.7208a4f1159f7563e5a3c98e917e78ea
                           .group:00000000 wm4.stm32l1xx.h.39.e0d89f765e6228edd2d07f7d0817bcd8
                           .group:00000000 wm4.stm32l151xba.h.37.a6e9532bd093c2a203d12d168d13167e
                           .group:00000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:00000000 wm4.core_cm3.h.66.fc46cac19810db8f98d67da7ef88f42c
                           .group:00000000 wm4.cmsis_gcc.h.26.4f5798e999d5690b80e6ded3ecc94b37
                           .group:00000000 wm4.core_cm3.h.127.552ab6bb923680fc31d1142d4ea8743c
                           .group:00000000 wm4.mpu_armv7.h.32.27b4593cb2f8d3152ca5d97a9d72b321
                           .group:00000000 wm4.stm32l151xba.h.562.85f2a02125efc3b0700b06ee1b5b83e7
                           .group:00000000 wm4.stm32l1xx.h.188.884cd6efb98206df5cd0c303eb0771fb
                           .group:00000000 wm4.stm32l1xx_hal_conf.h.37.6f4ad034cd0fae16c71589731e1d3893
                           .group:00000000 wm4.stm32_hal_legacy.h.23.4caecc6d9e081e04fa2c0bc654646384
                           .group:00000000 wm4.stddef.h.39.144cf5ddcd53cbfdac30259dc1a6c87f
                           .group:00000000 wm4.stm32l1xx_hal_def.h.58.10c500df30faeb1fa16afd36d46e1ba5
                           .group:00000000 wm4.stm32l1xx_hal_rcc.h.48.7aac246abb8a85d0d2aa6192ea8742ce
                           .group:00000000 wm4.stm32l1xx_hal_rcc_ex.h.22.d8e6f48664255020cb04bc2dadba6c5d
                           .group:00000000 wm4.stm32l1xx_hal_gpio.h.22.3ca3b7aa358d476454694f01adf692e6
                           .group:00000000 wm4.stm32l1xx_hal_gpio_ex.h.22.27ab914f694b65e32683f896478b1e43
                           .group:00000000 wm4.stm32l1xx_hal_dma.h.22.b347843d8366866f9db3a74a45c6ec19
                           .group:00000000 wm4.stm32l1xx_hal_cortex.h.22.d9367fefb01ff1ce24aa22897bc6b6aa
                           .group:00000000 wm4.stm32l1xx_hal_flash.h.22.a9321185db3487d735cd57e0209e130c
                           .group:00000000 wm4.stm32l1xx_hal_flash_ex.h.22.6d421ff2169cdd4785a0e089f62c0b66
                           .group:00000000 wm4.stm32l1xx_hal_pwr.h.22.b9782bf82907a6f9cc11b48e4bbbd39f
                           .group:00000000 wm4.stm32l1xx_hal_pwr_ex.h.22.7a0296b358d7a46f3411697cd28c4060
                           .group:00000000 wm4.stm32l1xx_hal_uart.h.22.e342491b9dfc7c2668d500ebb911970f
                           .group:00000000 wm4.stm32l1xx_hal_exti.h.22.e466ba38c16bb4377db5ccc70057e402
                           .group:00000000 wm4.stm32l1xx_hal.h.50.d478bd919f6859a9754dea37e78cfbf7

NO UNDEFINED SYMBOLS
