<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Program&nbspFiles\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\Integer_Division\data\integer_division_wrap.v<br>
D:\Program&nbspFiles\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\Integer_Division\data\integer_division.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 27 21:01:31 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Integer_Division_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.177s, Peak memory usage = 46.629MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 46.629MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.033s, Peak memory usage = 46.629MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 46.629MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.019s, Peak memory usage = 46.629MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 46.629MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 46.629MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 46.629MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.018s, Peak memory usage = 46.629MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.027s, Peak memory usage = 46.629MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 46.629MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 46.629MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.152s, Peak memory usage = 70.965MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.192s, Peak memory usage = 70.965MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.1s, Peak memory usage = 70.965MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.589s, Elapsed time = 0h 0m 0.781s, Peak memory usage = 70.965MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>66</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>66</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>42</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>24</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1591</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1591</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>90</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>30</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>27</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>602</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>602</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>43</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>43</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>735(133 LUT, 602 ALU) / 138240</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1591 / 139140</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139140</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1591 / 139140</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 340</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.0(MHz)</td>
<td>99.5(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1591</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[22].non_restoring_division_latency_inst/reg_b_o_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n29_s/I1</td>
</tr>
<tr>
<td>2.077</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n29_s/COUT</td>
</tr>
<tr>
<td>2.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n28_s/CIN</td>
</tr>
<tr>
<td>2.127</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n28_s/COUT</td>
</tr>
<tr>
<td>2.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n27_s/CIN</td>
</tr>
<tr>
<td>2.177</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n27_s/COUT</td>
</tr>
<tr>
<td>2.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n26_s/CIN</td>
</tr>
<tr>
<td>2.227</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n26_s/COUT</td>
</tr>
<tr>
<td>2.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n25_s/CIN</td>
</tr>
<tr>
<td>2.277</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n25_s/COUT</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n24_s/CIN</td>
</tr>
<tr>
<td>2.327</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n24_s/COUT</td>
</tr>
<tr>
<td>2.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n23_s/CIN</td>
</tr>
<tr>
<td>2.377</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n23_s/COUT</td>
</tr>
<tr>
<td>2.377</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n22_s/CIN</td>
</tr>
<tr>
<td>2.427</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n22_s/COUT</td>
</tr>
<tr>
<td>2.427</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n21_s/CIN</td>
</tr>
<tr>
<td>2.477</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n21_s/COUT</td>
</tr>
<tr>
<td>2.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n20_s/CIN</td>
</tr>
<tr>
<td>2.527</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n20_s/COUT</td>
</tr>
<tr>
<td>2.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n19_s/CIN</td>
</tr>
<tr>
<td>2.577</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n19_s/COUT</td>
</tr>
<tr>
<td>2.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n18_s/CIN</td>
</tr>
<tr>
<td>2.627</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n18_s/COUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n17_s/CIN</td>
</tr>
<tr>
<td>2.677</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n17_s/COUT</td>
</tr>
<tr>
<td>2.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n16_s/CIN</td>
</tr>
<tr>
<td>2.727</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n16_s/COUT</td>
</tr>
<tr>
<td>2.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n15_s/CIN</td>
</tr>
<tr>
<td>2.777</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n15_s/COUT</td>
</tr>
<tr>
<td>2.777</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n14_s/CIN</td>
</tr>
<tr>
<td>2.827</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n14_s/COUT</td>
</tr>
<tr>
<td>3.034</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s19/I1</td>
</tr>
<tr>
<td>3.601</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s19/F</td>
</tr>
<tr>
<td>3.807</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s18/I0</td>
</tr>
<tr>
<td>4.386</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s18/F</td>
</tr>
<tr>
<td>4.592</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s16/I0</td>
</tr>
<tr>
<td>5.171</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s16/F</td>
</tr>
<tr>
<td>5.377</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s14/I0</td>
</tr>
<tr>
<td>5.956</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s14/F</td>
</tr>
<tr>
<td>6.162</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s12/I0</td>
</tr>
<tr>
<td>6.741</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s12/F</td>
</tr>
<tr>
<td>6.948</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s10/I0</td>
</tr>
<tr>
<td>7.526</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s10/F</td>
</tr>
<tr>
<td>7.733</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s8/I0</td>
</tr>
<tr>
<td>8.311</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s8/F</td>
</tr>
<tr>
<td>8.518</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s6/I0</td>
</tr>
<tr>
<td>9.096</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s6/F</td>
</tr>
<tr>
<td>9.303</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s4/I0</td>
</tr>
<tr>
<td>9.881</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s4/F</td>
</tr>
<tr>
<td>10.088</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s2/I0</td>
</tr>
<tr>
<td>10.666</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/n108_s2/F</td>
</tr>
<tr>
<td>10.873</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1591</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_0_s0/CLK</td>
</tr>
<tr>
<td>10.825</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[23].non_restoring_division_latency_inst/reg_a_o_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.126, 71.379%; route: 2.475, 24.790%; tC2Q: 0.382, 3.831%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1591</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_s/I1</td>
</tr>
<tr>
<td>2.077</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_s/COUT</td>
</tr>
<tr>
<td>2.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_s/CIN</td>
</tr>
<tr>
<td>2.127</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_s/COUT</td>
</tr>
<tr>
<td>2.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_s/CIN</td>
</tr>
<tr>
<td>2.177</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_s/COUT</td>
</tr>
<tr>
<td>2.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_s/CIN</td>
</tr>
<tr>
<td>2.227</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_s/COUT</td>
</tr>
<tr>
<td>2.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_s/CIN</td>
</tr>
<tr>
<td>2.277</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_s/COUT</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_s/CIN</td>
</tr>
<tr>
<td>2.327</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_s/COUT</td>
</tr>
<tr>
<td>2.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_s/CIN</td>
</tr>
<tr>
<td>2.377</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_s/COUT</td>
</tr>
<tr>
<td>2.377</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_s/CIN</td>
</tr>
<tr>
<td>2.427</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_s/COUT</td>
</tr>
<tr>
<td>2.427</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_s/CIN</td>
</tr>
<tr>
<td>2.477</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_s/COUT</td>
</tr>
<tr>
<td>2.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_s/CIN</td>
</tr>
<tr>
<td>2.527</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_s/COUT</td>
</tr>
<tr>
<td>2.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_s/CIN</td>
</tr>
<tr>
<td>2.577</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_s/COUT</td>
</tr>
<tr>
<td>2.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_s/CIN</td>
</tr>
<tr>
<td>2.627</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_s/COUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_s/CIN</td>
</tr>
<tr>
<td>2.677</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_s/COUT</td>
</tr>
<tr>
<td>2.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_s/CIN</td>
</tr>
<tr>
<td>2.727</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_s/COUT</td>
</tr>
<tr>
<td>2.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_s/CIN</td>
</tr>
<tr>
<td>2.777</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_s/COUT</td>
</tr>
<tr>
<td>2.777</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_s/CIN</td>
</tr>
<tr>
<td>2.827</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_s/COUT</td>
</tr>
<tr>
<td>2.827</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_s/CIN</td>
</tr>
<tr>
<td>2.877</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_s/COUT</td>
</tr>
<tr>
<td>2.877</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_s/CIN</td>
</tr>
<tr>
<td>2.927</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_s/COUT</td>
</tr>
<tr>
<td>2.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_s/CIN</td>
</tr>
<tr>
<td>2.977</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_s/COUT</td>
</tr>
<tr>
<td>2.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_s/CIN</td>
</tr>
<tr>
<td>3.027</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_s/COUT</td>
</tr>
<tr>
<td>3.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_s/CIN</td>
</tr>
<tr>
<td>3.077</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_s/COUT</td>
</tr>
<tr>
<td>3.077</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_s/CIN</td>
</tr>
<tr>
<td>3.127</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_s/COUT</td>
</tr>
<tr>
<td>3.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_s/CIN</td>
</tr>
<tr>
<td>3.177</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_s/COUT</td>
</tr>
<tr>
<td>3.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_s/CIN</td>
</tr>
<tr>
<td>3.227</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_s/COUT</td>
</tr>
<tr>
<td>3.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_s/CIN</td>
</tr>
<tr>
<td>3.471</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_s/SUM</td>
</tr>
<tr>
<td>3.677</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n108_s2/I0</td>
</tr>
<tr>
<td>4.256</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n108_s2/F</td>
</tr>
<tr>
<td>4.462</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1591</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_0_s0/CLK</td>
</tr>
<tr>
<td>10.825</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_a_o_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.572, 71.983%; route: 0.619, 17.314%; tC2Q: 0.382, 10.703%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign_o_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1591</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_s/I1</td>
</tr>
<tr>
<td>2.077</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_s/COUT</td>
</tr>
<tr>
<td>2.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_s/CIN</td>
</tr>
<tr>
<td>2.127</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_s/COUT</td>
</tr>
<tr>
<td>2.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_s/CIN</td>
</tr>
<tr>
<td>2.177</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_s/COUT</td>
</tr>
<tr>
<td>2.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_s/CIN</td>
</tr>
<tr>
<td>2.227</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_s/COUT</td>
</tr>
<tr>
<td>2.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_s/CIN</td>
</tr>
<tr>
<td>2.277</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_s/COUT</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_s/CIN</td>
</tr>
<tr>
<td>2.327</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_s/COUT</td>
</tr>
<tr>
<td>2.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_s/CIN</td>
</tr>
<tr>
<td>2.377</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_s/COUT</td>
</tr>
<tr>
<td>2.377</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_s/CIN</td>
</tr>
<tr>
<td>2.427</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_s/COUT</td>
</tr>
<tr>
<td>2.427</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_s/CIN</td>
</tr>
<tr>
<td>2.477</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_s/COUT</td>
</tr>
<tr>
<td>2.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_s/CIN</td>
</tr>
<tr>
<td>2.527</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_s/COUT</td>
</tr>
<tr>
<td>2.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_s/CIN</td>
</tr>
<tr>
<td>2.577</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_s/COUT</td>
</tr>
<tr>
<td>2.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_s/CIN</td>
</tr>
<tr>
<td>2.627</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_s/COUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_s/CIN</td>
</tr>
<tr>
<td>2.677</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_s/COUT</td>
</tr>
<tr>
<td>2.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_s/CIN</td>
</tr>
<tr>
<td>2.727</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_s/COUT</td>
</tr>
<tr>
<td>2.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_s/CIN</td>
</tr>
<tr>
<td>2.777</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_s/COUT</td>
</tr>
<tr>
<td>2.777</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_s/CIN</td>
</tr>
<tr>
<td>2.827</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_s/COUT</td>
</tr>
<tr>
<td>2.827</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_s/CIN</td>
</tr>
<tr>
<td>2.877</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_s/COUT</td>
</tr>
<tr>
<td>2.877</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_s/CIN</td>
</tr>
<tr>
<td>2.927</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_s/COUT</td>
</tr>
<tr>
<td>2.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_s/CIN</td>
</tr>
<tr>
<td>2.977</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_s/COUT</td>
</tr>
<tr>
<td>2.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_s/CIN</td>
</tr>
<tr>
<td>3.027</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_s/COUT</td>
</tr>
<tr>
<td>3.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_s/CIN</td>
</tr>
<tr>
<td>3.077</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_s/COUT</td>
</tr>
<tr>
<td>3.077</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_s/CIN</td>
</tr>
<tr>
<td>3.127</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_s/COUT</td>
</tr>
<tr>
<td>3.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_s/CIN</td>
</tr>
<tr>
<td>3.177</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_s/COUT</td>
</tr>
<tr>
<td>3.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_s/CIN</td>
</tr>
<tr>
<td>3.227</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_s/COUT</td>
</tr>
<tr>
<td>3.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_s/CIN</td>
</tr>
<tr>
<td>3.471</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n5_s/SUM</td>
</tr>
<tr>
<td>3.677</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_24_s0/I0</td>
</tr>
<tr>
<td>4.256</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_24_s0/F</td>
</tr>
<tr>
<td>4.462</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign_o_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1591</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign_o_s0/CLK</td>
</tr>
<tr>
<td>10.825</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sign_o_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.572, 71.983%; route: 0.619, 17.314%; tC2Q: 0.382, 10.703%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1591</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_s/I1</td>
</tr>
<tr>
<td>2.077</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_s/COUT</td>
</tr>
<tr>
<td>2.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_s/CIN</td>
</tr>
<tr>
<td>2.127</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_s/COUT</td>
</tr>
<tr>
<td>2.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_s/CIN</td>
</tr>
<tr>
<td>2.177</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_s/COUT</td>
</tr>
<tr>
<td>2.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_s/CIN</td>
</tr>
<tr>
<td>2.227</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_s/COUT</td>
</tr>
<tr>
<td>2.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_s/CIN</td>
</tr>
<tr>
<td>2.277</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_s/COUT</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_s/CIN</td>
</tr>
<tr>
<td>2.327</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_s/COUT</td>
</tr>
<tr>
<td>2.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_s/CIN</td>
</tr>
<tr>
<td>2.377</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_s/COUT</td>
</tr>
<tr>
<td>2.377</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_s/CIN</td>
</tr>
<tr>
<td>2.427</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_s/COUT</td>
</tr>
<tr>
<td>2.427</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_s/CIN</td>
</tr>
<tr>
<td>2.477</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_s/COUT</td>
</tr>
<tr>
<td>2.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_s/CIN</td>
</tr>
<tr>
<td>2.527</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_s/COUT</td>
</tr>
<tr>
<td>2.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_s/CIN</td>
</tr>
<tr>
<td>2.577</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_s/COUT</td>
</tr>
<tr>
<td>2.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_s/CIN</td>
</tr>
<tr>
<td>2.627</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_s/COUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_s/CIN</td>
</tr>
<tr>
<td>2.677</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_s/COUT</td>
</tr>
<tr>
<td>2.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_s/CIN</td>
</tr>
<tr>
<td>2.727</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_s/COUT</td>
</tr>
<tr>
<td>2.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_s/CIN</td>
</tr>
<tr>
<td>2.777</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_s/COUT</td>
</tr>
<tr>
<td>2.777</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_s/CIN</td>
</tr>
<tr>
<td>2.827</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_s/COUT</td>
</tr>
<tr>
<td>2.827</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_s/CIN</td>
</tr>
<tr>
<td>2.877</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_s/COUT</td>
</tr>
<tr>
<td>2.877</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_s/CIN</td>
</tr>
<tr>
<td>2.927</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_s/COUT</td>
</tr>
<tr>
<td>2.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_s/CIN</td>
</tr>
<tr>
<td>2.977</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_s/COUT</td>
</tr>
<tr>
<td>2.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_s/CIN</td>
</tr>
<tr>
<td>3.027</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_s/COUT</td>
</tr>
<tr>
<td>3.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_s/CIN</td>
</tr>
<tr>
<td>3.077</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_s/COUT</td>
</tr>
<tr>
<td>3.077</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_s/CIN</td>
</tr>
<tr>
<td>3.127</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_s/COUT</td>
</tr>
<tr>
<td>3.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_s/CIN</td>
</tr>
<tr>
<td>3.177</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_s/COUT</td>
</tr>
<tr>
<td>3.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_s/CIN</td>
</tr>
<tr>
<td>3.421</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n6_s/SUM</td>
</tr>
<tr>
<td>3.627</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_23_s0/I0</td>
</tr>
<tr>
<td>4.206</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_23_s0/F</td>
</tr>
<tr>
<td>4.412</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_23_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1591</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_23_s0/CLK</td>
</tr>
<tr>
<td>10.825</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_23_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.522, 71.586%; route: 0.619, 17.559%; tC2Q: 0.382, 10.855%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1591</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_s/I1</td>
</tr>
<tr>
<td>2.077</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n29_s/COUT</td>
</tr>
<tr>
<td>2.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_s/CIN</td>
</tr>
<tr>
<td>2.127</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n28_s/COUT</td>
</tr>
<tr>
<td>2.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_s/CIN</td>
</tr>
<tr>
<td>2.177</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n27_s/COUT</td>
</tr>
<tr>
<td>2.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_s/CIN</td>
</tr>
<tr>
<td>2.227</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n26_s/COUT</td>
</tr>
<tr>
<td>2.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_s/CIN</td>
</tr>
<tr>
<td>2.277</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n25_s/COUT</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_s/CIN</td>
</tr>
<tr>
<td>2.327</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n24_s/COUT</td>
</tr>
<tr>
<td>2.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_s/CIN</td>
</tr>
<tr>
<td>2.377</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n23_s/COUT</td>
</tr>
<tr>
<td>2.377</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_s/CIN</td>
</tr>
<tr>
<td>2.427</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n22_s/COUT</td>
</tr>
<tr>
<td>2.427</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_s/CIN</td>
</tr>
<tr>
<td>2.477</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n21_s/COUT</td>
</tr>
<tr>
<td>2.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_s/CIN</td>
</tr>
<tr>
<td>2.527</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n20_s/COUT</td>
</tr>
<tr>
<td>2.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_s/CIN</td>
</tr>
<tr>
<td>2.577</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n19_s/COUT</td>
</tr>
<tr>
<td>2.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_s/CIN</td>
</tr>
<tr>
<td>2.627</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n18_s/COUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_s/CIN</td>
</tr>
<tr>
<td>2.677</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n17_s/COUT</td>
</tr>
<tr>
<td>2.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_s/CIN</td>
</tr>
<tr>
<td>2.727</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n16_s/COUT</td>
</tr>
<tr>
<td>2.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_s/CIN</td>
</tr>
<tr>
<td>2.777</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n15_s/COUT</td>
</tr>
<tr>
<td>2.777</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_s/CIN</td>
</tr>
<tr>
<td>2.827</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n14_s/COUT</td>
</tr>
<tr>
<td>2.827</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_s/CIN</td>
</tr>
<tr>
<td>2.877</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n13_s/COUT</td>
</tr>
<tr>
<td>2.877</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_s/CIN</td>
</tr>
<tr>
<td>2.927</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n12_s/COUT</td>
</tr>
<tr>
<td>2.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_s/CIN</td>
</tr>
<tr>
<td>2.977</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n11_s/COUT</td>
</tr>
<tr>
<td>2.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_s/CIN</td>
</tr>
<tr>
<td>3.027</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n10_s/COUT</td>
</tr>
<tr>
<td>3.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_s/CIN</td>
</tr>
<tr>
<td>3.077</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n9_s/COUT</td>
</tr>
<tr>
<td>3.077</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_s/CIN</td>
</tr>
<tr>
<td>3.127</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n8_s/COUT</td>
</tr>
<tr>
<td>3.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_s/CIN</td>
</tr>
<tr>
<td>3.371</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/n7_s/SUM</td>
</tr>
<tr>
<td>3.577</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_22_s0/I0</td>
</tr>
<tr>
<td>4.156</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/sub_add_22_s0/F</td>
</tr>
<tr>
<td>4.362</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_22_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1591</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_22_s0/CLK</td>
</tr>
<tr>
<td>10.825</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_latency_inst/reg_sub_add_o_22_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.472, 71.177%; route: 0.619, 17.812%; tC2Q: 0.382, 11.011%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
