// Seed: 1597339521
module module_0 ();
  logic id_1;
  ;
  assign id_1 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input tri1 id_4,
    output supply1 id_5
);
  wire id_7;
  module_0 modCall_1 ();
  logic [$realtime : 1] id_8 = id_4;
  xor primCall (id_1, id_2, id_4, id_7);
endmodule
module module_2 (
    output wand id_0,
    output tri1 id_1,
    input tri id_2,
    input uwire id_3,
    input wire id_4,
    input wand id_5,
    input tri0 id_6,
    input wand id_7,
    input wand id_8,
    output tri0 id_9,
    input tri1 id_10,
    input supply0 id_11,
    output wand id_12,
    input wor id_13
);
  wire id_15;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
