# ğŸ¯ æ–°å¢æ¶æ„å›¾ä½¿ç”¨æŒ‡å—

## ğŸ“Œ æ–‡ä»¶ä½ç½®
`docs/ARCHITECTURE_DIAGRAMS.tex` - åŒ…å«3ä¸ªè¯¦ç»†TikZæ¶æ„å›¾

---

## ğŸ“Š ä¸‰ä¸ªæ¶æ„å›¾å¯¹æ¯”

| å›¾å | é€‚ç”¨ç« èŠ‚ | å±‚æ¬¡ | ä¸»è¦å†…å®¹ | ä¼˜å…ˆçº§ |
|------|---------|------|---------|--------|
| **æ€»ä½“è®¾è®¡æ¶æ„** | 4.3 æ¨¡å‹æ¶æ„æ€»è§ˆ | é«˜å±‚æŠ½è±¡ | Entity/Process/Resource/Constraintåˆ†ç±» | â­â­â­ |
| **Inboundæµç¨‹æ¶æ„** | 4.3.4 å…¥åº“æµç¨‹ | è¯¦ç»†æµç¨‹ | åˆ°è¾¾â†’Bufferâ†’Timeslotâ†’å¤„ç† | â­â­â­ |
| **Outboundæµç¨‹æ¶æ„** | 4.3.3 å‡ºåº“æµç¨‹ | è¯¦ç»†æµç¨‹ | åˆ°è¾¾â†’å¤„ç†â†’Loadingâ†’SLAæ£€æŸ¥ | â­â­â­ |

---

## ğŸ”§ LaTeXé…ç½®è¦æ±‚

åœ¨ä½ çš„LaTeXæ–‡ä»¶preambleä¸­æ·»åŠ ï¼š

```latex
\usepackage{tikz}
\usetikzlibrary{shapes,arrows,positioning,fit,backgrounds}
```

---

## ğŸ“ æ’å…¥ä½ç½®å»ºè®®

### æ–¹æ¡ˆA: ä¸‰å›¾å…¨æ’å…¥ï¼ˆæ¨èï¼Œç¯‡å¹…å…è®¸æ—¶ï¼‰

```latex
% ========== Section 4.3 - Model Architecture Overview ==========
\section{Model Architecture}

% 1. æ€»ä½“è®¾è®¡æ¶æ„å›¾ (ç»™å‡ºå…¨å±€è§†è§’)
\input{ARCHITECTURE_DIAGRAMS}  % ç¬¬190-290è¡Œçš„å†…å®¹

% ========== Section 4.3.3 - Outbound Process ==========
\subsection{Outbound Process Model}

% 2. Outboundæµç¨‹æ¶æ„å›¾
\input{ARCHITECTURE_DIAGRAMS}  % ç¬¬75-140è¡Œçš„å†…å®¹

% ========== Section 4.3.4 - Inbound Process ==========
\subsection{Inbound Process Model}

% 3. Inboundæµç¨‹æ¶æ„å›¾
\input{ARCHITECTURE_DIAGRAMS}  % ç¬¬15-65è¡Œçš„å†…å®¹
```

### æ–¹æ¡ˆB: ä»…æ’å…¥æ€»ä½“æ¶æ„å›¾ï¼ˆç¯‡å¹…ç´§å¼ æ—¶ï¼‰

```latex
% åªåœ¨4.3å¼€å¤´æ’å…¥æ€»ä½“è®¾è®¡æ¶æ„å›¾
\section{Model Architecture}

% æ›¿æ¢åŸæœ‰çš„ç®€åŒ–æ¶æ„å›¾ (PART1 line 50-95)
\input{ARCHITECTURE_DIAGRAMS}  % ç¬¬190-290è¡Œ
```

---

## ğŸ“– å„å›¾è¯¦ç»†è¯´æ˜

### å›¾1: æ€»ä½“ä»¿çœŸè®¾è®¡æ¶æ„ (Overall Architecture)

**æ ‡ç­¾**: `\label{fig:simulation_architecture_overview}`  
**ä»£ç è¡Œ**: ARCHITECTURE_DIAGRAMS.tex, line 190-290  

**å±•ç¤ºå†…å®¹**:
- **Entityå±‚**: Truck (Inbound/Outbound), Order (FG only), Buffer (Trailers)
- **Processå±‚**: Arrival Process, Inbound Processing, Outbound Processing
- **Resourceå±‚**: FTE Manager, Timeslot Capacity, Dock Positions
- **Constraintå±‚**: Hourly Capacity Limits, Time Deadlines, DC Operating Hours
- **Managerå±‚**: Hourly Manager, KPI Collector, Buffer Release Process

**é€‚ç”¨åœºæ™¯**: 
- åœ¨4.3å¼€å¤´ç»™è¯»è€…æ•´ä½“æ¦‚å¿µ
- è§£é‡Šä»¿çœŸç³»ç»Ÿçš„ç»„æˆè¦ç´ å’Œäº¤äº’å…³ç³»
- ä½œä¸ºåç»­è¯¦ç»†æµç¨‹å›¾çš„å¼•å¯¼

**ç‰¹ç‚¹**:
- å›¾ä¾‹æ¸…æ™°ï¼šå®çº¿=æµç¨‹ï¼Œè™šçº¿=çº¦æŸï¼Œç‚¹çº¿=ç›‘æ§
- åŒ…å«åº•éƒ¨è¯´æ˜æ¡†ï¼šEntityå±æ€§ã€Processç‰¹å¾
- å…¨æ™¯è§†è§’ï¼šæ‰€æœ‰ç»„ä»¶ä¸€è§ˆæ— é—

---

### å›¾2: Inboundæµç¨‹æ¶æ„ (Inbound Process)

**æ ‡ç­¾**: `\label{fig:inbound_architecture}`  
**ä»£ç è¡Œ**: ARCHITECTURE_DIAGRAMS.tex, line 15-65  

**æµç¨‹é˜¶æ®µ** (ä»å·¦åˆ°å³):
1. **Truck Arrival** (Poissonåˆ†å¸ƒ)
2. **Queue for Timeslot** (ç­‰å¾…Receptionä½ç½®)
3. **Unloading at Dock** (å›ºå®š30åˆ†é’Ÿ)
4. **FTE Processing** (24å°æ—¶deadline)
5. **Processing Complete**

**å…³é”®æœºåˆ¶**:
- **Bufferæœºåˆ¶**: DCå…³é—­æ—¶åˆ°è¾¾çš„è´§ç‰©è¿›å…¥Bufferï¼Œå¼€é—¨åé‡Šæ”¾
- **Timeslotçº¦æŸ**: FG Reception 2ä¸ªä½ç½®ï¼ŒR&P Reception 1ä¸ªä½ç½®
- **24å°æ—¶deadline**: ä»åˆ°è¾¾åˆ°å¤„ç†å®Œæˆå¿…é¡»åœ¨24å°æ—¶å†…
- **FTEå®¹é‡çº¦æŸ**: æ¯å°æ—¶å¤„ç†èƒ½åŠ›æœ‰é™

**é€‚ç”¨åœºæ™¯**:
- è¯¦ç»†è®²è§£å…¥åº“æ“ä½œæµç¨‹
- è¯´æ˜Bufferçš„ä½œç”¨ï¼ˆDCå…³é—­æ—¶çš„ç¼“å†²ï¼‰
- å¼ºè°ƒ24å°æ—¶å¤„ç†æ—¶é™

---

### å›¾3: Outboundæµç¨‹æ¶æ„ (Outbound Process)

**æ ‡ç­¾**: `\label{fig:outbound_architecture}`  
**ä»£ç è¡Œ**: ARCHITECTURE_DIAGRAMS.tex, line 75-140  

**æµç¨‹é˜¶æ®µ** (ä»å·¦åˆ°å³):
1. **Truck Arrival** (æ··åˆæ¨¡å¼: 75% Scheduled + 25% Poisson)
2. **FTE Processing** (å‡†å¤‡è´§ç‰©)
3. **Queue for Timeslot** (ç­‰å¾…Loadingä½ç½®)
4. **Loading at Dock** (å›ºå®š30åˆ†é’Ÿ)
5. **SLA Check** (æ£€æŸ¥æ˜¯å¦æŒ‰æ—¶å‘è¿)
6. **Truck Departure** (æ­£å¸¸) æˆ– **Delayed** (å»¶è¯¯)

**å…³é”®å·®å¼‚** (vs Inbound):
- **ä¸¤é˜¶æ®µæµç¨‹**: å…ˆå¤„ç†è´§ç‰©ï¼ˆFTEï¼‰ï¼Œåè£…è½¦ï¼ˆTimeslotï¼‰
  - Inboundç›¸å: å…ˆå¸è´§ï¼ˆTimeslotï¼‰ï¼Œåå¤„ç†ï¼ˆFTEï¼‰
- **åˆ°è¾¾æ¨¡å¼æ··åˆ**: 75%é¢„çº¦ + 25%ä¸´æ—¶åˆ°è¾¾
- **SLAæ£€æŸ¥**: ä»…FGæœ‰å‘è¿æ—¶é™
  - G2: same-day deadline (å½“å¤©å‘è¿)
  - ROW: next-day deadline (æ¬¡æ—¥å‘è¿)
- **Timeslotå®¹é‡ä¸åŒ**: FG Loading 1ä¸ªä½ç½®ï¼ŒR&P Loading 4-6ä¸ªä½ç½®

**é€‚ç”¨åœºæ™¯**:
- è¯¦ç»†è®²è§£å‡ºåº“æ“ä½œæµç¨‹
- è¯´æ˜ä¸¤é˜¶æ®µå¤„ç†é€»è¾‘ï¼ˆä¸ºä»€ä¹ˆå…ˆå¤„ç†åè£…è½¦ï¼‰
- è§£é‡ŠSLAæ£€æŸ¥æœºåˆ¶å’ŒåŒºåŸŸå·®å¼‚

---

## ğŸ” ä¸‰å›¾ä¹‹é—´çš„å…³ç³»

```
æ€»ä½“æ¶æ„å›¾ (Overview)
    â†“ æä¾›å…¨å±€è§†è§’
    â”œâ”€â†’ Inboundæµç¨‹æ¶æ„ (è¯¦ç»†å±•å¼€Inboundéƒ¨åˆ†)
    â””â”€â†’ Outboundæµç¨‹æ¶æ„ (è¯¦ç»†å±•å¼€Outboundéƒ¨åˆ†)
```

**æ¨èæ–‡å­—è¯´æ˜é¡ºåº**:
1. å…ˆæ’å…¥æ€»ä½“æ¶æ„å›¾ï¼Œå†™ä¸€æ®µè¯ï¼š"The simulation model consists of three entity types (Truck, Order, Buffer), three main process flows (Arrival, Inbound, Outbound), and multiple resource/constraint mechanisms as shown in Figure X."
   
2. åœ¨Outboundç« èŠ‚æ’å…¥Outboundæ¶æ„å›¾ï¼Œå†™ï¼š"Figure X details the outbound process flow. Unlike inbound operations, outbound processing follows a two-stage approach..."

3. åœ¨Inboundç« èŠ‚æ’å…¥Inboundæ¶æ„å›¾ï¼Œå†™ï¼š"Figure X illustrates the inbound process. When DC is closed, arriving trucks are buffered and released when operations resume..."

---

## ğŸ“‹ å¿«é€Ÿæ£€æŸ¥æ¸…å•

æ’å…¥å‰ç¡®è®¤ï¼š
- [ ] LaTeX preambleå·²æ·»åŠ tikzç›¸å…³åŒ…
- [ ] `\usetikzlibrary{fit,backgrounds}` å·²åŠ è½½
- [ ] ç¡®å®šæ’å…¥ä½ç½®ï¼ˆ4.3æ€»è§ˆ æˆ– 4.3.3/4.3.4è¯¦ç»†ç« èŠ‚ï¼‰
- [ ] å‡†å¤‡å¥½é…å¥—æ–‡å­—è¯´æ˜ï¼ˆæ¯å›¾2-3å¥è¯ï¼‰

æ’å…¥åéªŒè¯ï¼š
- [ ] ç¼–è¯‘æ— é”™è¯¯
- [ ] å›¾ç‰‡æ˜¾ç¤ºå®Œæ•´ï¼ˆæ— è¶…å‡ºé¡µè¾¹è·ï¼‰
- [ ] æ ‡ç­¾å¼•ç”¨æ­£ç¡®ï¼ˆ`\ref{fig:...}` æœ‰æ•ˆï¼‰
- [ ] å›¾ä¾‹æ¸…æ™°å¯è¯»

---

## ğŸ’¡ ä¸åŸæœ‰ç®€åŒ–æ¶æ„å›¾çš„å¯¹æ¯”

| ç‰¹æ€§ | ç®€åŒ–ç‰ˆ (PART1) | è¯¦ç»†ç‰ˆ (ARCHITECTURE_DIAGRAMS) |
|-----|---------------|-------------------------------|
| å›¾æ•°é‡ | 1ä¸ª | 3ä¸ª |
| æ€»ä»£ç è¡Œæ•° | ~50è¡Œ | ~320è¡Œ |
| Entityå±•ç¤º | æŠ½è±¡æåŠ | è¯¦ç»†åˆ†ç±»+å±æ€§ |
| Processç»†èŠ‚ | é«˜åº¦ç®€åŒ– | åˆ†Inbound/Outboundè¯¦è¿° |
| Constraintæœºåˆ¶ | ç®€å•ç®­å¤´ | ä¸“é—¨Constraintå±‚ |
| Bufferæœºåˆ¶ | æ—  | Inboundå›¾ä¸­è¯¦ç»†å±•ç¤º |
| SLAæ£€æŸ¥ | æ—  | Outboundå›¾ä¸­è¯¦ç»†å±•ç¤º |
| é€‚ç”¨è¯»è€… | å¿«é€Ÿç†è§£ | æ·±å…¥å­¦ä¹  |

**é€‰æ‹©å»ºè®®**:
- å¦‚æœè¯»è€…éœ€è¦å¿«é€Ÿäº†è§£â†’ ç”¨ç®€åŒ–ç‰ˆ
- å¦‚æœæŠ¥å‘Šç¯‡å¹…å……è¶³â†’ ç”¨è¯¦ç»†ç‰ˆï¼ˆæ›´ä¸“ä¸šï¼‰
- å¦‚æœè¦ä½“ç°å·¥ä½œé‡â†’ ç”¨è¯¦ç»†ç‰ˆï¼ˆå±•ç¤ºå»ºæ¨¡æ·±åº¦ï¼‰

---

## ğŸ“ æ–‡ä»¶ä½ç½®æ€»ç»“

```
docs/
â”œâ”€â”€ ARCHITECTURE_DIAGRAMS.tex          â† 3ä¸ªæ–°æ¶æ„å›¾ (â­â­â­)
â”‚   â”œâ”€â”€ Inbound Architecture (line 15-65)
â”‚   â”œâ”€â”€ Outbound Architecture (line 75-140)
â”‚   â””â”€â”€ Overall Architecture (line 190-290)
â”‚
â”œâ”€â”€ PART1_Chapter4_Tables_Figures.tex  â† ç®€åŒ–æ¶æ„å›¾ (å¯é€‰æ›¿ä»£)
â”‚   â””â”€â”€ Simple Architecture (line 50-95)
â”‚
â””â”€â”€ MASTER_INDEX.tex                   â† æ€»ç´¢å¼• (å·²æ›´æ–°)
```

---

**æ›´æ–°æ—¥æœŸ**: 2026-01-12  
**ç‰ˆæœ¬**: v2.0 (æ–°å¢æ¶æ„å›¾é›†)
