// Seed: 3491577896
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_17;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input supply0 id_2,
    output wand id_3,
    output wire id_4,
    input tri0 id_5,
    input wor id_6,
    input supply1 id_7,
    input supply0 id_8,
    input tri0 id_9,
    input supply1 id_10,
    output tri0 id_11,
    output tri id_12,
    output tri1 id_13,
    output tri0 id_14,
    input supply1 id_15,
    output tri1 id_16,
    output tri0 id_17,
    input wor id_18,
    input supply0 id_19,
    output wire id_20,
    output wor id_21,
    output supply0 id_22,
    output supply1 id_23,
    input tri id_24,
    output supply1 id_25,
    output wor id_26,
    output tri id_27,
    input uwire id_28,
    output tri0 id_29
);
  assign id_23 = !1 == id_19;
  wand id_31;
  assign id_27 = 1'd0;
  wire id_32, id_33, id_34;
  module_0(
      id_33,
      id_31,
      id_31,
      id_33,
      id_32,
      id_33,
      id_32,
      id_31,
      id_33,
      id_34,
      id_31,
      id_31,
      id_33,
      id_34,
      id_32,
      id_34
  );
  assign id_13 = 1;
  assign id_12 = 1;
  assign id_31 = 1;
  wire id_35;
  tri0 id_36, id_37 = 1, id_38, id_39;
endmodule
