$date
	Tue Apr 27 13:19:09 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! y $end
$upscope $end
$scope module testbench $end
$var reg 1 " x0 $end
$upscope $end
$scope module testbench $end
$var reg 1 # x1 $end
$upscope $end
$scope module testbench $end
$var reg 1 $ x2 $end
$upscope $end
$scope module testbench $end
$var reg 1 % x3 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20
1"
#40
0"
1#
#60
1!
1"
#80
0!
0"
0#
1$
#100
1!
1"
#120
0!
0"
1#
#140
1!
1"
#160
0!
0"
0#
0$
1%
#180
1"
#200
1!
0"
1#
#220
1"
#240
0!
0"
0#
1$
#260
1!
1"
#280
0"
1#
#300
0!
1"
#320
