// Seed: 1428732085
module module_0 (
    input uwire id_0,
    output tri id_1,
    input wor id_2,
    output wand id_3,
    output supply0 id_4,
    output wor id_5
);
  wire id_7;
  always @(id_0 or posedge 1);
  id_8(
      .id_0(id_2), .id_1(id_4), .id_2(1)
  );
  final begin
    `define pp_9 0
    disable id_10;
  end
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input tri id_2,
    input tri1 id_3,
    input tri0 id_4,
    output wire id_5,
    input wire id_6,
    input wand id_7,
    output uwire id_8,
    input tri0 id_9,
    input supply1 id_10
);
  module_0(
      id_2, id_8, id_7, id_8, id_8, id_1
  );
endmodule
