==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution_allunroll_dimensioned/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Col_r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a10 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a01 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum00 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum10 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum11 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum01 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a11 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a00 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete matrixmul r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 107.699 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution_allunroll_dimensioned/directives.tcl:8)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution_allunroll_dimensioned/directives.tcl:9)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution_allunroll_dimensioned/directives.tcl:10)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.626 seconds; current allocated memory: 109.645 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'Row_r' (matrixmul.cpp:81:9) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Col_r' (matrixmul.cpp:82:10) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a11' (matrixmul.cpp:75:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'sum11' (matrixmul.cpp:76:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a10' (matrixmul.cpp:69:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'sum10' (matrixmul.cpp:70:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a01' (matrixmul.cpp:63:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'sum01' (matrixmul.cpp:64:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a00' (matrixmul.cpp:57:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'sum00' (matrixmul.cpp:58:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Complete partitioning on dimension 1. (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. (matrixmul.cpp:53:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.568 seconds; current allocated memory: 111.035 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 111.035 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 117.223 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 119.594 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:49:1)...122 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 143.258 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 143.266 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.602 seconds; current allocated memory: 143.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 144.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 147.230 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.135 seconds; current allocated memory: 156.301 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.191 seconds; current allocated memory: 161.797 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-789] **** Estimated Fmax: 144.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 10.114 seconds; current allocated memory: 54.250 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35tcsg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution_allunroll_dimensioned/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Col_r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a10 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a01 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum00 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum10 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum11 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum01 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a11 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a00 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 0 -type complete matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 0 -type complete matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 0 -type complete matrixmul r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 107.215 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution_allunroll_dimensioned/directives.tcl:8)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution_allunroll_dimensioned/directives.tcl:9)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution_allunroll_dimensioned/directives.tcl:10)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.805 seconds; current allocated memory: 108.879 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'Row_r' (matrixmul.cpp:81:9) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Col_r' (matrixmul.cpp:82:10) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a11' (matrixmul.cpp:75:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'sum11' (matrixmul.cpp:76:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a10' (matrixmul.cpp:69:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'sum10' (matrixmul.cpp:70:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a01' (matrixmul.cpp:63:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'sum01' (matrixmul.cpp:64:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a00' (matrixmul.cpp:57:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'sum00' (matrixmul.cpp:58:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.554 seconds; current allocated memory: 110.434 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 110.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 116.766 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 119.305 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:49:1)...122 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 143.074 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 143.086 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 143.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 144.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_1_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_1_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 147.855 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.007 seconds; current allocated memory: 155.223 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.389 seconds; current allocated memory: 162.707 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-789] **** Estimated Fmax: 144.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 10.281 seconds; current allocated memory: 55.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35t-csg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution_allunroll_dimensioned/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Col_r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a10 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a01 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum00 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum10 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum11 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum01 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a11 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a00 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul r 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.738 seconds; current allocated memory: 0.438 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35t-csg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution_allunroll_dimensioned/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Col_r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a10 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a01 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum00 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum10 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum11 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum01 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a11 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a00 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul r 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 107.945 MB.
INFO: [HLS 200-10] Analyzing design file 'matrixmul.cpp' ... 
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution_allunroll_dimensioned/directives.tcl:8)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution_allunroll_dimensioned/directives.tcl:9)
WARNING: [HLS 200-1986] Could not apply UNROLL directive, invalid function, label, or variable (D:/Sistemas-Digitais/Trabalho-2/hls/hls_matriz/solution_allunroll_dimensioned/directives.tcl:10)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.761 seconds; current allocated memory: 109.332 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'Row_r' (matrixmul.cpp:81:9) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Col_r' (matrixmul.cpp:82:10) in function 'matrixmul' completely with a factor of 2 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a11' (matrixmul.cpp:75:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'sum11' (matrixmul.cpp:76:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a10' (matrixmul.cpp:69:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'sum10' (matrixmul.cpp:70:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a01' (matrixmul.cpp:63:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'sum01' (matrixmul.cpp:64:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'Row_a00' (matrixmul.cpp:57:11) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'sum00' (matrixmul.cpp:58:10) in function 'matrixmul' completely with a factor of 4 (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'r': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrixmul.cpp:53:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.756 seconds; current allocated memory: 110.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 110.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 117.273 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 119.840 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'matrixmul' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (matrixmul.cpp:54) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum' (matrixmul.cpp:54) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'matrixmul'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matrixmul' (matrixmul.cpp:49:1)...122 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 143.863 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 143.871 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrixmul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 143.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 144.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_0_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_1_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_2_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_3_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_4_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_5_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_6_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/a_7_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/b_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_1_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrixmul/r_1_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrixmul' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 148.230 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.014 seconds; current allocated memory: 155.555 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.477 seconds; current allocated memory: 162.684 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrixmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrixmul.
INFO: [HLS 200-789] **** Estimated Fmax: 144.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 10.646 seconds; current allocated memory: 55.035 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35t-csg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution_allunroll_dimensioned/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Col_r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a10 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a01 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum00 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum10 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum11 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum01 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a11 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a00 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul r 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 29.711 seconds; current allocated memory: 8.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7a35t-csg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution_allunroll_dimensioned/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Col_r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a10 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a01 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum00 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum10 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum11 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum01 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a11 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a00 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul r 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file hls_matriz/solution_allunroll_dimensioned/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 33.795 seconds; current allocated memory: 9.195 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-csg325-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/Sistemas-Digitais/Trabalho-2/hls
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7a35t-csg325-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/Sistemas-Digitais/Trabalho-2/hls -rtl verilog 
INFO: [HLS 200-1510] Running: source ./hls_matriz/solution_allunroll_dimensioned/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name matrixmul matrixmul 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Sum 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_row 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/R_col 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Col_r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a10 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_r 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a01 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum00 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum10 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum11 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/sum01 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a11 
INFO: [HLS 200-1510] Running: set_directive_unroll matrixmul/Row_a00 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 0 matrixmul r 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/Sistemas-Digitais/Trabalho-2/hls 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.992 seconds; current allocated memory: 9.457 MB.
