# COMMODORE 64 - SUMMARY TABLE mapping AEC, PH0, /CS and R/W combinations to device actions: rows indicate PHASE 1 fetch/refresh when AEC=0 PH0=0; PHASE 2 fetch (processor off) when AEC=0 PH0=1; no action when AEC=1 PH0=0; register WRITE when AEC=1 PH0=1 /CS=0 R/W=0; register READ when AEC=1 PH0=1 /CS=0 R/W=1; no action when AEC=1 PH0=1 /CS=1. This provides a concise reference for bus arbitration and permitted operations.

                      SUMMARY OF 6566/6567 BUS ACTIVITY
  +-----+-----+-----+-----+-----------------------------------------------+
  | AEC | PH0 | /CS | R/W |                    ACTION                     |
  +-----+-----+-----+-----+-----------------------------------------------+
  |  0  |  0  |  X  |  X  |  PHASE 1 FETCH, REFRESH                       |
  |  0  |  1  |  X  |  X  |  PHASE 2 FETCH (PROCESSOR OFF)                |
  |  1  |  0  |  X  |  X  |  NO ACTION                                    |
  |  1  |  1  |  0  |  0  |  WRITE TO SELECTED REGISTER                   |
  |  1  |  1  |  0  |  1  |  READ FROM SELECTED REGISTER                  |
  |  1  |  1  |  1  |  X  |  NO ACTION                                    |
  +-----+-----+-----+-----+-----------------------------------------------+

---
Additional information can be found by searching:
- "vicii_system_interface_bus_sharing_and_phases" which expands on detailed explanation of Phase-1/Phase-2 fetches, AEC, and BA behavior
- "vicii_processor_interface_register_access" which expands on conditions required for processor register reads/writes (/CS, R/W, AEC, PH0)
