# Implementation-of-RISC-V
In this proect I implemented RISC V processor using verilog HDL. This project includes Single cycle and Multi cycle implementations.