

================================================================
== Vitis HLS Report for 'mmult_Pipeline_readB'
================================================================
* Date:           Wed Dec  4 13:23:33 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        SA_broadcasting
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      265|      265|  2.650 us|  2.650 us|  265|  265|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readB   |      257|      257|         3|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     227|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     117|    -|
|Register             |        -|     -|      150|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      150|     344|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln81_fu_406_p2         |         +|   0|  0|  39|          32|           1|
    |add_ln85_fu_451_p2         |         +|   0|  0|  39|          32|           1|
    |j_3_fu_432_p2              |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln81_fu_401_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln84_fu_415_p2        |      icmp|   0|  0|  20|          32|          32|
    |i_2_fu_457_p3              |    select|   0|  0|  32|           1|          32|
    |j_fu_420_p3                |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 227|         166|         104|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  54|         10|    1|         10|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |gmem1_blk_n_AR           |   9|          2|    1|          2|
    |gmem1_blk_n_R            |   9|          2|    1|          2|
    |i_fu_116                 |   9|          2|   32|         64|
    |j_2_fu_120               |   9|          2|   32|         64|
    |loc_1_fu_124             |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         24|  101|        210|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |gmem1_addr_read_reg_539           |  32|   0|   32|          0|
    |i_fu_116                          |  32|   0|   32|          0|
    |icmp_ln84_reg_530                 |   1|   0|    1|          0|
    |icmp_ln84_reg_530_pp0_iter1_reg   |   1|   0|    1|          0|
    |j_2_fu_120                        |  32|   0|   32|          0|
    |loc_1_fu_124                      |  32|   0|   32|          0|
    |trunc_ln88_reg_535                |   4|   0|    4|          0|
    |trunc_ln88_reg_535_pp0_iter1_reg  |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 150|   0|  150|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_readB|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_readB|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_readB|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_readB|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_readB|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_readB|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                 gmem1|       pointer|
|sext_ln88             |   in|   62|     ap_none|             sext_ln88|        scalar|
|mul32                 |   in|   32|     ap_none|                 mul32|        scalar|
|b_col                 |   in|   32|     ap_none|                 b_col|        scalar|
|b                     |   in|   64|     ap_none|                     b|        scalar|
|localB_address0       |  out|    4|   ap_memory|                localB|         array|
|localB_ce0            |  out|    1|   ap_memory|                localB|         array|
|localB_we0            |  out|    1|   ap_memory|                localB|         array|
|localB_d0             |  out|   32|   ap_memory|                localB|         array|
|localB_1_address0     |  out|    4|   ap_memory|              localB_1|         array|
|localB_1_ce0          |  out|    1|   ap_memory|              localB_1|         array|
|localB_1_we0          |  out|    1|   ap_memory|              localB_1|         array|
|localB_1_d0           |  out|   32|   ap_memory|              localB_1|         array|
|localB_2_address0     |  out|    4|   ap_memory|              localB_2|         array|
|localB_2_ce0          |  out|    1|   ap_memory|              localB_2|         array|
|localB_2_we0          |  out|    1|   ap_memory|              localB_2|         array|
|localB_2_d0           |  out|   32|   ap_memory|              localB_2|         array|
|localB_3_address0     |  out|    4|   ap_memory|              localB_3|         array|
|localB_3_ce0          |  out|    1|   ap_memory|              localB_3|         array|
|localB_3_we0          |  out|    1|   ap_memory|              localB_3|         array|
|localB_3_d0           |  out|   32|   ap_memory|              localB_3|         array|
|localB_4_address0     |  out|    4|   ap_memory|              localB_4|         array|
|localB_4_ce0          |  out|    1|   ap_memory|              localB_4|         array|
|localB_4_we0          |  out|    1|   ap_memory|              localB_4|         array|
|localB_4_d0           |  out|   32|   ap_memory|              localB_4|         array|
|localB_5_address0     |  out|    4|   ap_memory|              localB_5|         array|
|localB_5_ce0          |  out|    1|   ap_memory|              localB_5|         array|
|localB_5_we0          |  out|    1|   ap_memory|              localB_5|         array|
|localB_5_d0           |  out|   32|   ap_memory|              localB_5|         array|
|localB_6_address0     |  out|    4|   ap_memory|              localB_6|         array|
|localB_6_ce0          |  out|    1|   ap_memory|              localB_6|         array|
|localB_6_we0          |  out|    1|   ap_memory|              localB_6|         array|
|localB_6_d0           |  out|   32|   ap_memory|              localB_6|         array|
|localB_7_address0     |  out|    4|   ap_memory|              localB_7|         array|
|localB_7_ce0          |  out|    1|   ap_memory|              localB_7|         array|
|localB_7_we0          |  out|    1|   ap_memory|              localB_7|         array|
|localB_7_d0           |  out|   32|   ap_memory|              localB_7|         array|
|localB_8_address0     |  out|    4|   ap_memory|              localB_8|         array|
|localB_8_ce0          |  out|    1|   ap_memory|              localB_8|         array|
|localB_8_we0          |  out|    1|   ap_memory|              localB_8|         array|
|localB_8_d0           |  out|   32|   ap_memory|              localB_8|         array|
|localB_9_address0     |  out|    4|   ap_memory|              localB_9|         array|
|localB_9_ce0          |  out|    1|   ap_memory|              localB_9|         array|
|localB_9_we0          |  out|    1|   ap_memory|              localB_9|         array|
|localB_9_d0           |  out|   32|   ap_memory|              localB_9|         array|
|localB_10_address0    |  out|    4|   ap_memory|             localB_10|         array|
|localB_10_ce0         |  out|    1|   ap_memory|             localB_10|         array|
|localB_10_we0         |  out|    1|   ap_memory|             localB_10|         array|
|localB_10_d0          |  out|   32|   ap_memory|             localB_10|         array|
|localB_11_address0    |  out|    4|   ap_memory|             localB_11|         array|
|localB_11_ce0         |  out|    1|   ap_memory|             localB_11|         array|
|localB_11_we0         |  out|    1|   ap_memory|             localB_11|         array|
|localB_11_d0          |  out|   32|   ap_memory|             localB_11|         array|
|localB_12_address0    |  out|    4|   ap_memory|             localB_12|         array|
|localB_12_ce0         |  out|    1|   ap_memory|             localB_12|         array|
|localB_12_we0         |  out|    1|   ap_memory|             localB_12|         array|
|localB_12_d0          |  out|   32|   ap_memory|             localB_12|         array|
|localB_13_address0    |  out|    4|   ap_memory|             localB_13|         array|
|localB_13_ce0         |  out|    1|   ap_memory|             localB_13|         array|
|localB_13_we0         |  out|    1|   ap_memory|             localB_13|         array|
|localB_13_d0          |  out|   32|   ap_memory|             localB_13|         array|
|localB_14_address0    |  out|    4|   ap_memory|             localB_14|         array|
|localB_14_ce0         |  out|    1|   ap_memory|             localB_14|         array|
|localB_14_we0         |  out|    1|   ap_memory|             localB_14|         array|
|localB_14_d0          |  out|   32|   ap_memory|             localB_14|         array|
|localB_15_address0    |  out|    4|   ap_memory|             localB_15|         array|
|localB_15_ce0         |  out|    1|   ap_memory|             localB_15|         array|
|localB_15_we0         |  out|    1|   ap_memory|             localB_15|         array|
|localB_15_d0          |  out|   32|   ap_memory|             localB_15|         array|
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1"   --->   Operation 13 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loc_1 = alloca i32 1"   --->   Operation 14 'alloca' 'loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mul32_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul32"   --->   Operation 15 'read' 'mul32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln88_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln88"   --->   Operation 16 'read' 'sext_ln88_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln88_cast = sext i62 %sext_ln88_read"   --->   Operation 17 'sext' 'sext_ln88_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln88_cast" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 18 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [7/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 %mul32_read" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 19 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %loc_1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %j_2"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 23 [6/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 %mul32_read" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 23 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 24 [5/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 %mul32_read" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 24 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 25 [4/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 %mul32_read" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 25 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 26 [3/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 %mul32_read" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 26 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 27 [2/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 %mul32_read" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 27 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%b5 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b"   --->   Operation 28 'read' 'b5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%b_col_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_col"   --->   Operation 29 'read' 'b_col_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 256, void @empty_13, void @empty_7, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 %mul32_read" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 31 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body35"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.35>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%loc = load i32 %loc_1" [SA_broadcasting/src/mmult.cpp:81]   --->   Operation 33 'load' 'loc' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln81 = icmp_eq  i32 %loc, i32 %mul32_read" [SA_broadcasting/src/mmult.cpp:81]   --->   Operation 35 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 36 [1/1] (0.88ns)   --->   "%add_ln81 = add i32 %loc, i32 1" [SA_broadcasting/src/mmult.cpp:81]   --->   Operation 36 'add' 'add_ln81' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %for.body35.split, void %systolic1.loopexit.exitStub" [SA_broadcasting/src/mmult.cpp:81]   --->   Operation 37 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%j_2_load = load i32 %j_2" [SA_broadcasting/src/mmult.cpp:84]   --->   Operation 38 'load' 'j_2_load' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.85ns)   --->   "%icmp_ln84 = icmp_eq  i32 %j_2_load, i32 %b_col_read" [SA_broadcasting/src/mmult.cpp:84]   --->   Operation 39 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln81)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 40 [1/1] (0.22ns)   --->   "%j = select i1 %icmp_ln84, i32 0, i32 %j_2_load" [SA_broadcasting/src/mmult.cpp:84]   --->   Operation 40 'select' 'j' <Predicate = (!icmp_ln81)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i32 %j" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 41 'trunc' 'trunc_ln88' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.34ns)   --->   "%switch_ln88 = switch i4 %trunc_ln88, void %arrayidx456.case.15, i4 0, void %arrayidx456.case.0, i4 1, void %arrayidx456.case.1, i4 2, void %arrayidx456.case.2, i4 3, void %arrayidx456.case.3, i4 4, void %arrayidx456.case.4, i4 5, void %arrayidx456.case.5, i4 6, void %arrayidx456.case.6, i4 7, void %arrayidx456.case.7, i4 8, void %arrayidx456.case.8, i4 9, void %arrayidx456.case.9, i4 10, void %arrayidx456.case.10, i4 11, void %arrayidx456.case.11, i4 12, void %arrayidx456.case.12, i4 13, void %arrayidx456.case.13, i4 14, void %arrayidx456.case.14" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 42 'switch' 'switch_ln88' <Predicate = (!icmp_ln81)> <Delay = 0.34>
ST_8 : Operation 43 [1/1] (0.88ns)   --->   "%j_3 = add i32 %j, i32 1" [SA_broadcasting/src/mmult.cpp:81]   --->   Operation 43 'add' 'j_3' <Predicate = (!icmp_ln81)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln81 = store i32 %add_ln81, i32 %loc_1" [SA_broadcasting/src/mmult.cpp:81]   --->   Operation 44 'store' 'store_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.38>
ST_8 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln81 = store i32 %j_3, i32 %j_2" [SA_broadcasting/src/mmult.cpp:81]   --->   Operation 45 'store' 'store_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 46 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem1_addr" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 46 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 1.80>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [SA_broadcasting/src/mmult.cpp:85]   --->   Operation 47 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln83 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [SA_broadcasting/src/mmult.cpp:83]   --->   Operation 48 'specpipeline' 'specpipeline_ln83' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln82 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [SA_broadcasting/src/mmult.cpp:82]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [SA_broadcasting/src/mmult.cpp:81]   --->   Operation 50 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.88ns)   --->   "%add_ln85 = add i32 %i_load, i32 1" [SA_broadcasting/src/mmult.cpp:85]   --->   Operation 51 'add' 'add_ln85' <Predicate = (icmp_ln84)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 52 [1/1] (0.22ns)   --->   "%i_2 = select i1 %icmp_ln84, i32 %add_ln85, i32 %i_load" [SA_broadcasting/src/mmult.cpp:84]   --->   Operation 52 'select' 'i_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i32 %i_2" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 53 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%localB_addr = getelementptr i32 %localB, i64 0, i64 %zext_ln88" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 54 'getelementptr' 'localB_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%localB_1_addr = getelementptr i32 %localB_1, i64 0, i64 %zext_ln88" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 55 'getelementptr' 'localB_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%localB_2_addr = getelementptr i32 %localB_2, i64 0, i64 %zext_ln88" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 56 'getelementptr' 'localB_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%localB_3_addr = getelementptr i32 %localB_3, i64 0, i64 %zext_ln88" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 57 'getelementptr' 'localB_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%localB_4_addr = getelementptr i32 %localB_4, i64 0, i64 %zext_ln88" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 58 'getelementptr' 'localB_4_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%localB_5_addr = getelementptr i32 %localB_5, i64 0, i64 %zext_ln88" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 59 'getelementptr' 'localB_5_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%localB_6_addr = getelementptr i32 %localB_6, i64 0, i64 %zext_ln88" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 60 'getelementptr' 'localB_6_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%localB_7_addr = getelementptr i32 %localB_7, i64 0, i64 %zext_ln88" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 61 'getelementptr' 'localB_7_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%localB_8_addr = getelementptr i32 %localB_8, i64 0, i64 %zext_ln88" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 62 'getelementptr' 'localB_8_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%localB_9_addr = getelementptr i32 %localB_9, i64 0, i64 %zext_ln88" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 63 'getelementptr' 'localB_9_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%localB_10_addr = getelementptr i32 %localB_10, i64 0, i64 %zext_ln88" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 64 'getelementptr' 'localB_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%localB_11_addr = getelementptr i32 %localB_11, i64 0, i64 %zext_ln88" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 65 'getelementptr' 'localB_11_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%localB_12_addr = getelementptr i32 %localB_12, i64 0, i64 %zext_ln88" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 66 'getelementptr' 'localB_12_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%localB_13_addr = getelementptr i32 %localB_13, i64 0, i64 %zext_ln88" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 67 'getelementptr' 'localB_13_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%localB_14_addr = getelementptr i32 %localB_14, i64 0, i64 %zext_ln88" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 68 'getelementptr' 'localB_14_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%localB_15_addr = getelementptr i32 %localB_15, i64 0, i64 %zext_ln88" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 69 'getelementptr' 'localB_15_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.69ns)   --->   "%store_ln88 = store i32 %gmem1_addr_read, i4 %localB_14_addr" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 70 'store' 'store_ln88' <Predicate = (trunc_ln88 == 14)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx456.exit" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 71 'br' 'br_ln88' <Predicate = (trunc_ln88 == 14)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.69ns)   --->   "%store_ln88 = store i32 %gmem1_addr_read, i4 %localB_13_addr" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 72 'store' 'store_ln88' <Predicate = (trunc_ln88 == 13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx456.exit" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 73 'br' 'br_ln88' <Predicate = (trunc_ln88 == 13)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.69ns)   --->   "%store_ln88 = store i32 %gmem1_addr_read, i4 %localB_12_addr" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 74 'store' 'store_ln88' <Predicate = (trunc_ln88 == 12)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx456.exit" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 75 'br' 'br_ln88' <Predicate = (trunc_ln88 == 12)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.69ns)   --->   "%store_ln88 = store i32 %gmem1_addr_read, i4 %localB_11_addr" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 76 'store' 'store_ln88' <Predicate = (trunc_ln88 == 11)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx456.exit" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 77 'br' 'br_ln88' <Predicate = (trunc_ln88 == 11)> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.69ns)   --->   "%store_ln88 = store i32 %gmem1_addr_read, i4 %localB_10_addr" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 78 'store' 'store_ln88' <Predicate = (trunc_ln88 == 10)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx456.exit" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 79 'br' 'br_ln88' <Predicate = (trunc_ln88 == 10)> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.69ns)   --->   "%store_ln88 = store i32 %gmem1_addr_read, i4 %localB_9_addr" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 80 'store' 'store_ln88' <Predicate = (trunc_ln88 == 9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx456.exit" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 81 'br' 'br_ln88' <Predicate = (trunc_ln88 == 9)> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.69ns)   --->   "%store_ln88 = store i32 %gmem1_addr_read, i4 %localB_8_addr" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 82 'store' 'store_ln88' <Predicate = (trunc_ln88 == 8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx456.exit" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 83 'br' 'br_ln88' <Predicate = (trunc_ln88 == 8)> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.69ns)   --->   "%store_ln88 = store i32 %gmem1_addr_read, i4 %localB_7_addr" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 84 'store' 'store_ln88' <Predicate = (trunc_ln88 == 7)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx456.exit" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 85 'br' 'br_ln88' <Predicate = (trunc_ln88 == 7)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.69ns)   --->   "%store_ln88 = store i32 %gmem1_addr_read, i4 %localB_6_addr" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 86 'store' 'store_ln88' <Predicate = (trunc_ln88 == 6)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx456.exit" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 87 'br' 'br_ln88' <Predicate = (trunc_ln88 == 6)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.69ns)   --->   "%store_ln88 = store i32 %gmem1_addr_read, i4 %localB_5_addr" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 88 'store' 'store_ln88' <Predicate = (trunc_ln88 == 5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx456.exit" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 89 'br' 'br_ln88' <Predicate = (trunc_ln88 == 5)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.69ns)   --->   "%store_ln88 = store i32 %gmem1_addr_read, i4 %localB_4_addr" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 90 'store' 'store_ln88' <Predicate = (trunc_ln88 == 4)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx456.exit" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 91 'br' 'br_ln88' <Predicate = (trunc_ln88 == 4)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.69ns)   --->   "%store_ln88 = store i32 %gmem1_addr_read, i4 %localB_3_addr" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 92 'store' 'store_ln88' <Predicate = (trunc_ln88 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx456.exit" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 93 'br' 'br_ln88' <Predicate = (trunc_ln88 == 3)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.69ns)   --->   "%store_ln88 = store i32 %gmem1_addr_read, i4 %localB_2_addr" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 94 'store' 'store_ln88' <Predicate = (trunc_ln88 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx456.exit" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 95 'br' 'br_ln88' <Predicate = (trunc_ln88 == 2)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.69ns)   --->   "%store_ln88 = store i32 %gmem1_addr_read, i4 %localB_1_addr" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 96 'store' 'store_ln88' <Predicate = (trunc_ln88 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx456.exit" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 97 'br' 'br_ln88' <Predicate = (trunc_ln88 == 1)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.69ns)   --->   "%store_ln88 = store i32 %gmem1_addr_read, i4 %localB_addr" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 98 'store' 'store_ln88' <Predicate = (trunc_ln88 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx456.exit" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 99 'br' 'br_ln88' <Predicate = (trunc_ln88 == 0)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.69ns)   --->   "%store_ln88 = store i32 %gmem1_addr_read, i4 %localB_15_addr" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 100 'store' 'store_ln88' <Predicate = (trunc_ln88 == 15)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln88 = br void %arrayidx456.exit" [SA_broadcasting/src/mmult.cpp:88]   --->   Operation 101 'br' 'br_ln88' <Predicate = (trunc_ln88 == 15)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.38ns)   --->   "%store_ln81 = store i32 %i_2, i32 %i" [SA_broadcasting/src/mmult.cpp:81]   --->   Operation 102 'store' 'store_ln81' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.body35" [SA_broadcasting/src/mmult.cpp:81]   --->   Operation 103 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln88]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ localB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ localB_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011111111110]
j_2                    (alloca           ) [ 011111111110]
loc_1                  (alloca           ) [ 011111111110]
mul32_read             (read             ) [ 001111111110]
sext_ln88_read         (read             ) [ 000000000000]
sext_ln88_cast         (sext             ) [ 000000000000]
gmem1_addr             (getelementptr    ) [ 001111111110]
store_ln0              (store            ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
b5                     (read             ) [ 000000000000]
b_col_read             (read             ) [ 000000001110]
specinterface_ln0      (specinterface    ) [ 000000000000]
p_rd_req               (readreq          ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
loc                    (load             ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
icmp_ln81              (icmp             ) [ 000000001110]
add_ln81               (add              ) [ 000000000000]
br_ln81                (br               ) [ 000000000000]
j_2_load               (load             ) [ 000000000000]
icmp_ln84              (icmp             ) [ 000000001110]
j                      (select           ) [ 000000000000]
trunc_ln88             (trunc            ) [ 000000001110]
switch_ln88            (switch           ) [ 000000000000]
j_3                    (add              ) [ 000000000000]
store_ln81             (store            ) [ 000000000000]
store_ln81             (store            ) [ 000000000000]
gmem1_addr_read        (read             ) [ 000000001010]
i_load                 (load             ) [ 000000000000]
specpipeline_ln83      (specpipeline     ) [ 000000000000]
speclooptripcount_ln82 (speclooptripcount) [ 000000000000]
specloopname_ln81      (specloopname     ) [ 000000000000]
add_ln85               (add              ) [ 000000000000]
i_2                    (select           ) [ 000000000000]
zext_ln88              (zext             ) [ 000000000000]
localB_addr            (getelementptr    ) [ 000000000000]
localB_1_addr          (getelementptr    ) [ 000000000000]
localB_2_addr          (getelementptr    ) [ 000000000000]
localB_3_addr          (getelementptr    ) [ 000000000000]
localB_4_addr          (getelementptr    ) [ 000000000000]
localB_5_addr          (getelementptr    ) [ 000000000000]
localB_6_addr          (getelementptr    ) [ 000000000000]
localB_7_addr          (getelementptr    ) [ 000000000000]
localB_8_addr          (getelementptr    ) [ 000000000000]
localB_9_addr          (getelementptr    ) [ 000000000000]
localB_10_addr         (getelementptr    ) [ 000000000000]
localB_11_addr         (getelementptr    ) [ 000000000000]
localB_12_addr         (getelementptr    ) [ 000000000000]
localB_13_addr         (getelementptr    ) [ 000000000000]
localB_14_addr         (getelementptr    ) [ 000000000000]
localB_15_addr         (getelementptr    ) [ 000000000000]
store_ln88             (store            ) [ 000000000000]
br_ln88                (br               ) [ 000000000000]
store_ln88             (store            ) [ 000000000000]
br_ln88                (br               ) [ 000000000000]
store_ln88             (store            ) [ 000000000000]
br_ln88                (br               ) [ 000000000000]
store_ln88             (store            ) [ 000000000000]
br_ln88                (br               ) [ 000000000000]
store_ln88             (store            ) [ 000000000000]
br_ln88                (br               ) [ 000000000000]
store_ln88             (store            ) [ 000000000000]
br_ln88                (br               ) [ 000000000000]
store_ln88             (store            ) [ 000000000000]
br_ln88                (br               ) [ 000000000000]
store_ln88             (store            ) [ 000000000000]
br_ln88                (br               ) [ 000000000000]
store_ln88             (store            ) [ 000000000000]
br_ln88                (br               ) [ 000000000000]
store_ln88             (store            ) [ 000000000000]
br_ln88                (br               ) [ 000000000000]
store_ln88             (store            ) [ 000000000000]
br_ln88                (br               ) [ 000000000000]
store_ln88             (store            ) [ 000000000000]
br_ln88                (br               ) [ 000000000000]
store_ln88             (store            ) [ 000000000000]
br_ln88                (br               ) [ 000000000000]
store_ln88             (store            ) [ 000000000000]
br_ln88                (br               ) [ 000000000000]
store_ln88             (store            ) [ 000000000000]
br_ln88                (br               ) [ 000000000000]
store_ln88             (store            ) [ 000000000000]
br_ln88                (br               ) [ 000000000000]
store_ln81             (store            ) [ 000000000000]
br_ln81                (br               ) [ 000000000000]
ret_ln0                (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln88">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln88"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul32">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_col">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_col"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="localB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="localB_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="localB_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="localB_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="localB_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="localB_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="localB_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="localB_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="localB_8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="localB_9">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="localB_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="localB_11">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="localB_12">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="localB_13">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="localB_14">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="localB_15">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="localB_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="j_2_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="loc_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loc_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="mul32_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul32_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sext_ln88_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="62" slack="0"/>
<pin id="136" dir="0" index="1" bw="62" slack="0"/>
<pin id="137" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln88_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_readreq_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="p_rd_req/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="b5_read_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b5/7 "/>
</bind>
</comp>

<comp id="153" class="1004" name="b_col_read_read_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_col_read/7 "/>
</bind>
</comp>

<comp id="159" class="1004" name="gmem1_addr_read_read_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="8"/>
<pin id="162" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/9 "/>
</bind>
</comp>

<comp id="164" class="1004" name="localB_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_addr/10 "/>
</bind>
</comp>

<comp id="171" class="1004" name="localB_1_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_1_addr/10 "/>
</bind>
</comp>

<comp id="178" class="1004" name="localB_2_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_2_addr/10 "/>
</bind>
</comp>

<comp id="185" class="1004" name="localB_3_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="32" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_3_addr/10 "/>
</bind>
</comp>

<comp id="192" class="1004" name="localB_4_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_4_addr/10 "/>
</bind>
</comp>

<comp id="199" class="1004" name="localB_5_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="32" slack="0"/>
<pin id="203" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_5_addr/10 "/>
</bind>
</comp>

<comp id="206" class="1004" name="localB_6_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_6_addr/10 "/>
</bind>
</comp>

<comp id="213" class="1004" name="localB_7_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="32" slack="0"/>
<pin id="217" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_7_addr/10 "/>
</bind>
</comp>

<comp id="220" class="1004" name="localB_8_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_8_addr/10 "/>
</bind>
</comp>

<comp id="227" class="1004" name="localB_9_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="32" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_9_addr/10 "/>
</bind>
</comp>

<comp id="234" class="1004" name="localB_10_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_10_addr/10 "/>
</bind>
</comp>

<comp id="241" class="1004" name="localB_11_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_11_addr/10 "/>
</bind>
</comp>

<comp id="248" class="1004" name="localB_12_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_12_addr/10 "/>
</bind>
</comp>

<comp id="255" class="1004" name="localB_13_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_13_addr/10 "/>
</bind>
</comp>

<comp id="262" class="1004" name="localB_14_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_14_addr/10 "/>
</bind>
</comp>

<comp id="269" class="1004" name="localB_15_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="32" slack="0"/>
<pin id="273" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="localB_15_addr/10 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln88_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="1"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/10 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln88_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="1"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/10 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln88_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="1"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/10 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln88_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="1"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/10 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln88_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="1"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/10 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln88_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="1"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/10 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln88_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="1"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/10 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln88_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="1"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/10 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln88_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="1"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/10 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln88_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="1"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/10 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln88_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="1"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/10 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln88_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="1"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/10 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln88_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="1"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/10 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln88_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="1"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/10 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln88_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="1"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/10 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln88_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="1"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/10 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sext_ln88_cast_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="62" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln88_cast/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="gmem1_addr_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln0_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln0_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln0_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="loc_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="7"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loc/8 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln81_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="7"/>
<pin id="404" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln81_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="j_2_load_load_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="7"/>
<pin id="414" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2_load/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln84_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="1"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="j_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="32" slack="0"/>
<pin id="424" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln88_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln88/8 "/>
</bind>
</comp>

<comp id="432" class="1004" name="j_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln81_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="7"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/8 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln81_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="7"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/8 "/>
</bind>
</comp>

<comp id="448" class="1004" name="i_load_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="9"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/10 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln85_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/10 "/>
</bind>
</comp>

<comp id="457" class="1004" name="i_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="2"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="0" index="2" bw="32" slack="0"/>
<pin id="461" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_2/10 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln88_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/10 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln81_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="9"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/10 "/>
</bind>
</comp>

<comp id="489" class="1005" name="i_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="496" class="1005" name="j_2_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="503" class="1005" name="loc_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="loc_1 "/>
</bind>
</comp>

<comp id="510" class="1005" name="mul32_read_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul32_read "/>
</bind>
</comp>

<comp id="516" class="1005" name="gmem1_addr_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="522" class="1005" name="b_col_read_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_col_read "/>
</bind>
</comp>

<comp id="530" class="1005" name="icmp_ln84_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="2"/>
<pin id="532" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln84 "/>
</bind>
</comp>

<comp id="535" class="1005" name="trunc_ln88_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="4" slack="2"/>
<pin id="537" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln88 "/>
</bind>
</comp>

<comp id="539" class="1005" name="gmem1_addr_read_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="42" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="128" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="52" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="102" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="114" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="114" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="114" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="114" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="114" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="114" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="114" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="114" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="114" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="114" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="114" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="114" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="114" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="114" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="114" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="114" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="262" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="255" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="248" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="241" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="234" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="227" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="220" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="213" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="206" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="199" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="192" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="185" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="178" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="171" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="164" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="269" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="134" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="0" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="372" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="382"><net_src comp="376" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="387"><net_src comp="50" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="50" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="398" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="42" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="415" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="50" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="412" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="420" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="42" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="406" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="432" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="455"><net_src comp="448" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="42" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="451" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="463"><net_src comp="448" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="467"><net_src comp="457" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="471"><net_src comp="464" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="473"><net_src comp="464" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="475"><net_src comp="464" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="476"><net_src comp="464" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="477"><net_src comp="464" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="478"><net_src comp="464" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="479"><net_src comp="464" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="480"><net_src comp="464" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="481"><net_src comp="464" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="482"><net_src comp="464" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="483"><net_src comp="464" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="488"><net_src comp="457" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="116" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="499"><net_src comp="120" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="502"><net_src comp="496" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="506"><net_src comp="124" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="513"><net_src comp="128" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="519"><net_src comp="376" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="525"><net_src comp="153" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="533"><net_src comp="415" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="538"><net_src comp="428" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="159" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="546"><net_src comp="539" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="548"><net_src comp="539" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="549"><net_src comp="539" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="550"><net_src comp="539" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="551"><net_src comp="539" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="552"><net_src comp="539" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="553"><net_src comp="539" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="554"><net_src comp="539" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="555"><net_src comp="539" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="556"><net_src comp="539" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="557"><net_src comp="539" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="558"><net_src comp="539" pin="1"/><net_sink comp="366" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: localB | {10 }
	Port: localB_1 | {10 }
	Port: localB_2 | {10 }
	Port: localB_3 | {10 }
	Port: localB_4 | {10 }
	Port: localB_5 | {10 }
	Port: localB_6 | {10 }
	Port: localB_7 | {10 }
	Port: localB_8 | {10 }
	Port: localB_9 | {10 }
	Port: localB_10 | {10 }
	Port: localB_11 | {10 }
	Port: localB_12 | {10 }
	Port: localB_13 | {10 }
	Port: localB_14 | {10 }
	Port: localB_15 | {10 }
 - Input state : 
	Port: mmult_Pipeline_readB : gmem1 | {1 2 3 4 5 6 7 9 }
	Port: mmult_Pipeline_readB : sext_ln88 | {1 }
	Port: mmult_Pipeline_readB : mul32 | {1 }
	Port: mmult_Pipeline_readB : b_col | {7 }
	Port: mmult_Pipeline_readB : b | {7 }
  - Chain level:
	State 1
		gmem1_addr : 1
		p_rd_req : 2
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		icmp_ln81 : 1
		add_ln81 : 1
		br_ln81 : 2
		icmp_ln84 : 1
		j : 2
		trunc_ln88 : 3
		switch_ln88 : 4
		j_3 : 3
		store_ln81 : 2
		store_ln81 : 4
	State 9
	State 10
		add_ln85 : 1
		i_2 : 2
		zext_ln88 : 3
		localB_addr : 4
		localB_1_addr : 4
		localB_2_addr : 4
		localB_3_addr : 4
		localB_4_addr : 4
		localB_5_addr : 4
		localB_6_addr : 4
		localB_7_addr : 4
		localB_8_addr : 4
		localB_9_addr : 4
		localB_10_addr : 4
		localB_11_addr : 4
		localB_12_addr : 4
		localB_13_addr : 4
		localB_14_addr : 4
		localB_15_addr : 4
		store_ln88 : 5
		store_ln88 : 5
		store_ln88 : 5
		store_ln88 : 5
		store_ln88 : 5
		store_ln88 : 5
		store_ln88 : 5
		store_ln88 : 5
		store_ln88 : 5
		store_ln88 : 5
		store_ln88 : 5
		store_ln88 : 5
		store_ln88 : 5
		store_ln88 : 5
		store_ln88 : 5
		store_ln88 : 5
		store_ln81 : 3
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln81_fu_406       |    0    |    39   |
|    add   |          j_3_fu_432         |    0    |    39   |
|          |       add_ln85_fu_451       |    0    |    39   |
|----------|-----------------------------|---------|---------|
|  select  |           j_fu_420          |    0    |    32   |
|          |          i_2_fu_457         |    0    |    32   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln81_fu_401      |    0    |    20   |
|          |       icmp_ln84_fu_415      |    0    |    20   |
|----------|-----------------------------|---------|---------|
|          |    mul32_read_read_fu_128   |    0    |    0    |
|          |  sext_ln88_read_read_fu_134 |    0    |    0    |
|   read   |        b5_read_fu_147       |    0    |    0    |
|          |    b_col_read_read_fu_153   |    0    |    0    |
|          | gmem1_addr_read_read_fu_159 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_140     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln88_cast_fu_372    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln88_fu_428      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln88_fu_464      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   221   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   b_col_read_reg_522  |   32   |
|gmem1_addr_read_reg_539|   32   |
|   gmem1_addr_reg_516  |   32   |
|       i_reg_489       |   32   |
|   icmp_ln84_reg_530   |    1   |
|      j_2_reg_496      |   32   |
|     loc_1_reg_503     |   32   |
|   mul32_read_reg_510  |   32   |
|   trunc_ln88_reg_535  |    4   |
+-----------------------+--------+
|         Total         |   229  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_140 |  p1  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_140 |  p2  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   128  ||  0.774  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   221  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   229  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   229  |   239  |
+-----------+--------+--------+--------+
