{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd " "Source file: C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1378846998706 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1378846998706 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd " "Source file: C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1378846998725 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1378846998725 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd " "Source file: C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1378846998742 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1378846998742 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1378847000749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1378847000749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 23:03:20 2013 " "Processing started: Tue Sep 10 23:03:20 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1378847000749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1378847000749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PRODIGgroep4 -c PRODIGgroep4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PRODIGgroep4 -c PRODIGgroep4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1378847000750 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1378847001155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hallcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hallcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HallCounter-hardware " "Found design unit 1: HallCounter-hardware" {  } { { "HallCounter.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HallCounter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378847001671 ""} { "Info" "ISGN_ENTITY_NAME" "1 HallCounter " "Found entity 1: HallCounter" {  } { { "HallCounter.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HallCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378847001671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378847001671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-behav " "Found design unit 1: prescaler-behav" {  } { { "prescaler.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/prescaler.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378847001674 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/prescaler.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378847001674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378847001674 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IO_A\";  expecting \";\" HomeTrainer.vhd(133) " "VHDL syntax error at HomeTrainer.vhd(133) near text \"IO_A\";  expecting \";\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/HomeTrainer.vhd" 133 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1378847001676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hometrainer.vhd 0 0 " "Found 0 design units, including 0 entities, in source file hometrainer.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378847001677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-fsm_2proc " "Found design unit 1: Control-fsm_2proc" {  } { { "Control.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/Control.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378847001679 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/Control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378847001679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378847001679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-structural " "Found design unit 1: Counter-structural" {  } { { "Counter.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/Counter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378847001682 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/Counter.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378847001682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378847001682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_decoder-behav " "Found design unit 1: seg_decoder-behav" {  } { { "seg_decoder.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/seg_decoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378847001684 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "seg_decoder.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/seg_decoder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378847001684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378847001684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teller-rtl " "Found design unit 1: teller-rtl" {  } { { "teller.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/teller.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378847001687 ""} { "Info" "ISGN_ENTITY_NAME" "1 teller " "Found entity 1: teller" {  } { { "teller.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/teller.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378847001687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378847001687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vier7segmentdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vier7segmentdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vier7segmentdecoder-structural " "Found design unit 1: vier7segmentdecoder-structural" {  } { { "vier7segmentdecoder.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/vier7segmentdecoder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378847001690 ""} { "Info" "ISGN_ENTITY_NAME" "1 vier7segmentdecoder " "Found entity 1: vier7segmentdecoder" {  } { { "vier7segmentdecoder.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/vier7segmentdecoder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378847001690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378847001690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-structural " "Found design unit 1: Timer-structural" {  } { { "Timer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/Timer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378847001693 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/Mark/Documents/GitHub/PRODIG/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378847001693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378847001693 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1378847001829 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 10 23:03:21 2013 " "Processing ended: Tue Sep 10 23:03:21 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1378847001829 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1378847001829 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1378847001829 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1378847001829 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1378847002411 ""}
