Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec  1 13:19:37 2020
| Host         : DESKTOP-TF4Q9RE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (4)
6. checking no_output_delay (5)
7. checking multiple_clock (48)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (48)
-------------------------------
 There are 48 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.641     -200.148                     75                   75        0.082        0.000                      0                   75       16.667        0.000                       0                    54  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk_pin             {0.000 41.660}     83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 19.999}     39.998          25.001          
  clkfbout_clk_wiz_0_1  {0.000 41.665}     83.330          12.000          
sysclk                  {0.000 41.666}     83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       36.379        0.000                      0                   75        0.377        0.000                      0                   75       19.499        0.000                       0                    50  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  
sysclk                                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0         36.357        0.000                      0                   75        0.377        0.000                      0                   75       19.500        0.000                       0                    50  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       34.920        0.000                      0                   75        0.082        0.000                      0                   75  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -3.641     -200.148                     75                   75        0.082        0.000                      0                   75  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.379ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.598ns (48.248%)  route 1.714ns (51.752%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.529 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.621    -0.872    vga_driver/CLK
    SLICE_X58Y87         FDRE                                         r  vga_driver/pixel_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.416 f  vga_driver/pixel_col_reg[0]/Q
                         net (fo=3, routed)           0.582     0.166    vga_driver/pixel_col[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  vga_driver/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.290    add_frog/geqOp_inferred__0/i__carry__0_1[0]
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.822 r  add_frog/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.822    add_frog/geqOp_inferred__0/i__carry_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.979 f  add_frog/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.942     1.921    add_frog/geqOp
    SLICE_X61Y91         LUT6 (Prop_lut6_I1_O)        0.329     2.250 r  add_frog/red_out_i_1/O
                         net (fo=2, routed)           0.190     2.440    vga_driver/red_out0
    SLICE_X60Y91         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.529    vga_driver/CLK
    SLICE_X60Y91         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
                         clock pessimism              0.575    39.104    
                         clock uncertainty           -0.273    38.831    
    SLICE_X60Y91         FDRE (Setup_fdre_C_D)       -0.013    38.818    vga_driver/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.818    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                 36.379    

Slack (MET) :             36.504ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.828ns (30.035%)  route 1.929ns (69.965%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.529 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.621    -0.872    vga_driver/CLK
    SLICE_X59Y87         FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.416 f  vga_driver/h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.992     0.576    vga_driver/h_cnt_reg[1]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.700 r  vga_driver/hsync_i_4/O
                         net (fo=1, routed)           0.151     0.851    vga_driver/hsync_i_4_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I5_O)        0.124     0.975 r  vga_driver/hsync_i_2/O
                         net (fo=1, routed)           0.313     1.288    vga_driver/hsync_i_2_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     1.412 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.472     1.885    vga_driver/hsync0
    SLICE_X65Y89         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.529    vga_driver/CLK
    SLICE_X65Y89         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.561    39.090    
                         clock uncertainty           -0.273    38.817    
    SLICE_X65Y89         FDRE (Setup_fdre_C_R)       -0.429    38.388    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                         38.388    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                 36.504    

Slack (MET) :             36.599ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.704ns (24.276%)  route 2.196ns (75.724%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.530 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.622    -0.871    vga_driver/CLK
    SLICE_X65Y87         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.415 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           1.146     0.731    vga_driver/h_cnt_reg[4]
    SLICE_X59Y89         LUT5 (Prop_lut5_I0_O)        0.124     0.855 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.554     1.409    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y90         LUT4 (Prop_lut4_I3_O)        0.124     1.533 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.495     2.029    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X65Y91         FDRE                                         r  vga_driver/v_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    38.530    vga_driver/CLK
    SLICE_X65Y91         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
                         clock pessimism              0.575    39.105    
                         clock uncertainty           -0.273    38.832    
    SLICE_X65Y91         FDRE (Setup_fdre_C_CE)      -0.205    38.627    vga_driver/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                          -2.029    
  -------------------------------------------------------------------
                         slack                                 36.599    

Slack (MET) :             36.599ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.704ns (24.276%)  route 2.196ns (75.724%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.530 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.622    -0.871    vga_driver/CLK
    SLICE_X65Y87         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.415 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           1.146     0.731    vga_driver/h_cnt_reg[4]
    SLICE_X59Y89         LUT5 (Prop_lut5_I0_O)        0.124     0.855 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.554     1.409    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y90         LUT4 (Prop_lut4_I3_O)        0.124     1.533 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.495     2.029    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X65Y91         FDRE                                         r  vga_driver/v_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    38.530    vga_driver/CLK
    SLICE_X65Y91         FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.575    39.105    
                         clock uncertainty           -0.273    38.832    
    SLICE_X65Y91         FDRE (Setup_fdre_C_CE)      -0.205    38.627    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.627    
                         arrival time                          -2.029    
  -------------------------------------------------------------------
                         slack                                 36.599    

Slack (MET) :             36.613ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 1.598ns (51.186%)  route 1.524ns (48.814%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.529 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.621    -0.872    vga_driver/CLK
    SLICE_X58Y87         FDRE                                         r  vga_driver/pixel_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.416 f  vga_driver/pixel_col_reg[0]/Q
                         net (fo=3, routed)           0.582     0.166    vga_driver/pixel_col[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  vga_driver/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.290    add_frog/geqOp_inferred__0/i__carry__0_1[0]
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.822 r  add_frog/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.822    add_frog/geqOp_inferred__0/i__carry_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.979 f  add_frog/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.942     1.921    add_frog/geqOp
    SLICE_X61Y91         LUT6 (Prop_lut6_I1_O)        0.329     2.250 r  add_frog/red_out_i_1/O
                         net (fo=2, routed)           0.000     2.250    vga_driver/red_out0
    SLICE_X61Y91         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.529    vga_driver/CLK
    SLICE_X61Y91         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.575    39.104    
                         clock uncertainty           -0.273    38.831    
    SLICE_X61Y91         FDRE (Setup_fdre_C_D)        0.031    38.862    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                         38.862    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                 36.613    

Slack (MET) :             36.643ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.842ns (31.728%)  route 1.812ns (68.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.529 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.624    -0.869    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.899     0.449    vga_driver/v_cnt_reg[4]
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.299     0.748 r  vga_driver/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.582     1.330    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  vga_driver/v_cnt[9]_i_1_comp/O
                         net (fo=6, routed)           0.330     1.785    vga_driver/v_cnt0
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.529    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.600    39.129    
                         clock uncertainty           -0.273    38.856    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    38.427    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                 36.643    

Slack (MET) :             36.643ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.842ns (31.728%)  route 1.812ns (68.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.529 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.624    -0.869    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.899     0.449    vga_driver/v_cnt_reg[4]
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.299     0.748 r  vga_driver/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.582     1.330    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  vga_driver/v_cnt[9]_i_1_comp/O
                         net (fo=6, routed)           0.330     1.785    vga_driver/v_cnt0
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.529    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.600    39.129    
                         clock uncertainty           -0.273    38.856    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    38.427    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                 36.643    

Slack (MET) :             36.643ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.842ns (31.728%)  route 1.812ns (68.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.529 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.624    -0.869    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.899     0.449    vga_driver/v_cnt_reg[4]
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.299     0.748 r  vga_driver/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.582     1.330    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  vga_driver/v_cnt[9]_i_1_comp/O
                         net (fo=6, routed)           0.330     1.785    vga_driver/v_cnt0
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.529    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.600    39.129    
                         clock uncertainty           -0.273    38.856    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    38.427    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                 36.643    

Slack (MET) :             36.643ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.842ns (31.728%)  route 1.812ns (68.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.529 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.624    -0.869    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.899     0.449    vga_driver/v_cnt_reg[4]
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.299     0.748 r  vga_driver/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.582     1.330    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  vga_driver/v_cnt[9]_i_1_comp/O
                         net (fo=6, routed)           0.330     1.785    vga_driver/v_cnt0
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.529    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.600    39.129    
                         clock uncertainty           -0.273    38.856    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    38.427    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                 36.643    

Slack (MET) :             36.643ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.998ns  (clk_out1_clk_wiz_0_1 rise@39.998ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.842ns (31.728%)  route 1.812ns (68.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.529 - 39.998 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.273ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.541ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.624    -0.869    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.899     0.449    vga_driver/v_cnt_reg[4]
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.299     0.748 r  vga_driver/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.582     1.330    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  vga_driver/v_cnt[9]_i_1_comp/O
                         net (fo=6, routed)           0.330     1.785    vga_driver/v_cnt0
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.404 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.344 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.931    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.022 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.529    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.600    39.129    
                         clock uncertainty           -0.273    38.856    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    38.427    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.427    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                 36.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.875%)  route 0.331ns (70.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.591    -0.573    vga_driver/CLK
    SLICE_X63Y89         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.331    -0.101    vga_driver/h_cnt_reg[10]
    SLICE_X61Y89         FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.860    -0.811    vga_driver/CLK
    SLICE_X61Y89         FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism              0.273    -0.538    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.060    -0.478    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.258%)  route 0.325ns (69.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.590    -0.574    vga_driver/CLK
    SLICE_X59Y88         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           0.325    -0.108    vga_driver/h_cnt_reg[9]
    SLICE_X61Y88         FDRE                                         r  vga_driver/pixel_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.860    -0.811    vga_driver/CLK
    SLICE_X61Y88         FDRE                                         r  vga_driver/pixel_col_reg[9]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)         0.070    -0.488    vga_driver/pixel_col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.022%)  route 0.345ns (70.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.592    -0.572    vga_driver/CLK
    SLICE_X63Y90         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=7, routed)           0.345    -0.086    vga_driver/v_cnt_reg[6]
    SLICE_X61Y92         FDRE                                         r  vga_driver/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.860    -0.810    vga_driver/CLK
    SLICE_X61Y92         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
                         clock pessimism              0.273    -0.537    
    SLICE_X61Y92         FDRE (Hold_fdre_C_D)         0.070    -0.467    vga_driver/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.975%)  route 0.329ns (70.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.592    -0.572    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=9, routed)           0.329    -0.101    vga_driver/v_cnt_reg[9]
    SLICE_X60Y93         FDRE                                         r  vga_driver/pixel_row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.861    -0.809    vga_driver/CLK
    SLICE_X60Y93         FDRE                                         r  vga_driver/pixel_row_reg[9]/C
                         clock pessimism              0.273    -0.536    
    SLICE_X60Y93         FDRE (Hold_fdre_C_D)         0.052    -0.484    vga_driver/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.675%)  route 0.271ns (59.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.590    -0.574    vga_driver/CLK
    SLICE_X59Y88         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           0.172    -0.261    vga_driver/h_cnt_reg[9]
    SLICE_X60Y87         LUT4 (Prop_lut4_I3_O)        0.045    -0.216 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.100    -0.116    vga_driver/plusOp__0[9]
    SLICE_X59Y88         FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.860    -0.811    vga_driver/CLK
    SLICE_X59Y88         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism              0.237    -0.574    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.070    -0.504    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.128ns (29.116%)  route 0.312ns (70.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.592    -0.572    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=5, routed)           0.312    -0.132    vga_driver/v_cnt_reg[8]
    SLICE_X61Y93         FDRE                                         r  vga_driver/pixel_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.861    -0.809    vga_driver/CLK
    SLICE_X61Y93         FDRE                                         r  vga_driver/pixel_row_reg[8]/C
                         clock pessimism              0.273    -0.536    
    SLICE_X61Y93         FDRE (Hold_fdre_C_D)         0.013    -0.523    vga_driver/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.493%)  route 0.337ns (70.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.589    -0.575    vga_driver/CLK
    SLICE_X59Y87         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=9, routed)           0.337    -0.097    vga_driver/h_cnt_reg[3]
    SLICE_X61Y87         FDRE                                         r  vga_driver/pixel_col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.858    -0.813    vga_driver/CLK
    SLICE_X61Y87         FDRE                                         r  vga_driver/pixel_col_reg[3]/C
                         clock pessimism              0.253    -0.560    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.070    -0.490    vga_driver/pixel_col_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.727%)  route 0.303ns (70.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.592    -0.572    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.303    -0.141    vga_driver/v_cnt_reg[4]
    SLICE_X65Y92         FDRE                                         r  vga_driver/pixel_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.862    -0.808    vga_driver/CLK
    SLICE_X65Y92         FDRE                                         r  vga_driver/pixel_row_reg[4]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.018    -0.538    vga_driver/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.368%)  route 0.356ns (71.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.590    -0.574    vga_driver/CLK
    SLICE_X65Y87         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           0.356    -0.077    vga_driver/h_cnt_reg[4]
    SLICE_X61Y89         FDRE                                         r  vga_driver/pixel_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.860    -0.811    vga_driver/CLK
    SLICE_X61Y89         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
                         clock pessimism              0.273    -0.538    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.055    -0.483    vga_driver/pixel_col_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.452%)  route 0.357ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.590    -0.574    vga_driver/CLK
    SLICE_X60Y88         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=7, routed)           0.357    -0.052    vga_driver/h_cnt_reg[6]
    SLICE_X63Y88         FDRE                                         r  vga_driver/pixel_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.861    -0.809    vga_driver/CLK
    SLICE_X63Y88         FDRE                                         r  vga_driver/pixel_col_reg[6]/C
                         clock pessimism              0.273    -0.536    
    SLICE_X63Y88         FDRE (Hold_fdre_C_D)         0.070    -0.466    vga_driver/pixel_col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.413    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 19.999 }
Period(ns):         39.998
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.998      37.843     BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.998      38.749     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X59Y90     vga_driver/green_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X59Y87     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X59Y87     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X65Y87     vga_driver/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X60Y88     vga_driver/h_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X60Y88     vga_driver/h_cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X61Y90     vga_driver/h_cnt_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.998      38.998     SLICE_X63Y89     vga_driver/h_cnt_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.998      173.362    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X65Y87     vga_driver/h_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X60Y88     vga_driver/h_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X60Y88     vga_driver/h_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X63Y89     vga_driver/h_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X59Y88     vga_driver/h_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X65Y89     vga_driver/hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X61Y89     vga_driver/pixel_col_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X61Y88     vga_driver/pixel_col_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X61Y89     vga_driver/pixel_col_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X58Y88     vga_driver/pixel_col_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X59Y90     vga_driver/green_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X59Y90     vga_driver/green_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X59Y87     vga_driver/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X59Y87     vga_driver/h_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X65Y87     vga_driver/h_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X65Y87     vga_driver/h_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X60Y88     vga_driver/h_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X60Y88     vga_driver/h_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X61Y90     vga_driver/h_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.999      19.499     SLICE_X61Y90     vga_driver/h_cnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.357ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.598ns (48.248%)  route 1.714ns (51.752%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.621    -0.872    vga_driver/CLK
    SLICE_X58Y87         FDRE                                         r  vga_driver/pixel_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.416 f  vga_driver/pixel_col_reg[0]/Q
                         net (fo=3, routed)           0.582     0.166    vga_driver/pixel_col[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  vga_driver/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.290    add_frog/geqOp_inferred__0/i__carry__0_1[0]
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.822 r  add_frog/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.822    add_frog/geqOp_inferred__0/i__carry_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.979 f  add_frog/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.942     1.921    add_frog/geqOp
    SLICE_X61Y91         LUT6 (Prop_lut6_I1_O)        0.329     2.250 r  add_frog/red_out_i_1/O
                         net (fo=2, routed)           0.190     2.440    vga_driver/red_out0
    SLICE_X60Y91         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.531    vga_driver/CLK
    SLICE_X60Y91         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
                         clock pessimism              0.575    39.106    
                         clock uncertainty           -0.295    38.810    
    SLICE_X60Y91         FDRE (Setup_fdre_C_D)       -0.013    38.797    vga_driver/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.797    
                         arrival time                          -2.440    
  -------------------------------------------------------------------
                         slack                                 36.357    

Slack (MET) :             36.483ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.828ns (30.035%)  route 1.929ns (69.965%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.621    -0.872    vga_driver/CLK
    SLICE_X59Y87         FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.416 f  vga_driver/h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.992     0.576    vga_driver/h_cnt_reg[1]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124     0.700 r  vga_driver/hsync_i_4/O
                         net (fo=1, routed)           0.151     0.851    vga_driver/hsync_i_4_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I5_O)        0.124     0.975 r  vga_driver/hsync_i_2/O
                         net (fo=1, routed)           0.313     1.288    vga_driver/hsync_i_2_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124     1.412 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.472     1.885    vga_driver/hsync0
    SLICE_X65Y89         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.531    vga_driver/CLK
    SLICE_X65Y89         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.561    39.092    
                         clock uncertainty           -0.295    38.796    
    SLICE_X65Y89         FDRE (Setup_fdre_C_R)       -0.429    38.367    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                         38.367    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                 36.483    

Slack (MET) :             36.578ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.704ns (24.276%)  route 2.196ns (75.724%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.622    -0.871    vga_driver/CLK
    SLICE_X65Y87         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.415 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           1.146     0.731    vga_driver/h_cnt_reg[4]
    SLICE_X59Y89         LUT5 (Prop_lut5_I0_O)        0.124     0.855 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.554     1.409    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y90         LUT4 (Prop_lut4_I3_O)        0.124     1.533 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.495     2.029    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X65Y91         FDRE                                         r  vga_driver/v_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    38.532    vga_driver/CLK
    SLICE_X65Y91         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
                         clock pessimism              0.575    39.107    
                         clock uncertainty           -0.295    38.811    
    SLICE_X65Y91         FDRE (Setup_fdre_C_CE)      -0.205    38.606    vga_driver/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.606    
                         arrival time                          -2.029    
  -------------------------------------------------------------------
                         slack                                 36.578    

Slack (MET) :             36.578ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.704ns (24.276%)  route 2.196ns (75.724%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.622    -0.871    vga_driver/CLK
    SLICE_X65Y87         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.415 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           1.146     0.731    vga_driver/h_cnt_reg[4]
    SLICE_X59Y89         LUT5 (Prop_lut5_I0_O)        0.124     0.855 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.554     1.409    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y90         LUT4 (Prop_lut4_I3_O)        0.124     1.533 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.495     2.029    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X65Y91         FDRE                                         r  vga_driver/v_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    38.532    vga_driver/CLK
    SLICE_X65Y91         FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.575    39.107    
                         clock uncertainty           -0.295    38.811    
    SLICE_X65Y91         FDRE (Setup_fdre_C_CE)      -0.205    38.606    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.606    
                         arrival time                          -2.029    
  -------------------------------------------------------------------
                         slack                                 36.578    

Slack (MET) :             36.592ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 1.598ns (51.186%)  route 1.524ns (48.814%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.621    -0.872    vga_driver/CLK
    SLICE_X58Y87         FDRE                                         r  vga_driver/pixel_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.416 f  vga_driver/pixel_col_reg[0]/Q
                         net (fo=3, routed)           0.582     0.166    vga_driver/pixel_col[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124     0.290 r  vga_driver/i__carry_i_8/O
                         net (fo=1, routed)           0.000     0.290    add_frog/geqOp_inferred__0/i__carry__0_1[0]
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.822 r  add_frog/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.822    add_frog/geqOp_inferred__0/i__carry_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.979 f  add_frog/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.942     1.921    add_frog/geqOp
    SLICE_X61Y91         LUT6 (Prop_lut6_I1_O)        0.329     2.250 r  add_frog/red_out_i_1/O
                         net (fo=2, routed)           0.000     2.250    vga_driver/red_out0
    SLICE_X61Y91         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.531    vga_driver/CLK
    SLICE_X61Y91         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.575    39.106    
                         clock uncertainty           -0.295    38.810    
    SLICE_X61Y91         FDRE (Setup_fdre_C_D)        0.031    38.841    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                         38.841    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                 36.592    

Slack (MET) :             36.622ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.842ns (31.728%)  route 1.812ns (68.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.624    -0.869    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.899     0.449    vga_driver/v_cnt_reg[4]
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.299     0.748 r  vga_driver/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.582     1.330    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  vga_driver/v_cnt[9]_i_1_comp/O
                         net (fo=6, routed)           0.330     1.785    vga_driver/v_cnt0
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.531    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.600    39.131    
                         clock uncertainty           -0.295    38.835    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    38.406    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                 36.622    

Slack (MET) :             36.622ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.842ns (31.728%)  route 1.812ns (68.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.624    -0.869    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.899     0.449    vga_driver/v_cnt_reg[4]
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.299     0.748 r  vga_driver/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.582     1.330    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  vga_driver/v_cnt[9]_i_1_comp/O
                         net (fo=6, routed)           0.330     1.785    vga_driver/v_cnt0
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.531    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.600    39.131    
                         clock uncertainty           -0.295    38.835    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    38.406    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                 36.622    

Slack (MET) :             36.622ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.842ns (31.728%)  route 1.812ns (68.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.624    -0.869    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.899     0.449    vga_driver/v_cnt_reg[4]
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.299     0.748 r  vga_driver/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.582     1.330    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  vga_driver/v_cnt[9]_i_1_comp/O
                         net (fo=6, routed)           0.330     1.785    vga_driver/v_cnt0
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.531    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.600    39.131    
                         clock uncertainty           -0.295    38.835    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    38.406    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                 36.622    

Slack (MET) :             36.622ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.842ns (31.728%)  route 1.812ns (68.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.624    -0.869    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.899     0.449    vga_driver/v_cnt_reg[4]
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.299     0.748 r  vga_driver/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.582     1.330    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  vga_driver/v_cnt[9]_i_1_comp/O
                         net (fo=6, routed)           0.330     1.785    vga_driver/v_cnt0
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.531    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.600    39.131    
                         clock uncertainty           -0.295    38.835    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    38.406    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                 36.622    

Slack (MET) :             36.622ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.842ns (31.728%)  route 1.812ns (68.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.624    -0.869    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419    -0.450 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.899     0.449    vga_driver/v_cnt_reg[4]
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.299     0.748 r  vga_driver/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.582     1.330    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  vga_driver/v_cnt[9]_i_1_comp/O
                         net (fo=6, routed)           0.330     1.785    vga_driver/v_cnt0
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.531    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.600    39.131    
                         clock uncertainty           -0.295    38.835    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    38.406    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                 36.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.875%)  route 0.331ns (70.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.591    -0.573    vga_driver/CLK
    SLICE_X63Y89         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.331    -0.101    vga_driver/h_cnt_reg[10]
    SLICE_X61Y89         FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.860    -0.811    vga_driver/CLK
    SLICE_X61Y89         FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism              0.273    -0.538    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.060    -0.478    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.258%)  route 0.325ns (69.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.590    -0.574    vga_driver/CLK
    SLICE_X59Y88         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           0.325    -0.108    vga_driver/h_cnt_reg[9]
    SLICE_X61Y88         FDRE                                         r  vga_driver/pixel_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.860    -0.811    vga_driver/CLK
    SLICE_X61Y88         FDRE                                         r  vga_driver/pixel_col_reg[9]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)         0.070    -0.488    vga_driver/pixel_col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.022%)  route 0.345ns (70.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.592    -0.572    vga_driver/CLK
    SLICE_X63Y90         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=7, routed)           0.345    -0.086    vga_driver/v_cnt_reg[6]
    SLICE_X61Y92         FDRE                                         r  vga_driver/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.860    -0.810    vga_driver/CLK
    SLICE_X61Y92         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
                         clock pessimism              0.273    -0.537    
    SLICE_X61Y92         FDRE (Hold_fdre_C_D)         0.070    -0.467    vga_driver/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.975%)  route 0.329ns (70.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.592    -0.572    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=9, routed)           0.329    -0.101    vga_driver/v_cnt_reg[9]
    SLICE_X60Y93         FDRE                                         r  vga_driver/pixel_row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.861    -0.809    vga_driver/CLK
    SLICE_X60Y93         FDRE                                         r  vga_driver/pixel_row_reg[9]/C
                         clock pessimism              0.273    -0.536    
    SLICE_X60Y93         FDRE (Hold_fdre_C_D)         0.052    -0.484    vga_driver/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.675%)  route 0.271ns (59.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.590    -0.574    vga_driver/CLK
    SLICE_X59Y88         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           0.172    -0.261    vga_driver/h_cnt_reg[9]
    SLICE_X60Y87         LUT4 (Prop_lut4_I3_O)        0.045    -0.216 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.100    -0.116    vga_driver/plusOp__0[9]
    SLICE_X59Y88         FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.860    -0.811    vga_driver/CLK
    SLICE_X59Y88         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism              0.237    -0.574    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.070    -0.504    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.128ns (29.116%)  route 0.312ns (70.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.592    -0.572    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=5, routed)           0.312    -0.132    vga_driver/v_cnt_reg[8]
    SLICE_X61Y93         FDRE                                         r  vga_driver/pixel_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.861    -0.809    vga_driver/CLK
    SLICE_X61Y93         FDRE                                         r  vga_driver/pixel_row_reg[8]/C
                         clock pessimism              0.273    -0.536    
    SLICE_X61Y93         FDRE (Hold_fdre_C_D)         0.013    -0.523    vga_driver/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.493%)  route 0.337ns (70.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.589    -0.575    vga_driver/CLK
    SLICE_X59Y87         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=9, routed)           0.337    -0.097    vga_driver/h_cnt_reg[3]
    SLICE_X61Y87         FDRE                                         r  vga_driver/pixel_col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.858    -0.813    vga_driver/CLK
    SLICE_X61Y87         FDRE                                         r  vga_driver/pixel_col_reg[3]/C
                         clock pessimism              0.253    -0.560    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.070    -0.490    vga_driver/pixel_col_reg[3]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.727%)  route 0.303ns (70.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.592    -0.572    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.303    -0.141    vga_driver/v_cnt_reg[4]
    SLICE_X65Y92         FDRE                                         r  vga_driver/pixel_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.862    -0.808    vga_driver/CLK
    SLICE_X65Y92         FDRE                                         r  vga_driver/pixel_row_reg[4]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.018    -0.538    vga_driver/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.368%)  route 0.356ns (71.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.590    -0.574    vga_driver/CLK
    SLICE_X65Y87         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           0.356    -0.077    vga_driver/h_cnt_reg[4]
    SLICE_X61Y89         FDRE                                         r  vga_driver/pixel_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.860    -0.811    vga_driver/CLK
    SLICE_X61Y89         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
                         clock pessimism              0.273    -0.538    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.055    -0.483    vga_driver/pixel_col_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.452%)  route 0.357ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.590    -0.574    vga_driver/CLK
    SLICE_X60Y88         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=7, routed)           0.357    -0.052    vga_driver/h_cnt_reg[6]
    SLICE_X63Y88         FDRE                                         r  vga_driver/pixel_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.861    -0.809    vga_driver/CLK
    SLICE_X63Y88         FDRE                                         r  vga_driver/pixel_col_reg[6]/C
                         clock pessimism              0.273    -0.536    
    SLICE_X63Y88         FDRE (Hold_fdre_C_D)         0.070    -0.466    vga_driver/pixel_col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.413    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X59Y90     vga_driver/green_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X59Y87     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X59Y87     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y87     vga_driver/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y88     vga_driver/h_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y88     vga_driver/h_cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y90     vga_driver/h_cnt_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y89     vga_driver/h_cnt_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y87     vga_driver/h_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y88     vga_driver/h_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y88     vga_driver/h_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y89     vga_driver/h_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y88     vga_driver/h_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y89     vga_driver/hsync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y88     vga_driver/pixel_col_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y88     vga_driver/pixel_col_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y88     vga_driver/pixel_col_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y88     vga_driver/pixel_col_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y90     vga_driver/green_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y87     vga_driver/h_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y88     vga_driver/h_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y88     vga_driver/h_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y90     vga_driver/h_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y89     vga_driver/h_cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y88     vga_driver/h_cnt_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y89     vga_driver/hsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y89     vga_driver/pixel_col_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y88     vga_driver/pixel_col_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.920ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        3.312ns  (logic 1.598ns (48.248%)  route 1.714ns (51.752%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 39916.934 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 39878.969 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.621 39878.973    vga_driver/CLK
    SLICE_X58Y87         FDRE                                         r  vga_driver/pixel_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.456 39879.430 f  vga_driver/pixel_col_reg[0]/Q
                         net (fo=3, routed)           0.582 39880.012    vga_driver/pixel_col[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124 39880.137 r  vga_driver/i__carry_i_8/O
                         net (fo=1, routed)           0.000 39880.137    add_frog/geqOp_inferred__0/i__carry__0_1[0]
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532 39880.668 r  add_frog/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000 39880.668    add_frog/geqOp_inferred__0/i__carry_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157 39880.824 f  add_frog/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.942 39881.766    add_frog/geqOp
    SLICE_X61Y91         LUT6 (Prop_lut6_I1_O)        0.329 39882.094 r  add_frog/red_out_i_1/O
                         net (fo=2, routed)           0.190 39882.285    vga_driver/red_out0
    SLICE_X60Y91         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507 39916.930    vga_driver/CLK
    SLICE_X60Y91         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
                         clock pessimism              0.575 39917.504    
                         clock uncertainty           -0.295 39917.207    
    SLICE_X60Y91         FDRE (Setup_fdre_C_D)       -0.013 39917.195    vga_driver/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                      39917.199    
                         arrival time                       -39882.281    
  -------------------------------------------------------------------
                         slack                                 34.920    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.757ns  (logic 0.828ns (30.035%)  route 1.929ns (69.965%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 39916.934 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 39878.969 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.621 39878.973    vga_driver/CLK
    SLICE_X59Y87         FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456 39879.430 f  vga_driver/h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.992 39880.422    vga_driver/h_cnt_reg[1]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124 39880.547 r  vga_driver/hsync_i_4/O
                         net (fo=1, routed)           0.151 39880.699    vga_driver/hsync_i_4_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I5_O)        0.124 39880.824 r  vga_driver/hsync_i_2/O
                         net (fo=1, routed)           0.313 39881.137    vga_driver/hsync_i_2_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124 39881.262 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.472 39881.734    vga_driver/hsync0
    SLICE_X65Y89         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507 39916.930    vga_driver/CLK
    SLICE_X65Y89         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.561 39917.492    
                         clock uncertainty           -0.295 39917.195    
    SLICE_X65Y89         FDRE (Setup_fdre_C_R)       -0.429 39916.766    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                      39916.770    
                         arrival time                       -39881.727    
  -------------------------------------------------------------------
                         slack                                 35.045    

Slack (MET) :             35.140ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.900ns  (logic 0.704ns (24.276%)  route 2.196ns (75.724%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 39916.934 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 39878.969 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.622 39878.973    vga_driver/CLK
    SLICE_X65Y87         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.456 39879.430 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           1.146 39880.574    vga_driver/h_cnt_reg[4]
    SLICE_X59Y89         LUT5 (Prop_lut5_I0_O)        0.124 39880.699 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.554 39881.254    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y90         LUT4 (Prop_lut4_I3_O)        0.124 39881.379 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.495 39881.875    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X65Y91         FDRE                                         r  vga_driver/v_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508 39916.930    vga_driver/CLK
    SLICE_X65Y91         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
                         clock pessimism              0.575 39917.504    
                         clock uncertainty           -0.295 39917.207    
    SLICE_X65Y91         FDRE (Setup_fdre_C_CE)      -0.205 39917.004    vga_driver/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                      39917.008    
                         arrival time                       -39881.871    
  -------------------------------------------------------------------
                         slack                                 35.140    

Slack (MET) :             35.140ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.900ns  (logic 0.704ns (24.276%)  route 2.196ns (75.724%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 39916.934 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 39878.969 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.622 39878.973    vga_driver/CLK
    SLICE_X65Y87         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.456 39879.430 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           1.146 39880.574    vga_driver/h_cnt_reg[4]
    SLICE_X59Y89         LUT5 (Prop_lut5_I0_O)        0.124 39880.699 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.554 39881.254    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y90         LUT4 (Prop_lut4_I3_O)        0.124 39881.379 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.495 39881.875    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X65Y91         FDRE                                         r  vga_driver/v_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508 39916.930    vga_driver/CLK
    SLICE_X65Y91         FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.575 39917.504    
                         clock uncertainty           -0.295 39917.207    
    SLICE_X65Y91         FDRE (Setup_fdre_C_CE)      -0.205 39917.004    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                      39917.008    
                         arrival time                       -39881.871    
  -------------------------------------------------------------------
                         slack                                 35.140    

Slack (MET) :             35.154ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        3.122ns  (logic 1.598ns (51.186%)  route 1.524ns (48.814%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 39916.934 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 39878.969 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.621 39878.973    vga_driver/CLK
    SLICE_X58Y87         FDRE                                         r  vga_driver/pixel_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.456 39879.430 f  vga_driver/pixel_col_reg[0]/Q
                         net (fo=3, routed)           0.582 39880.012    vga_driver/pixel_col[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124 39880.137 r  vga_driver/i__carry_i_8/O
                         net (fo=1, routed)           0.000 39880.137    add_frog/geqOp_inferred__0/i__carry__0_1[0]
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532 39880.668 r  add_frog/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000 39880.668    add_frog/geqOp_inferred__0/i__carry_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157 39880.824 f  add_frog/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.942 39881.766    add_frog/geqOp
    SLICE_X61Y91         LUT6 (Prop_lut6_I1_O)        0.329 39882.094 r  add_frog/red_out_i_1/O
                         net (fo=2, routed)           0.000 39882.094    vga_driver/red_out0
    SLICE_X61Y91         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507 39916.930    vga_driver/CLK
    SLICE_X61Y91         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.575 39917.504    
                         clock uncertainty           -0.295 39917.207    
    SLICE_X61Y91         FDRE (Setup_fdre_C_D)        0.031 39917.238    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                      39917.246    
                         arrival time                       -39882.090    
  -------------------------------------------------------------------
                         slack                                 35.154    

Slack (MET) :             35.184ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.654ns  (logic 0.842ns (31.728%)  route 1.812ns (68.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 39916.934 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39878.969 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.624 39878.977    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419 39879.395 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.899 39880.293    vga_driver/v_cnt_reg[4]
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.299 39880.594 r  vga_driver/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.582 39881.176    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124 39881.301 r  vga_driver/v_cnt[9]_i_1_comp/O
                         net (fo=6, routed)           0.330 39881.633    vga_driver/v_cnt0
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507 39916.930    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.600 39917.531    
                         clock uncertainty           -0.295 39917.234    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429 39916.805    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                      39916.809    
                         arrival time                       -39881.625    
  -------------------------------------------------------------------
                         slack                                 35.184    

Slack (MET) :             35.184ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.654ns  (logic 0.842ns (31.728%)  route 1.812ns (68.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 39916.934 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39878.969 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.624 39878.977    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419 39879.395 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.899 39880.293    vga_driver/v_cnt_reg[4]
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.299 39880.594 r  vga_driver/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.582 39881.176    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124 39881.301 r  vga_driver/v_cnt[9]_i_1_comp/O
                         net (fo=6, routed)           0.330 39881.633    vga_driver/v_cnt0
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507 39916.930    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.600 39917.531    
                         clock uncertainty           -0.295 39917.234    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429 39916.805    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                      39916.809    
                         arrival time                       -39881.625    
  -------------------------------------------------------------------
                         slack                                 35.184    

Slack (MET) :             35.184ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.654ns  (logic 0.842ns (31.728%)  route 1.812ns (68.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 39916.934 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39878.969 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.624 39878.977    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419 39879.395 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.899 39880.293    vga_driver/v_cnt_reg[4]
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.299 39880.594 r  vga_driver/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.582 39881.176    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124 39881.301 r  vga_driver/v_cnt[9]_i_1_comp/O
                         net (fo=6, routed)           0.330 39881.633    vga_driver/v_cnt0
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507 39916.930    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.600 39917.531    
                         clock uncertainty           -0.295 39917.234    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429 39916.805    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                      39916.809    
                         arrival time                       -39881.625    
  -------------------------------------------------------------------
                         slack                                 35.184    

Slack (MET) :             35.184ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.654ns  (logic 0.842ns (31.728%)  route 1.812ns (68.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 39916.934 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39878.969 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.624 39878.977    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419 39879.395 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.899 39880.293    vga_driver/v_cnt_reg[4]
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.299 39880.594 r  vga_driver/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.582 39881.176    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124 39881.301 r  vga_driver/v_cnt[9]_i_1_comp/O
                         net (fo=6, routed)           0.330 39881.633    vga_driver/v_cnt0
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507 39916.930    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.600 39917.531    
                         clock uncertainty           -0.295 39917.234    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429 39916.805    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                      39916.809    
                         arrival time                       -39881.625    
  -------------------------------------------------------------------
                         slack                                 35.184    

Slack (MET) :             35.184ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.563ns  (clk_out1_clk_wiz_0_1 rise@39918.402ns - clk_out1_clk_wiz_0 rise@39879.840ns)
  Data Path Delay:        2.654ns  (logic 0.842ns (31.728%)  route 1.812ns (68.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 39916.934 - 39918.402 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39878.969 - 39879.840 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  39879.840 39879.840 r  
    L17                                               0.000 39879.840 r  sysclk (IN)
                         net (fo=0)                   0.000 39879.840    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 39881.316 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 39882.551    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 39875.586 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 39877.254    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 39877.352 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.624 39878.977    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419 39879.395 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.899 39880.293    vga_driver/v_cnt_reg[4]
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.299 39880.594 r  vga_driver/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.582 39881.176    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124 39881.301 r  vga_driver/v_cnt[9]_i_1_comp/O
                         net (fo=6, routed)           0.330 39881.633    vga_driver/v_cnt0
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  39918.402 39918.402 r  
    L17                                               0.000 39918.402 r  sysclk (IN)
                         net (fo=0)                   0.000 39918.402    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 39919.809 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 39920.969    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 39913.746 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 39915.332    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 39915.422 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507 39916.930    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.600 39917.531    
                         clock uncertainty           -0.295 39917.234    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429 39916.805    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                      39916.809    
                         arrival time                       -39881.625    
  -------------------------------------------------------------------
                         slack                                 35.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.875%)  route 0.331ns (70.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.591    -0.573    vga_driver/CLK
    SLICE_X63Y89         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.331    -0.101    vga_driver/h_cnt_reg[10]
    SLICE_X61Y89         FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.860    -0.811    vga_driver/CLK
    SLICE_X61Y89         FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism              0.273    -0.538    
                         clock uncertainty            0.295    -0.242    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.060    -0.182    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.258%)  route 0.325ns (69.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.590    -0.574    vga_driver/CLK
    SLICE_X59Y88         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           0.325    -0.108    vga_driver/h_cnt_reg[9]
    SLICE_X61Y88         FDRE                                         r  vga_driver/pixel_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.860    -0.811    vga_driver/CLK
    SLICE_X61Y88         FDRE                                         r  vga_driver/pixel_col_reg[9]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.295    -0.262    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)         0.070    -0.192    vga_driver/pixel_col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.022%)  route 0.345ns (70.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.592    -0.572    vga_driver/CLK
    SLICE_X63Y90         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=7, routed)           0.345    -0.086    vga_driver/v_cnt_reg[6]
    SLICE_X61Y92         FDRE                                         r  vga_driver/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.860    -0.810    vga_driver/CLK
    SLICE_X61Y92         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
                         clock pessimism              0.273    -0.537    
                         clock uncertainty            0.295    -0.241    
    SLICE_X61Y92         FDRE (Hold_fdre_C_D)         0.070    -0.171    vga_driver/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.975%)  route 0.329ns (70.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.592    -0.572    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=9, routed)           0.329    -0.101    vga_driver/v_cnt_reg[9]
    SLICE_X60Y93         FDRE                                         r  vga_driver/pixel_row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.861    -0.809    vga_driver/CLK
    SLICE_X60Y93         FDRE                                         r  vga_driver/pixel_row_reg[9]/C
                         clock pessimism              0.273    -0.536    
                         clock uncertainty            0.295    -0.240    
    SLICE_X60Y93         FDRE (Hold_fdre_C_D)         0.052    -0.188    vga_driver/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.675%)  route 0.271ns (59.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.590    -0.574    vga_driver/CLK
    SLICE_X59Y88         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           0.172    -0.261    vga_driver/h_cnt_reg[9]
    SLICE_X60Y87         LUT4 (Prop_lut4_I3_O)        0.045    -0.216 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.100    -0.116    vga_driver/plusOp__0[9]
    SLICE_X59Y88         FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.860    -0.811    vga_driver/CLK
    SLICE_X59Y88         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism              0.237    -0.574    
                         clock uncertainty            0.295    -0.278    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.070    -0.208    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.128ns (29.116%)  route 0.312ns (70.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.592    -0.572    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=5, routed)           0.312    -0.132    vga_driver/v_cnt_reg[8]
    SLICE_X61Y93         FDRE                                         r  vga_driver/pixel_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.861    -0.809    vga_driver/CLK
    SLICE_X61Y93         FDRE                                         r  vga_driver/pixel_row_reg[8]/C
                         clock pessimism              0.273    -0.536    
                         clock uncertainty            0.295    -0.240    
    SLICE_X61Y93         FDRE (Hold_fdre_C_D)         0.013    -0.227    vga_driver/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.493%)  route 0.337ns (70.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.589    -0.575    vga_driver/CLK
    SLICE_X59Y87         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=9, routed)           0.337    -0.097    vga_driver/h_cnt_reg[3]
    SLICE_X61Y87         FDRE                                         r  vga_driver/pixel_col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.858    -0.813    vga_driver/CLK
    SLICE_X61Y87         FDRE                                         r  vga_driver/pixel_col_reg[3]/C
                         clock pessimism              0.253    -0.560    
                         clock uncertainty            0.295    -0.264    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.070    -0.194    vga_driver/pixel_col_reg[3]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.727%)  route 0.303ns (70.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.592    -0.572    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.303    -0.141    vga_driver/v_cnt_reg[4]
    SLICE_X65Y92         FDRE                                         r  vga_driver/pixel_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.862    -0.808    vga_driver/CLK
    SLICE_X65Y92         FDRE                                         r  vga_driver/pixel_row_reg[4]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.295    -0.260    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.018    -0.242    vga_driver/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.368%)  route 0.356ns (71.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.590    -0.574    vga_driver/CLK
    SLICE_X65Y87         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           0.356    -0.077    vga_driver/h_cnt_reg[4]
    SLICE_X61Y89         FDRE                                         r  vga_driver/pixel_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.860    -0.811    vga_driver/CLK
    SLICE_X61Y89         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
                         clock pessimism              0.273    -0.538    
                         clock uncertainty            0.295    -0.242    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.055    -0.187    vga_driver/pixel_col_reg[4]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_driver/pixel_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.452%)  route 0.357ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.590    -0.574    vga_driver/CLK
    SLICE_X60Y88         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=7, routed)           0.357    -0.052    vga_driver/h_cnt_reg[6]
    SLICE_X63Y88         FDRE                                         r  vga_driver/pixel_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.861    -0.809    vga_driver/CLK
    SLICE_X63Y88         FDRE                                         r  vga_driver/pixel_col_reg[6]/C
                         clock pessimism              0.273    -0.536    
                         clock uncertainty            0.295    -0.240    
    SLICE_X63Y88         FDRE (Hold_fdre_C_D)         0.070    -0.170    vga_driver/pixel_col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           75  Failing Endpoints,  Worst Slack       -3.641ns,  Total Violation     -200.148ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.641ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        3.312ns  (logic 1.598ns (48.248%)  route 1.714ns (51.752%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 39.126 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.621    39.126    vga_driver/CLK
    SLICE_X58Y87         FDRE                                         r  vga_driver/pixel_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.456    39.582 f  vga_driver/pixel_col_reg[0]/Q
                         net (fo=3, routed)           0.582    40.164    vga_driver/pixel_col[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124    40.288 r  vga_driver/i__carry_i_8/O
                         net (fo=1, routed)           0.000    40.288    add_frog/geqOp_inferred__0/i__carry__0_1[0]
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.820 r  add_frog/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    40.820    add_frog/geqOp_inferred__0/i__carry_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.977 f  add_frog/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.942    41.919    add_frog/geqOp
    SLICE_X61Y91         LUT6 (Prop_lut6_I1_O)        0.329    42.248 r  add_frog/red_out_i_1/O
                         net (fo=2, routed)           0.190    42.438    vga_driver/red_out0
    SLICE_X60Y91         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.531    vga_driver/CLK
    SLICE_X60Y91         FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
                         clock pessimism              0.575    39.106    
                         clock uncertainty           -0.295    38.810    
    SLICE_X60Y91         FDRE (Setup_fdre_C_D)       -0.013    38.797    vga_driver/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.797    
                         arrival time                         -42.438    
  -------------------------------------------------------------------
                         slack                                 -3.641    

Slack (VIOLATED) :        -3.516ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.757ns  (logic 0.828ns (30.035%)  route 1.929ns (69.965%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 39.126 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.621    39.126    vga_driver/CLK
    SLICE_X59Y87         FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    39.582 f  vga_driver/h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.992    40.574    vga_driver/h_cnt_reg[1]
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.124    40.698 r  vga_driver/hsync_i_4/O
                         net (fo=1, routed)           0.151    40.850    vga_driver/hsync_i_4_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I5_O)        0.124    40.974 r  vga_driver/hsync_i_2/O
                         net (fo=1, routed)           0.313    41.287    vga_driver/hsync_i_2_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I0_O)        0.124    41.411 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.472    41.883    vga_driver/hsync0
    SLICE_X65Y89         FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.531    vga_driver/CLK
    SLICE_X65Y89         FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.561    39.092    
                         clock uncertainty           -0.295    38.796    
    SLICE_X65Y89         FDRE (Setup_fdre_C_R)       -0.429    38.367    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                         38.367    
                         arrival time                         -41.883    
  -------------------------------------------------------------------
                         slack                                 -3.516    

Slack (VIOLATED) :        -3.421ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.900ns  (logic 0.704ns (24.276%)  route 2.196ns (75.724%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 39.127 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.622    39.127    vga_driver/CLK
    SLICE_X65Y87         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.456    39.583 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           1.146    40.729    vga_driver/h_cnt_reg[4]
    SLICE_X59Y89         LUT5 (Prop_lut5_I0_O)        0.124    40.853 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.554    41.408    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y90         LUT4 (Prop_lut4_I3_O)        0.124    41.532 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.495    42.027    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X65Y91         FDRE                                         r  vga_driver/v_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    38.532    vga_driver/CLK
    SLICE_X65Y91         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
                         clock pessimism              0.575    39.107    
                         clock uncertainty           -0.295    38.811    
    SLICE_X65Y91         FDRE (Setup_fdre_C_CE)      -0.205    38.606    vga_driver/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.606    
                         arrival time                         -42.027    
  -------------------------------------------------------------------
                         slack                                 -3.421    

Slack (VIOLATED) :        -3.421ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.900ns  (logic 0.704ns (24.276%)  route 2.196ns (75.724%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 38.532 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 39.127 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.622    39.127    vga_driver/CLK
    SLICE_X65Y87         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.456    39.583 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           1.146    40.729    vga_driver/h_cnt_reg[4]
    SLICE_X59Y89         LUT5 (Prop_lut5_I0_O)        0.124    40.853 f  vga_driver/v_cnt[10]_i_2/O
                         net (fo=2, routed)           0.554    41.408    vga_driver/v_cnt[10]_i_2_n_0
    SLICE_X63Y90         LUT4 (Prop_lut4_I3_O)        0.124    41.532 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.495    42.027    vga_driver/v_cnt[10]_i_1_n_0
    SLICE_X65Y91         FDRE                                         r  vga_driver/v_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.508    38.532    vga_driver/CLK
    SLICE_X65Y91         FDRE                                         r  vga_driver/v_cnt_reg[1]/C
                         clock pessimism              0.575    39.107    
                         clock uncertainty           -0.295    38.811    
    SLICE_X65Y91         FDRE (Setup_fdre_C_CE)      -0.205    38.606    vga_driver/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.606    
                         arrival time                         -42.027    
  -------------------------------------------------------------------
                         slack                                 -3.421    

Slack (VIOLATED) :        -3.407ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        3.122ns  (logic 1.598ns (51.186%)  route 1.524ns (48.814%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 39.126 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.621    39.126    vga_driver/CLK
    SLICE_X58Y87         FDRE                                         r  vga_driver/pixel_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.456    39.582 f  vga_driver/pixel_col_reg[0]/Q
                         net (fo=3, routed)           0.582    40.164    vga_driver/pixel_col[0]
    SLICE_X61Y88         LUT2 (Prop_lut2_I0_O)        0.124    40.288 r  vga_driver/i__carry_i_8/O
                         net (fo=1, routed)           0.000    40.288    add_frog/geqOp_inferred__0/i__carry__0_1[0]
    SLICE_X61Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.820 r  add_frog/geqOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    40.820    add_frog/geqOp_inferred__0/i__carry_n_0
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.977 f  add_frog/geqOp_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.942    41.919    add_frog/geqOp
    SLICE_X61Y91         LUT6 (Prop_lut6_I1_O)        0.329    42.248 r  add_frog/red_out_i_1/O
                         net (fo=2, routed)           0.000    42.248    vga_driver/red_out0
    SLICE_X61Y91         FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.531    vga_driver/CLK
    SLICE_X61Y91         FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.575    39.106    
                         clock uncertainty           -0.295    38.810    
    SLICE_X61Y91         FDRE (Setup_fdre_C_D)        0.031    38.841    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                         38.841    
                         arrival time                         -42.248    
  -------------------------------------------------------------------
                         slack                                 -3.407    

Slack (VIOLATED) :        -3.377ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.654ns  (logic 0.842ns (31.728%)  route 1.812ns (68.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.129 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.624    39.129    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419    39.548 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.899    40.448    vga_driver/v_cnt_reg[4]
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.299    40.747 r  vga_driver/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.582    41.329    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124    41.453 r  vga_driver/v_cnt[9]_i_1_comp/O
                         net (fo=6, routed)           0.330    41.783    vga_driver/v_cnt0
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.531    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.600    39.131    
                         clock uncertainty           -0.295    38.835    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    38.406    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                         -41.783    
  -------------------------------------------------------------------
                         slack                                 -3.377    

Slack (VIOLATED) :        -3.377ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.654ns  (logic 0.842ns (31.728%)  route 1.812ns (68.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.129 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.624    39.129    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419    39.548 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.899    40.448    vga_driver/v_cnt_reg[4]
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.299    40.747 r  vga_driver/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.582    41.329    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124    41.453 r  vga_driver/v_cnt[9]_i_1_comp/O
                         net (fo=6, routed)           0.330    41.783    vga_driver/v_cnt0
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.531    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.600    39.131    
                         clock uncertainty           -0.295    38.835    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    38.406    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                         -41.783    
  -------------------------------------------------------------------
                         slack                                 -3.377    

Slack (VIOLATED) :        -3.377ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.654ns  (logic 0.842ns (31.728%)  route 1.812ns (68.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.129 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.624    39.129    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419    39.548 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.899    40.448    vga_driver/v_cnt_reg[4]
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.299    40.747 r  vga_driver/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.582    41.329    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124    41.453 r  vga_driver/v_cnt[9]_i_1_comp/O
                         net (fo=6, routed)           0.330    41.783    vga_driver/v_cnt0
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.531    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.600    39.131    
                         clock uncertainty           -0.295    38.835    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    38.406    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                         -41.783    
  -------------------------------------------------------------------
                         slack                                 -3.377    

Slack (VIOLATED) :        -3.377ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.654ns  (logic 0.842ns (31.728%)  route 1.812ns (68.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.129 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.624    39.129    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419    39.548 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.899    40.448    vga_driver/v_cnt_reg[4]
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.299    40.747 r  vga_driver/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.582    41.329    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124    41.453 r  vga_driver/v_cnt[9]_i_1_comp/O
                         net (fo=6, routed)           0.330    41.783    vga_driver/v_cnt0
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.531    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.600    39.131    
                         clock uncertainty           -0.295    38.835    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    38.406    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                         -41.783    
  -------------------------------------------------------------------
                         slack                                 -3.377    

Slack (VIOLATED) :        -3.377ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@39.998ns)
  Data Path Delay:        2.654ns  (logic 0.842ns (31.728%)  route 1.812ns (68.272%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 39.129 - 39.998 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     39.998    39.998 r  
    L17                                               0.000    39.998 r  sysclk (IN)
                         net (fo=0)                   0.000    39.998    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    41.474 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.708    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    35.743 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    37.409    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    37.505 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.624    39.129    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.419    39.548 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.899    40.448    vga_driver/v_cnt_reg[4]
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.299    40.747 r  vga_driver/v_cnt[9]_i_3/O
                         net (fo=2, routed)           0.582    41.329    vga_driver/v_cnt[9]_i_3_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.124    41.453 r  vga_driver/v_cnt[9]_i_1_comp/O
                         net (fo=6, routed)           0.330    41.783    vga_driver/v_cnt0
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    L17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.405 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.346 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.933    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.024 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          1.507    38.531    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.600    39.131    
                         clock uncertainty           -0.295    38.835    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    38.406    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                         -41.783    
  -------------------------------------------------------------------
                         slack                                 -3.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.875%)  route 0.331ns (70.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.591    -0.573    vga_driver/CLK
    SLICE_X63Y89         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  vga_driver/h_cnt_reg[10]/Q
                         net (fo=5, routed)           0.331    -0.101    vga_driver/h_cnt_reg[10]
    SLICE_X61Y89         FDRE                                         r  vga_driver/pixel_col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.860    -0.811    vga_driver/CLK
    SLICE_X61Y89         FDRE                                         r  vga_driver/pixel_col_reg[10]/C
                         clock pessimism              0.273    -0.538    
                         clock uncertainty            0.295    -0.242    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.060    -0.182    vga_driver/pixel_col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.258%)  route 0.325ns (69.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.590    -0.574    vga_driver/CLK
    SLICE_X59Y88         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           0.325    -0.108    vga_driver/h_cnt_reg[9]
    SLICE_X61Y88         FDRE                                         r  vga_driver/pixel_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.860    -0.811    vga_driver/CLK
    SLICE_X61Y88         FDRE                                         r  vga_driver/pixel_col_reg[9]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.295    -0.262    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)         0.070    -0.192    vga_driver/pixel_col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.022%)  route 0.345ns (70.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.592    -0.572    vga_driver/CLK
    SLICE_X63Y90         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  vga_driver/v_cnt_reg[6]/Q
                         net (fo=7, routed)           0.345    -0.086    vga_driver/v_cnt_reg[6]
    SLICE_X61Y92         FDRE                                         r  vga_driver/pixel_row_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.860    -0.810    vga_driver/CLK
    SLICE_X61Y92         FDRE                                         r  vga_driver/pixel_row_reg[6]/C
                         clock pessimism              0.273    -0.537    
                         clock uncertainty            0.295    -0.241    
    SLICE_X61Y92         FDRE (Hold_fdre_C_D)         0.070    -0.171    vga_driver/pixel_row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.975%)  route 0.329ns (70.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.592    -0.572    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=9, routed)           0.329    -0.101    vga_driver/v_cnt_reg[9]
    SLICE_X60Y93         FDRE                                         r  vga_driver/pixel_row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.861    -0.809    vga_driver/CLK
    SLICE_X60Y93         FDRE                                         r  vga_driver/pixel_row_reg[9]/C
                         clock pessimism              0.273    -0.536    
                         clock uncertainty            0.295    -0.240    
    SLICE_X60Y93         FDRE (Hold_fdre_C_D)         0.052    -0.188    vga_driver/pixel_row_reg[9]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.675%)  route 0.271ns (59.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.590    -0.574    vga_driver/CLK
    SLICE_X59Y88         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=7, routed)           0.172    -0.261    vga_driver/h_cnt_reg[9]
    SLICE_X60Y87         LUT4 (Prop_lut4_I3_O)        0.045    -0.216 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.100    -0.116    vga_driver/plusOp__0[9]
    SLICE_X59Y88         FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.860    -0.811    vga_driver/CLK
    SLICE_X59Y88         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism              0.237    -0.574    
                         clock uncertainty            0.295    -0.278    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.070    -0.208    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.128ns (29.116%)  route 0.312ns (70.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.592    -0.572    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  vga_driver/v_cnt_reg[8]/Q
                         net (fo=5, routed)           0.312    -0.132    vga_driver/v_cnt_reg[8]
    SLICE_X61Y93         FDRE                                         r  vga_driver/pixel_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.861    -0.809    vga_driver/CLK
    SLICE_X61Y93         FDRE                                         r  vga_driver/pixel_row_reg[8]/C
                         clock pessimism              0.273    -0.536    
                         clock uncertainty            0.295    -0.240    
    SLICE_X61Y93         FDRE (Hold_fdre_C_D)         0.013    -0.227    vga_driver/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.493%)  route 0.337ns (70.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.589    -0.575    vga_driver/CLK
    SLICE_X59Y87         FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=9, routed)           0.337    -0.097    vga_driver/h_cnt_reg[3]
    SLICE_X61Y87         FDRE                                         r  vga_driver/pixel_col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.858    -0.813    vga_driver/CLK
    SLICE_X61Y87         FDRE                                         r  vga_driver/pixel_col_reg[3]/C
                         clock pessimism              0.253    -0.560    
                         clock uncertainty            0.295    -0.264    
    SLICE_X61Y87         FDRE (Hold_fdre_C_D)         0.070    -0.194    vga_driver/pixel_col_reg[3]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_row_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.727%)  route 0.303ns (70.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.592    -0.572    vga_driver/CLK
    SLICE_X65Y90         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.303    -0.141    vga_driver/v_cnt_reg[4]
    SLICE_X65Y92         FDRE                                         r  vga_driver/pixel_row_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.862    -0.808    vga_driver/CLK
    SLICE_X65Y92         FDRE                                         r  vga_driver/pixel_row_reg[4]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.295    -0.260    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.018    -0.242    vga_driver/pixel_row_reg[4]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.368%)  route 0.356ns (71.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.590    -0.574    vga_driver/CLK
    SLICE_X65Y87         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           0.356    -0.077    vga_driver/h_cnt_reg[4]
    SLICE_X61Y89         FDRE                                         r  vga_driver/pixel_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.860    -0.811    vga_driver/CLK
    SLICE_X61Y89         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
                         clock pessimism              0.273    -0.538    
                         clock uncertainty            0.295    -0.242    
    SLICE_X61Y89         FDRE (Hold_fdre_C_D)         0.055    -0.187    vga_driver/pixel_col_reg[4]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@19.999ns period=39.998ns})
  Destination:            vga_driver/pixel_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.452%)  route 0.357ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.586ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.590    -0.574    vga_driver/CLK
    SLICE_X60Y88         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=7, routed)           0.357    -0.052    vga_driver/h_cnt_reg[6]
    SLICE_X63Y88         FDRE                                         r  vga_driver/pixel_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=48, routed)          0.861    -0.809    vga_driver/CLK
    SLICE_X63Y88         FDRE                                         r  vga_driver/pixel_col_reg[6]/C
                         clock pessimism              0.273    -0.536    
                         clock uncertainty            0.295    -0.240    
    SLICE_X63Y88         FDRE (Hold_fdre_C_D)         0.070    -0.170    vga_driver/pixel_col_reg[6]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.118    





