@W: MT462 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Net WO02.un1_incont_12 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Net WO02.un1_incont_15 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Net WO02.un1_incont_14 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Net WO02.un1_incont_13 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT531 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Found signal identified as System clock which controls 4 sequential elements including WO02.outbcd7_1[6].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\div00.vhdl":22:2:22:3|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including WO00.OS01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT462 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Net WO02.un1_incont_12 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Net WO02.un1_incont_15 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Net WO02.un1_incont_14 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"c:\users\saiko\documents\escom\5 semestre\arqui de computadoras\diamond\word00\mux00.vhdl":18:4:18:7|Net WO02.un1_incont_13 appears to be an unidentified clock source. Assuming default frequency. 
