LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
ENTITY Adderoperator IS
	PORT
	(	
      clk         	: IN 	STD_LOGIC;
		MatrixX			: IN 	STD_LOGIC_VECTOR (7 DOWNTO 0);
		MatrixY			: IN 	STD_LOGIC_VECTOR (7 DOWNTO 0);
		wren				: OUT	STD_LOGIC;
		data 				: OUT STD_LOGIC_VECTOR	(31 downto 0);
		ready				: OUT	STD_LOGIC
	);
	
END Adderoperator;

ARCHITECTURE Behavorial OF Adderoperator IS

	BEGIN
			
		Adder : process(clk, MatrixX, MatrixY)
		begin
			if rising_edge(clk) then
				data <= std_logic_vector(to_unsigned(to_integer(unsigned(MatrixX)) + to_integer(unsigned(MatrixY)), 32));
			end if;
		end process;	
	
	END ;