Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 27 11:50:47 2024
| Host         : DESKTOP-1QQLLU2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: start_pg (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/slow_clk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[7]/Q (HIGH)

 There are 1873 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/ALUOp_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/ALUOp_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct3_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct3_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct3_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[6]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: lut/inst/upg_inst/disp_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: lut/inst/upg_inst/disp_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: lut/inst/upg_inst/disp_reg[2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: lut/inst/upg_inst/disp_reg[3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: lut/inst/upg_inst/disp_reg[4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: lut/inst/upg_inst/disp_reg[5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: lut/inst/upg_inst/disp_reg[6]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: lut/inst/upg_inst/disp_reg[7]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: lut/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_but/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uart_rst_but/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6167 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.795        0.000                      0                  365        0.080        0.000                      0                  365        0.000        0.000                       0                   301  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
fpga_clk            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz  {0.000 100.000}      200.000         5.000           
  clk_out2_clk_wiz  {0.000 4.990}        9.979           100.208         
  clk_out3_clk_wiz  {0.000 49.896}       99.792          10.021          
  clkfbout_clk_wiz  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fpga_clk                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz      197.508        0.000                      0                    7        0.176        0.000                      0                    7       13.360        0.000                       0                     9  
  clk_out2_clk_wiz        5.795        0.000                      0                   59        0.261        0.000                      0                   59        4.490        0.000                       0                   117  
  clk_out3_clk_wiz       93.794        0.000                      0                  299        0.080        0.000                      0                  299       48.916        0.000                       0                   171  
  clkfbout_clk_wiz                                                                                                                                                    0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fpga_clk
  To Clock:  fpga_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fpga_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fpga_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack      197.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.508ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 1.464ns (71.786%)  route 0.575ns (28.214%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 198.474 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.566    -0.925    clk_5
    SLICE_X28Y43         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.575     0.107    cnt_reg_n_0_[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.781 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.781    cnt_reg[0]_i_1__0_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.115 r  cnt_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.115    cnt_reg[4]_i_1__0_n_6
    SLICE_X28Y44         FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.447   198.474    clk_5
    SLICE_X28Y44         FDRE                                         r  cnt_reg[5]/C
                         clock pessimism              0.577   199.050    
                         clock uncertainty           -0.489   198.561    
    SLICE_X28Y44         FDRE (Setup_fdre_C_D)        0.062   198.623    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.623    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                197.508    

Slack (MET) :             197.619ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 1.353ns (70.162%)  route 0.575ns (29.838%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 198.474 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.566    -0.925    clk_5
    SLICE_X28Y43         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.575     0.107    cnt_reg_n_0_[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.781 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.781    cnt_reg[0]_i_1__0_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.004 r  cnt_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.004    cnt_reg[4]_i_1__0_n_7
    SLICE_X28Y44         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.447   198.474    clk_5
    SLICE_X28Y44         FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.577   199.050    
                         clock uncertainty           -0.489   198.561    
    SLICE_X28Y44         FDRE (Setup_fdre_C_D)        0.062   198.623    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.623    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                197.619    

Slack (MET) :             197.777ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 1.220ns (67.952%)  route 0.575ns (32.048%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 198.474 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.566    -0.925    clk_5
    SLICE_X28Y43         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.575     0.107    cnt_reg_n_0_[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     0.871 r  cnt_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.871    cnt_reg[0]_i_1__0_n_4
    SLICE_X28Y43         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.447   198.474    clk_5
    SLICE_X28Y43         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.602   199.075    
                         clock uncertainty           -0.489   198.586    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.062   198.648    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        198.648    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                197.777    

Slack (MET) :             197.837ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 1.160ns (66.844%)  route 0.575ns (33.156%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 198.474 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.566    -0.925    clk_5
    SLICE_X28Y43         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.575     0.107    cnt_reg_n_0_[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     0.811 r  cnt_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.811    cnt_reg[0]_i_1__0_n_5
    SLICE_X28Y43         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.447   198.474    clk_5
    SLICE_X28Y43         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.602   199.075    
                         clock uncertainty           -0.489   198.586    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.062   198.648    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.648    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                197.837    

Slack (MET) :             198.059ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 1.004ns (66.332%)  route 0.510ns (33.668%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 198.474 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.566    -0.925    clk_5
    SLICE_X28Y43         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.510     0.041    cnt_reg_n_0_[0]
    SLICE_X28Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.165 r  cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.000     0.165    cnt[0]_i_2__0_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.589 r  cnt_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.589    cnt_reg[0]_i_1__0_n_6
    SLICE_X28Y43         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.447   198.474    clk_5
    SLICE_X28Y43         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.602   199.075    
                         clock uncertainty           -0.489   198.586    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.062   198.648    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.648    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                198.059    

Slack (MET) :             198.236ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.827ns (61.873%)  route 0.510ns (38.127%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 198.474 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.566    -0.925    clk_5
    SLICE_X28Y43         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.469 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.510     0.041    cnt_reg_n_0_[0]
    SLICE_X28Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.165 r  cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.000     0.165    cnt[0]_i_2__0_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.412 r  cnt_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.412    cnt_reg[0]_i_1__0_n_7
    SLICE_X28Y43         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.447   198.474    clk_5
    SLICE_X28Y43         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.602   199.075    
                         clock uncertainty           -0.489   198.586    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.062   198.648    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        198.648    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                198.236    

Slack (MET) :             198.585ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.456ns (54.481%)  route 0.381ns (45.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 198.474 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.566    -0.925    clk_5
    SLICE_X28Y44         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  cnt_reg[5]/Q
                         net (fo=2, routed)           0.381    -0.088    p_0_in
    SLICE_X29Y44         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           1.447   198.474    clk_5
    SLICE_X29Y44         FDRE                                         r  clk_reg/C
                         clock pessimism              0.580   199.053    
                         clock uncertainty           -0.489   198.564    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)       -0.067   198.497    clk_reg
  -------------------------------------------------------------------
                         required time                        198.497    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                198.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.563    -0.599    clk_5
    SLICE_X28Y44         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  cnt_reg[5]/Q
                         net (fo=2, routed)           0.118    -0.340    p_0_in
    SLICE_X29Y44         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.833    -0.836    clk_5
    SLICE_X29Y44         FDRE                                         r  clk_reg/C
                         clock pessimism              0.250    -0.586    
    SLICE_X29Y44         FDRE (Hold_fdre_C_D)         0.070    -0.516    clk_reg
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.563    -0.599    clk_5
    SLICE_X28Y43         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.173    -0.285    cnt_reg_n_0_[0]
    SLICE_X28Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.240 r  cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.240    cnt[0]_i_2__0_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.170 r  cnt_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.170    cnt_reg[0]_i_1__0_n_7
    SLICE_X28Y43         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.833    -0.836    clk_5
    SLICE_X28Y43         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.105    -0.494    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.563    -0.599    clk_5
    SLICE_X28Y44         FDRE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  cnt_reg[5]/Q
                         net (fo=2, routed)           0.180    -0.278    p_0_in
    SLICE_X28Y44         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.168 r  cnt_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.168    cnt_reg[4]_i_1__0_n_6
    SLICE_X28Y44         FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.833    -0.836    clk_5
    SLICE_X28Y44         FDRE                                         r  cnt_reg[5]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X28Y44         FDRE (Hold_fdre_C_D)         0.105    -0.494    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.251ns (55.118%)  route 0.204ns (44.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.563    -0.599    clk_5
    SLICE_X28Y43         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.204    -0.253    cnt_reg_n_0_[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.143 r  cnt_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.143    cnt_reg[0]_i_1__0_n_6
    SLICE_X28Y43         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.833    -0.836    clk_5
    SLICE_X28Y43         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.105    -0.494    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.252ns (55.111%)  route 0.205ns (44.889%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.563    -0.599    clk_5
    SLICE_X28Y43         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.205    -0.252    cnt_reg_n_0_[2]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.141 r  cnt_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.141    cnt_reg[0]_i_1__0_n_5
    SLICE_X28Y43         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.833    -0.836    clk_5
    SLICE_X28Y43         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.105    -0.494    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.249ns (54.351%)  route 0.209ns (45.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.563    -0.599    clk_5
    SLICE_X28Y43         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.209    -0.248    cnt_reg_n_0_[3]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.140 r  cnt_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.140    cnt_reg[0]_i_1__0_n_4
    SLICE_X28Y43         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.833    -0.836    clk_5
    SLICE_X28Y43         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.105    -0.494    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.256ns (55.546%)  route 0.205ns (44.454%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.563    -0.599    clk_5
    SLICE_X28Y44         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.205    -0.253    cnt_reg_n_0_[4]
    SLICE_X28Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.138 r  cnt_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.138    cnt_reg[4]_i_1__0_n_7
    SLICE_X28Y44         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=7, routed)           0.833    -0.836    clk_5
    SLICE_X28Y44         FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X28Y44         FDRE (Hold_fdre_C_D)         0.105    -0.494    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.356    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y5    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X29Y44     clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X28Y43     cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X28Y43     cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X28Y43     cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X28Y43     cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X28Y44     cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X28Y44     cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y44     clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y44     clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y43     cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y43     cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y43     cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y43     cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y43     cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y43     cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y43     cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y43     cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y44     clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y44     clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y43     cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y43     cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y43     cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y43     cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y43     cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y43     cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y43     cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y43     cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz
  To Clock:  clk_out2_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        5.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.490ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 uart_rst_but/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            uart_rst_but/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 2.139ns (54.618%)  route 1.777ns (45.382%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.446 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         1.558    -0.933    uart_rst_but/clk_out2
    SLICE_X31Y34         FDCE                                         r  uart_rst_but/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDCE (Prop_fdce_C_Q)         0.419    -0.514 r  uart_rst_but/cnt_reg[6]/Q
                         net (fo=2, routed)           0.965     0.452    uart_rst_but/cnt_reg_n_0_[6]
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.281 r  uart_rst_but/cnt_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.281    uart_rst_but/cnt_reg[8]_i_2__0_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.398 r  uart_rst_but/cnt_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    uart_rst_but/cnt_reg[12]_i_2__0_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.515 r  uart_rst_but/cnt_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.515    uart_rst_but/cnt_reg[16]_i_2__0_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.838 r  uart_rst_but/cnt_reg[19]_i_3__0/O[1]
                         net (fo=1, routed)           0.812     2.650    uart_rst_but/data0[18]
    SLICE_X31Y35         LUT2 (Prop_lut2_I1_O)        0.334     2.984 r  uart_rst_but/cnt[18]_i_1__0/O
                         net (fo=1, routed)           0.000     2.984    uart_rst_but/cnt[18]
    SLICE_X31Y35         FDCE                                         r  uart_rst_but/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  fpga_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         1.440     8.446    uart_rst_but/clk_out2
    SLICE_X31Y35         FDCE                                         r  uart_rst_but/cnt_reg[18]/C
                         clock pessimism              0.578     9.024    
                         clock uncertainty           -0.320     8.703    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)        0.075     8.778    uart_rst_but/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 uart_rst_but/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            uart_rst_but/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.744ns  (logic 1.994ns (53.257%)  route 1.750ns (46.743%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.446 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         1.558    -0.933    uart_rst_but/clk_out2
    SLICE_X31Y34         FDCE                                         r  uart_rst_but/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDCE (Prop_fdce_C_Q)         0.419    -0.514 r  uart_rst_but/cnt_reg[6]/Q
                         net (fo=2, routed)           0.965     0.452    uart_rst_but/cnt_reg_n_0_[6]
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.281 r  uart_rst_but/cnt_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.281    uart_rst_but/cnt_reg[8]_i_2__0_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.398 r  uart_rst_but/cnt_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    uart_rst_but/cnt_reg[12]_i_2__0_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.721 r  uart_rst_but/cnt_reg[16]_i_2__0/O[1]
                         net (fo=1, routed)           0.785     2.506    uart_rst_but/data0[14]
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.306     2.812 r  uart_rst_but/cnt[14]_i_1__0/O
                         net (fo=1, routed)           0.000     2.812    uart_rst_but/cnt[14]
    SLICE_X32Y35         FDCE                                         r  uart_rst_but/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  fpga_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         1.440     8.446    uart_rst_but/clk_out2
    SLICE_X32Y35         FDCE                                         r  uart_rst_but/cnt_reg[14]/C
                         clock pessimism              0.578     9.024    
                         clock uncertainty           -0.320     8.703    
    SLICE_X32Y35         FDCE (Setup_fdce_C_D)        0.029     8.732    uart_rst_but/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 uart_rst_but/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            uart_rst_but/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 2.048ns (54.014%)  route 1.744ns (45.986%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.445 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         1.558    -0.933    uart_rst_but/clk_out2
    SLICE_X31Y34         FDCE                                         r  uart_rst_but/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDCE (Prop_fdce_C_Q)         0.419    -0.514 r  uart_rst_but/cnt_reg[6]/Q
                         net (fo=2, routed)           0.965     0.452    uart_rst_but/cnt_reg_n_0_[6]
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.281 r  uart_rst_but/cnt_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.281    uart_rst_but/cnt_reg[8]_i_2__0_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.398 r  uart_rst_but/cnt_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    uart_rst_but/cnt_reg[12]_i_2__0_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.515 r  uart_rst_but/cnt_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.515    uart_rst_but/cnt_reg[16]_i_2__0_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.754 r  uart_rst_but/cnt_reg[19]_i_3__0/O[2]
                         net (fo=1, routed)           0.778     2.532    uart_rst_but/data0[19]
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.327     2.859 r  uart_rst_but/cnt[19]_i_1__0/O
                         net (fo=1, routed)           0.000     2.859    uart_rst_but/cnt[19]
    SLICE_X31Y34         FDCE                                         r  uart_rst_but/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  fpga_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         1.439     8.445    uart_rst_but/clk_out2
    SLICE_X31Y34         FDCE                                         r  uart_rst_but/cnt_reg[19]/C
                         clock pessimism              0.602     9.047    
                         clock uncertainty           -0.320     8.726    
    SLICE_X31Y34         FDCE (Setup_fdce_C_D)        0.075     8.801    uart_rst_but/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 2.228ns (60.753%)  route 1.439ns (39.247%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.443 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         1.553    -0.938    u_but/clk_out2
    SLICE_X47Y21         FDCE                                         r  u_but/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDCE (Prop_fdce_C_Q)         0.419    -0.519 r  u_but/cnt_reg[2]/Q
                         net (fo=2, routed)           0.653     0.134    u_but/cnt_reg_n_0_[2]
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     0.963 r  u_but/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_but/cnt_reg[4]_i_2_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.080 r  u_but/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.080    u_but/cnt_reg[8]_i_2_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.197 r  u_but/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.197    u_but/cnt_reg[12]_i_2_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.314 r  u_but/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.314    u_but/cnt_reg[16]_i_2_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.637 r  u_but/cnt_reg[19]_i_3/O[1]
                         net (fo=1, routed)           0.786     2.424    u_but/data0[18]
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.306     2.730 r  u_but/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.730    u_but/cnt[18]
    SLICE_X47Y20         FDCE                                         r  u_but/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  fpga_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         1.437     8.443    u_but/clk_out2
    SLICE_X47Y20         FDCE                                         r  u_but/cnt_reg[18]/C
                         clock pessimism              0.577     9.020    
                         clock uncertainty           -0.320     8.699    
    SLICE_X47Y20         FDCE (Setup_fdce_C_D)        0.031     8.730    u_but/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          8.730    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.022ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 1.994ns (54.724%)  route 1.650ns (45.276%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.443 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         1.553    -0.938    u_but/clk_out2
    SLICE_X47Y21         FDCE                                         r  u_but/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDCE (Prop_fdce_C_Q)         0.419    -0.519 r  u_but/cnt_reg[2]/Q
                         net (fo=2, routed)           0.653     0.134    u_but/cnt_reg_n_0_[2]
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     0.963 r  u_but/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_but/cnt_reg[4]_i_2_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.080 r  u_but/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.080    u_but/cnt_reg[8]_i_2_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.403 r  u_but/cnt_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.997     2.400    u_but/data0[10]
    SLICE_X45Y20         LUT2 (Prop_lut2_I1_O)        0.306     2.706 r  u_but/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     2.706    u_but/cnt[10]
    SLICE_X45Y20         FDCE                                         r  u_but/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  fpga_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         1.437     8.443    u_but/clk_out2
    SLICE_X45Y20         FDCE                                         r  u_but/cnt_reg[10]/C
                         clock pessimism              0.577     9.020    
                         clock uncertainty           -0.320     8.699    
    SLICE_X45Y20         FDCE (Setup_fdce_C_D)        0.029     8.728    u_but/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                  6.022    

Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 2.104ns (59.099%)  route 1.456ns (40.901%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.443 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         1.553    -0.938    u_but/clk_out2
    SLICE_X47Y21         FDCE                                         r  u_but/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDCE (Prop_fdce_C_Q)         0.419    -0.519 r  u_but/cnt_reg[2]/Q
                         net (fo=2, routed)           0.653     0.134    u_but/cnt_reg_n_0_[2]
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     0.963 r  u_but/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_but/cnt_reg[4]_i_2_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.080 r  u_but/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.080    u_but/cnt_reg[8]_i_2_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.197 r  u_but/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.197    u_but/cnt_reg[12]_i_2_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.512 r  u_but/cnt_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.803     2.316    u_but/data0[16]
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.307     2.623 r  u_but/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     2.623    u_but/cnt[16]
    SLICE_X47Y20         FDCE                                         r  u_but/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  fpga_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         1.437     8.443    u_but/clk_out2
    SLICE_X47Y20         FDCE                                         r  u_but/cnt_reg[16]/C
                         clock pessimism              0.577     9.020    
                         clock uncertainty           -0.320     8.699    
    SLICE_X47Y20         FDCE (Setup_fdce_C_D)        0.031     8.730    u_but/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.730    
                         arrival time                          -2.623    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 2.113ns (59.090%)  route 1.463ns (40.910%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.442 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         1.553    -0.938    u_but/clk_out2
    SLICE_X47Y21         FDCE                                         r  u_but/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDCE (Prop_fdce_C_Q)         0.419    -0.519 r  u_but/cnt_reg[2]/Q
                         net (fo=2, routed)           0.653     0.134    u_but/cnt_reg_n_0_[2]
    SLICE_X46Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     0.963 r  u_but/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.963    u_but/cnt_reg[4]_i_2_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.080 r  u_but/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.080    u_but/cnt_reg[8]_i_2_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.197 r  u_but/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.197    u_but/cnt_reg[12]_i_2_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.314 r  u_but/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.314    u_but/cnt_reg[16]_i_2_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.533 r  u_but/cnt_reg[19]_i_3/O[0]
                         net (fo=1, routed)           0.810     2.343    u_but/data0[17]
    SLICE_X47Y21         LUT2 (Prop_lut2_I1_O)        0.295     2.638 r  u_but/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     2.638    u_but/cnt[17]
    SLICE_X47Y21         FDCE                                         r  u_but/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  fpga_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         1.436     8.442    u_but/clk_out2
    SLICE_X47Y21         FDCE                                         r  u_but/cnt_reg[17]/C
                         clock pessimism              0.600     9.042    
                         clock uncertainty           -0.320     8.721    
    SLICE_X47Y21         FDCE (Setup_fdce_C_D)        0.029     8.750    u_but/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          8.750    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.088ns (30.459%)  route 2.484ns (69.541%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.443 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         1.554    -0.937    u_but/clk_out2
    SLICE_X45Y20         FDCE                                         r  u_but/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.419    -0.518 f  u_but/cnt_reg[9]/Q
                         net (fo=2, routed)           0.517    -0.001    u_but/cnt_reg_n_0_[9]
    SLICE_X44Y20         LUT4 (Prop_lut4_I0_O)        0.297     0.296 r  u_but/cnt[19]_i_7/O
                         net (fo=1, routed)           0.684     0.980    u_but/cnt[19]_i_7_n_0
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.124     1.104 r  u_but/cnt[19]_i_5/O
                         net (fo=1, routed)           0.570     1.674    u_but/cnt[19]_i_5_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.124     1.798 r  u_but/cnt[19]_i_2/O
                         net (fo=20, routed)          0.713     2.512    u_but/cnt[19]_i_2_n_0
    SLICE_X45Y20         LUT2 (Prop_lut2_I0_O)        0.124     2.636 r  u_but/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     2.636    u_but/cnt[11]
    SLICE_X45Y20         FDCE                                         r  u_but/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  fpga_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         1.437     8.443    u_but/clk_out2
    SLICE_X45Y20         FDCE                                         r  u_but/cnt_reg[11]/C
                         clock pessimism              0.600     9.043    
                         clock uncertainty           -0.320     8.722    
    SLICE_X45Y20         FDCE (Setup_fdce_C_D)        0.031     8.753    u_but/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -2.636    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 uart_rst_but/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            uart_rst_but/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 1.879ns (53.160%)  route 1.656ns (46.840%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.446 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         1.558    -0.933    uart_rst_but/clk_out2
    SLICE_X31Y34         FDCE                                         r  uart_rst_but/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDCE (Prop_fdce_C_Q)         0.419    -0.514 r  uart_rst_but/cnt_reg[6]/Q
                         net (fo=2, routed)           0.965     0.452    uart_rst_but/cnt_reg_n_0_[6]
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.829     1.281 r  uart_rst_but/cnt_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.281    uart_rst_but/cnt_reg[8]_i_2__0_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.398 r  uart_rst_but/cnt_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    uart_rst_but/cnt_reg[12]_i_2__0_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.617 r  uart_rst_but/cnt_reg[16]_i_2__0/O[0]
                         net (fo=1, routed)           0.690     2.307    uart_rst_but/data0[13]
    SLICE_X31Y35         LUT2 (Prop_lut2_I1_O)        0.295     2.602 r  uart_rst_but/cnt[13]_i_1__0/O
                         net (fo=1, routed)           0.000     2.602    uart_rst_but/cnt[13]
    SLICE_X31Y35         FDCE                                         r  uart_rst_but/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  fpga_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         1.440     8.446    uart_rst_but/clk_out2
    SLICE_X31Y35         FDCE                                         r  uart_rst_but/cnt_reg[13]/C
                         clock pessimism              0.578     9.024    
                         clock uncertainty           -0.320     8.703    
    SLICE_X31Y35         FDCE (Setup_fdce_C_D)        0.031     8.734    uart_rst_but/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -2.602    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.116ns (31.000%)  route 2.484ns (69.000%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.443 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         1.554    -0.937    u_but/clk_out2
    SLICE_X45Y20         FDCE                                         r  u_but/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDCE (Prop_fdce_C_Q)         0.419    -0.518 f  u_but/cnt_reg[9]/Q
                         net (fo=2, routed)           0.517    -0.001    u_but/cnt_reg_n_0_[9]
    SLICE_X44Y20         LUT4 (Prop_lut4_I0_O)        0.297     0.296 r  u_but/cnt[19]_i_7/O
                         net (fo=1, routed)           0.684     0.980    u_but/cnt[19]_i_7_n_0
    SLICE_X45Y20         LUT5 (Prop_lut5_I4_O)        0.124     1.104 r  u_but/cnt[19]_i_5/O
                         net (fo=1, routed)           0.570     1.674    u_but/cnt[19]_i_5_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.124     1.798 r  u_but/cnt[19]_i_2/O
                         net (fo=20, routed)          0.713     2.512    u_but/cnt[19]_i_2_n_0
    SLICE_X45Y20         LUT2 (Prop_lut2_I0_O)        0.152     2.664 r  u_but/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     2.664    u_but/cnt[8]
    SLICE_X45Y20         FDCE                                         r  u_but/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  fpga_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         1.437     8.443    u_but/clk_out2
    SLICE_X45Y20         FDCE                                         r  u_but/cnt_reg[8]/C
                         clock pessimism              0.600     9.043    
                         clock uncertainty           -0.320     8.722    
    SLICE_X45Y20         FDCE (Setup_fdce_C_D)        0.075     8.797    u_but/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -2.664    
  -------------------------------------------------------------------
                         slack                                  6.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         0.591    -0.570    TubDisplay_inst/clk_out2
    SLICE_X63Y60         FDRE                                         r  TubDisplay_inst/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  TubDisplay_inst/cnt_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.312    TubDisplay_inst/cnt_reg[7]
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.204 r  TubDisplay_inst/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.204    TubDisplay_inst/cnt_reg[4]_i_1_n_4
    SLICE_X63Y60         FDRE                                         r  TubDisplay_inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         0.861    -0.807    TubDisplay_inst/clk_out2
    SLICE_X63Y60         FDRE                                         r  TubDisplay_inst/cnt_reg[7]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X63Y60         FDRE (Hold_fdre_C_D)         0.105    -0.465    TubDisplay_inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         0.590    -0.571    TubDisplay_inst/clk_out2
    SLICE_X63Y62         FDRE                                         r  TubDisplay_inst/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  TubDisplay_inst/cnt_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.313    TubDisplay_inst/cnt_reg[15]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.205 r  TubDisplay_inst/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    TubDisplay_inst/cnt_reg[12]_i_1_n_4
    SLICE_X63Y62         FDRE                                         r  TubDisplay_inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         0.859    -0.809    TubDisplay_inst/clk_out2
    SLICE_X63Y62         FDRE                                         r  TubDisplay_inst/cnt_reg[15]/C
                         clock pessimism              0.237    -0.571    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.105    -0.466    TubDisplay_inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         0.592    -0.569    TubDisplay_inst/clk_out2
    SLICE_X63Y59         FDRE                                         r  TubDisplay_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  TubDisplay_inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.309    TubDisplay_inst/cnt_reg[3]
    SLICE_X63Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.201 r  TubDisplay_inst/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.201    TubDisplay_inst/cnt_reg[0]_i_1_n_4
    SLICE_X63Y59         FDRE                                         r  TubDisplay_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         0.862    -0.806    TubDisplay_inst/clk_out2
    SLICE_X63Y59         FDRE                                         r  TubDisplay_inst/cnt_reg[3]/C
                         clock pessimism              0.236    -0.569    
    SLICE_X63Y59         FDRE (Hold_fdre_C_D)         0.105    -0.464    TubDisplay_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         0.591    -0.570    TubDisplay_inst/clk_out2
    SLICE_X63Y61         FDRE                                         r  TubDisplay_inst/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  TubDisplay_inst/cnt_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.309    TubDisplay_inst/cnt_reg[11]
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.201 r  TubDisplay_inst/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.201    TubDisplay_inst/cnt_reg[8]_i_1_n_4
    SLICE_X63Y61         FDRE                                         r  TubDisplay_inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         0.861    -0.807    TubDisplay_inst/clk_out2
    SLICE_X63Y61         FDRE                                         r  TubDisplay_inst/cnt_reg[11]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.105    -0.465    TubDisplay_inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         0.591    -0.570    TubDisplay_inst/clk_out2
    SLICE_X63Y60         FDRE                                         r  TubDisplay_inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  TubDisplay_inst/cnt_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.313    TubDisplay_inst/cnt_reg[4]
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.198 r  TubDisplay_inst/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.198    TubDisplay_inst/cnt_reg[4]_i_1_n_7
    SLICE_X63Y60         FDRE                                         r  TubDisplay_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         0.861    -0.807    TubDisplay_inst/clk_out2
    SLICE_X63Y60         FDRE                                         r  TubDisplay_inst/cnt_reg[4]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X63Y60         FDRE (Hold_fdre_C_D)         0.105    -0.465    TubDisplay_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         0.590    -0.571    TubDisplay_inst/clk_out2
    SLICE_X63Y62         FDRE                                         r  TubDisplay_inst/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  TubDisplay_inst/cnt_reg[12]/Q
                         net (fo=2, routed)           0.116    -0.314    TubDisplay_inst/cnt_reg[12]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.199 r  TubDisplay_inst/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.199    TubDisplay_inst/cnt_reg[12]_i_1_n_7
    SLICE_X63Y62         FDRE                                         r  TubDisplay_inst/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         0.859    -0.809    TubDisplay_inst/clk_out2
    SLICE_X63Y62         FDRE                                         r  TubDisplay_inst/cnt_reg[12]/C
                         clock pessimism              0.237    -0.571    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.105    -0.466    TubDisplay_inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         0.592    -0.569    TubDisplay_inst/clk_out2
    SLICE_X63Y59         FDRE                                         r  TubDisplay_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  TubDisplay_inst/cnt_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.308    TubDisplay_inst/cnt_reg[2]
    SLICE_X63Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  TubDisplay_inst/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    TubDisplay_inst/cnt_reg[0]_i_1_n_5
    SLICE_X63Y59         FDRE                                         r  TubDisplay_inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         0.862    -0.806    TubDisplay_inst/clk_out2
    SLICE_X63Y59         FDRE                                         r  TubDisplay_inst/cnt_reg[2]/C
                         clock pessimism              0.236    -0.569    
    SLICE_X63Y59         FDRE (Hold_fdre_C_D)         0.105    -0.464    TubDisplay_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         0.590    -0.571    TubDisplay_inst/clk_out2
    SLICE_X63Y62         FDRE                                         r  TubDisplay_inst/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  TubDisplay_inst/cnt_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.310    TubDisplay_inst/cnt_reg[14]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.199 r  TubDisplay_inst/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.199    TubDisplay_inst/cnt_reg[12]_i_1_n_5
    SLICE_X63Y62         FDRE                                         r  TubDisplay_inst/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         0.859    -0.809    TubDisplay_inst/clk_out2
    SLICE_X63Y62         FDRE                                         r  TubDisplay_inst/cnt_reg[14]/C
                         clock pessimism              0.237    -0.571    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.105    -0.466    TubDisplay_inst/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         0.591    -0.570    TubDisplay_inst/clk_out2
    SLICE_X63Y61         FDRE                                         r  TubDisplay_inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  TubDisplay_inst/cnt_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.312    TubDisplay_inst/cnt_reg[8]
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  TubDisplay_inst/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.197    TubDisplay_inst/cnt_reg[8]_i_1_n_7
    SLICE_X63Y61         FDRE                                         r  TubDisplay_inst/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         0.861    -0.807    TubDisplay_inst/clk_out2
    SLICE_X63Y61         FDRE                                         r  TubDisplay_inst/cnt_reg[8]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.105    -0.465    TubDisplay_inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         0.591    -0.570    TubDisplay_inst/clk_out2
    SLICE_X63Y61         FDRE                                         r  TubDisplay_inst/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  TubDisplay_inst/cnt_reg[10]/Q
                         net (fo=2, routed)           0.122    -0.308    TubDisplay_inst/cnt_reg[10]
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  TubDisplay_inst/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    TubDisplay_inst/cnt_reg[8]_i_1_n_5
    SLICE_X63Y61         FDRE                                         r  TubDisplay_inst/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=115, routed)         0.861    -0.807    TubDisplay_inst/clk_out2
    SLICE_X63Y61         FDRE                                         r  TubDisplay_inst/cnt_reg[10]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.105    -0.465    TubDisplay_inst/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz
Waveform(ns):       { 0.000 4.990 }
Period(ns):         9.979
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.979       7.824      BUFGCTRL_X0Y3    clk_wiz_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.979       8.730      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X63Y59     TubDisplay_inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X63Y61     TubDisplay_inst/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X63Y61     TubDisplay_inst/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X63Y62     TubDisplay_inst/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X63Y62     TubDisplay_inst/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X63Y62     TubDisplay_inst/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X63Y62     TubDisplay_inst/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X63Y59     TubDisplay_inst/cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.979       203.381    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y59     TubDisplay_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y61     TubDisplay_inst/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y61     TubDisplay_inst/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y59     TubDisplay_inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y59     TubDisplay_inst/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y59     TubDisplay_inst/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y60     TubDisplay_inst/cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y60     TubDisplay_inst/cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y60     TubDisplay_inst/cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y60     TubDisplay_inst/cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y62     TubDisplay_inst/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y62     TubDisplay_inst/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y62     TubDisplay_inst/cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y62     TubDisplay_inst/cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X47Y22     u_but/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X47Y22     u_but/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X47Y22     u_but/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X47Y22     u_but/slow_clk_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X62Y48     TubDisplay_inst/tub_in0_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X62Y48     TubDisplay_inst/tub_in0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz
  To Clock:  clk_out3_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       93.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.916ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.794ns  (required time - arrival time)
  Source:                 lut/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Destination:            lut/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            99.792ns  (clk_out3_clk_wiz rise@99.792ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.379ns (25.709%)  route 3.985ns (74.291%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 98.256 - 99.792 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.884ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.587    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.554    -0.937    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.478    -0.459 f  lut/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.987     0.529    lut/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.321     0.850 f  lut/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.960     1.810    lut/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.332     2.142 f  lut/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.725     2.867    lut/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.991 r  lut/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.828     3.819    lut/inst/upg_inst/uart_wen5_out
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.124     3.943 r  lut/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.485     4.427    lut/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X38Y32         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     99.792    99.792 r  
    P17                                               0.000    99.792 r  fpga_clk (IN)
                         net (fo=0)                   0.000    99.792    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.200 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.362    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.140 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.727    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.818 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.437    98.256    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.578    98.834    
                         clock uncertainty           -0.444    98.390    
    SLICE_X38Y32         FDCE (Setup_fdce_C_CE)      -0.169    98.221    lut/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         98.221    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                 93.794    

Slack (MET) :             93.794ns  (required time - arrival time)
  Source:                 lut/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Destination:            lut/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            99.792ns  (clk_out3_clk_wiz rise@99.792ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.379ns (25.709%)  route 3.985ns (74.291%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 98.256 - 99.792 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.884ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.587    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.554    -0.937    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.478    -0.459 f  lut/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.987     0.529    lut/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.321     0.850 f  lut/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.960     1.810    lut/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.332     2.142 f  lut/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.725     2.867    lut/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.991 r  lut/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.828     3.819    lut/inst/upg_inst/uart_wen5_out
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.124     3.943 r  lut/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.485     4.427    lut/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X38Y32         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     99.792    99.792 r  
    P17                                               0.000    99.792 r  fpga_clk (IN)
                         net (fo=0)                   0.000    99.792    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.200 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.362    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.140 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.727    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.818 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.437    98.256    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism              0.578    98.834    
                         clock uncertainty           -0.444    98.390    
    SLICE_X38Y32         FDCE (Setup_fdce_C_CE)      -0.169    98.221    lut/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         98.221    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                 93.794    

Slack (MET) :             93.794ns  (required time - arrival time)
  Source:                 lut/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Destination:            lut/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            99.792ns  (clk_out3_clk_wiz rise@99.792ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.379ns (25.709%)  route 3.985ns (74.291%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 98.256 - 99.792 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.884ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.587    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.554    -0.937    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.478    -0.459 f  lut/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.987     0.529    lut/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.321     0.850 f  lut/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.960     1.810    lut/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.332     2.142 f  lut/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.725     2.867    lut/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.991 r  lut/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.828     3.819    lut/inst/upg_inst/uart_wen5_out
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.124     3.943 r  lut/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.485     4.427    lut/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X38Y32         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     99.792    99.792 r  
    P17                                               0.000    99.792 r  fpga_clk (IN)
                         net (fo=0)                   0.000    99.792    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.200 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.362    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.140 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.727    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.818 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.437    98.256    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.578    98.834    
                         clock uncertainty           -0.444    98.390    
    SLICE_X38Y32         FDCE (Setup_fdce_C_CE)      -0.169    98.221    lut/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         98.221    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                 93.794    

Slack (MET) :             93.815ns  (required time - arrival time)
  Source:                 lut/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Destination:            lut/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            99.792ns  (clk_out3_clk_wiz rise@99.792ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 1.379ns (26.067%)  route 3.911ns (73.933%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 98.255 - 99.792 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.884ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.587    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.554    -0.937    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.478    -0.459 f  lut/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.987     0.529    lut/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.321     0.850 f  lut/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.960     1.810    lut/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.332     2.142 f  lut/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.725     2.867    lut/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.991 r  lut/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.600     3.591    lut/inst/upg_inst/uart_wen5_out
    SLICE_X37Y31         LUT6 (Prop_lut6_I3_O)        0.124     3.715 r  lut/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.639     4.354    lut/inst/upg_inst/s_axi_wdata
    SLICE_X40Y30         FDRE                                         r  lut/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     99.792    99.792 r  
    P17                                               0.000    99.792 r  fpga_clk (IN)
                         net (fo=0)                   0.000    99.792    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.200 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.362    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.140 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.727    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.818 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.436    98.255    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  lut/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism              0.563    98.818    
                         clock uncertainty           -0.444    98.374    
    SLICE_X40Y30         FDRE (Setup_fdre_C_CE)      -0.205    98.169    lut/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         98.169    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                 93.815    

Slack (MET) :             93.842ns  (required time - arrival time)
  Source:                 lut/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Destination:            lut/inst/upg_inst/WCS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            99.792ns  (clk_out3_clk_wiz rise@99.792ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 1.607ns (29.632%)  route 3.816ns (70.368%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 98.251 - 99.792 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.884ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.587    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.554    -0.937    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.478    -0.459 f  lut/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.987     0.529    lut/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.321     0.850 f  lut/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.960     1.810    lut/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.332     2.142 f  lut/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.725     2.867    lut/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I1_O)        0.150     3.017 r  lut/inst/upg_inst/s_axi_wstrb[3]_i_1/O
                         net (fo=2, routed)           1.144     4.161    lut/inst/upg_inst/s_axi_wstrb[3]_i_1_n_0
    SLICE_X35Y28         LUT5 (Prop_lut5_I1_O)        0.326     4.487 r  lut/inst/upg_inst/WCS[1]_i_1/O
                         net (fo=1, routed)           0.000     4.487    lut/inst/upg_inst/WCS[1]_i_1_n_0
    SLICE_X35Y28         FDCE                                         r  lut/inst/upg_inst/WCS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     99.792    99.792 r  
    P17                                               0.000    99.792 r  fpga_clk (IN)
                         net (fo=0)                   0.000    99.792    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.200 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.362    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.140 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.727    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.818 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.432    98.251    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  lut/inst/upg_inst/WCS_reg[1]/C
                         clock pessimism              0.491    98.742    
                         clock uncertainty           -0.444    98.298    
    SLICE_X35Y28         FDCE (Setup_fdce_C_D)        0.031    98.329    lut/inst/upg_inst/WCS_reg[1]
  -------------------------------------------------------------------
                         required time                         98.329    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                 93.842    

Slack (MET) :             93.899ns  (required time - arrival time)
  Source:                 lut/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Destination:            lut/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            99.792ns  (clk_out3_clk_wiz rise@99.792ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.379ns (26.407%)  route 3.843ns (73.593%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 98.256 - 99.792 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.884ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.587    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.554    -0.937    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.478    -0.459 f  lut/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.987     0.529    lut/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.321     0.850 f  lut/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.960     1.810    lut/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.332     2.142 f  lut/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.725     2.867    lut/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.991 r  lut/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.828     3.819    lut/inst/upg_inst/uart_wen5_out
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.124     3.943 r  lut/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.343     4.286    lut/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X37Y32         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     99.792    99.792 r  
    P17                                               0.000    99.792 r  fpga_clk (IN)
                         net (fo=0)                   0.000    99.792    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.200 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.362    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.140 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.727    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.818 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.437    98.256    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y32         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism              0.578    98.834    
                         clock uncertainty           -0.444    98.390    
    SLICE_X37Y32         FDCE (Setup_fdce_C_CE)      -0.205    98.185    lut/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         98.185    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 93.899    

Slack (MET) :             93.899ns  (required time - arrival time)
  Source:                 lut/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Destination:            lut/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            99.792ns  (clk_out3_clk_wiz rise@99.792ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.379ns (26.407%)  route 3.843ns (73.593%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 98.256 - 99.792 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.884ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.587    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.554    -0.937    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.478    -0.459 f  lut/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.987     0.529    lut/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.321     0.850 f  lut/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.960     1.810    lut/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.332     2.142 f  lut/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.725     2.867    lut/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.991 r  lut/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.828     3.819    lut/inst/upg_inst/uart_wen5_out
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.124     3.943 r  lut/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.343     4.286    lut/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X37Y32         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     99.792    99.792 r  
    P17                                               0.000    99.792 r  fpga_clk (IN)
                         net (fo=0)                   0.000    99.792    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.200 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.362    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.140 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.727    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.818 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.437    98.256    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y32         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism              0.578    98.834    
                         clock uncertainty           -0.444    98.390    
    SLICE_X37Y32         FDCE (Setup_fdce_C_CE)      -0.205    98.185    lut/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                         98.185    
                         arrival time                          -4.286    
  -------------------------------------------------------------------
                         slack                                 93.899    

Slack (MET) :             93.956ns  (required time - arrival time)
  Source:                 lut/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Destination:            lut/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            99.792ns  (clk_out3_clk_wiz rise@99.792ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 1.379ns (26.397%)  route 3.845ns (73.603%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 98.254 - 99.792 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.884ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.587    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.554    -0.937    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.478    -0.459 f  lut/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.987     0.529    lut/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.321     0.850 f  lut/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.960     1.810    lut/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.332     2.142 f  lut/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.725     2.867    lut/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.991 r  lut/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.828     3.819    lut/inst/upg_inst/uart_wen5_out
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.124     3.943 r  lut/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.345     4.287    lut/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X38Y31         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     99.792    99.792 r  
    P17                                               0.000    99.792 r  fpga_clk (IN)
                         net (fo=0)                   0.000    99.792    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.200 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.362    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.140 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.727    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.818 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.435    98.254    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism              0.602    98.856    
                         clock uncertainty           -0.444    98.412    
    SLICE_X38Y31         FDCE (Setup_fdce_C_CE)      -0.169    98.243    lut/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         98.243    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                 93.956    

Slack (MET) :             93.956ns  (required time - arrival time)
  Source:                 lut/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Destination:            lut/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            99.792ns  (clk_out3_clk_wiz rise@99.792ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 1.379ns (26.397%)  route 3.845ns (73.603%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 98.254 - 99.792 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.884ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.587    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.554    -0.937    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.478    -0.459 f  lut/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.987     0.529    lut/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.321     0.850 f  lut/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.960     1.810    lut/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.332     2.142 f  lut/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.725     2.867    lut/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.991 r  lut/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.828     3.819    lut/inst/upg_inst/uart_wen5_out
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.124     3.943 r  lut/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.345     4.287    lut/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X38Y31         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     99.792    99.792 r  
    P17                                               0.000    99.792 r  fpga_clk (IN)
                         net (fo=0)                   0.000    99.792    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.200 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.362    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.140 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.727    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.818 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.435    98.254    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism              0.602    98.856    
                         clock uncertainty           -0.444    98.412    
    SLICE_X38Y31         FDCE (Setup_fdce_C_CE)      -0.169    98.243    lut/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         98.243    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                 93.956    

Slack (MET) :             93.956ns  (required time - arrival time)
  Source:                 lut/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Destination:            lut/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            99.792ns  (clk_out3_clk_wiz rise@99.792ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 1.379ns (26.397%)  route 3.845ns (73.603%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 98.254 - 99.792 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.884ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.587    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.554    -0.937    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.478    -0.459 f  lut/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.987     0.529    lut/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.321     0.850 f  lut/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.960     1.810    lut/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.332     2.142 f  lut/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=2, routed)           0.725     2.867    lut/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y31         LUT3 (Prop_lut3_I0_O)        0.124     2.991 r  lut/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.828     3.819    lut/inst/upg_inst/uart_wen5_out
    SLICE_X36Y31         LUT4 (Prop_lut4_I0_O)        0.124     3.943 r  lut/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.345     4.287    lut/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X38Y31         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                     99.792    99.792 r  
    P17                                               0.000    99.792 r  fpga_clk (IN)
                         net (fo=0)                   0.000    99.792    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   101.200 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.362    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    95.140 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    96.727    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.818 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.435    98.254    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  lut/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism              0.602    98.856    
                         clock uncertainty           -0.444    98.412    
    SLICE_X38Y31         FDCE (Setup_fdce_C_CE)      -0.169    98.243    lut/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         98.243    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                 93.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Destination:            lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.648%)  route 0.244ns (63.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.553    -0.609    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X36Y22         FDRE                                         r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/Q
                         net (fo=21, routed)          0.244    -0.224    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/en_16x_Baud
    SLICE_X34Y23         SRL16E                                       r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.816    -0.853    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aclk
    SLICE_X34Y23         SRL16E                                       r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
                         clock pessimism              0.502    -0.351    
    SLICE_X34Y23         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047    -0.304    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Destination:            lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.648%)  route 0.244ns (63.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.553    -0.609    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X36Y22         FDRE                                         r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/Q
                         net (fo=21, routed)          0.244    -0.224    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/en_16x_Baud
    SLICE_X34Y23         SRL16E                                       r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.816    -0.853    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/s_axi_aclk
    SLICE_X34Y23         SRL16E                                       r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
                         clock pessimism              0.502    -0.351    
    SLICE_X34Y23         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047    -0.304    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Destination:            lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.550    -0.612    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y24         FDRE                                         r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.415    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X41Y24         FDRE                                         r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.817    -0.852    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y24         FDRE                                         r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.612    
    SLICE_X41Y24         FDRE (Hold_fdre_C_D)         0.075    -0.537    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 lut/inst/upg_inst/s_axi_wdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Destination:            lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.219%)  route 0.134ns (48.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.555    -0.607    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  lut/inst/upg_inst/s_axi_wdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  lut/inst/upg_inst/s_axi_wdata_reg[1]/Q
                         net (fo=2, routed)           0.134    -0.331    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[1]
    SLICE_X38Y30         SRL16E                                       r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.822    -0.847    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y30         SRL16E                                       r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism              0.273    -0.574    
    SLICE_X38Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.459    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 lut/inst/upg_inst/initFlag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Destination:            lut/inst/upg_inst/s_axi_awaddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.227ns (46.217%)  route 0.264ns (53.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.552    -0.610    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y28         FDCE                                         r  lut/inst/upg_inst/initFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.128    -0.482 f  lut/inst/upg_inst/initFlag_reg/Q
                         net (fo=10, routed)          0.264    -0.217    lut/inst/upg_inst/initFlag
    SLICE_X37Y28         LUT6 (Prop_lut6_I0_O)        0.099    -0.118 r  lut/inst/upg_inst/s_axi_awaddr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    lut/inst/upg_inst/s_axi_awaddr[3]_i_1_n_0
    SLICE_X37Y28         FDRE                                         r  lut/inst/upg_inst/s_axi_awaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.820    -0.849    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  lut/inst/upg_inst/s_axi_awaddr_reg[3]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.092    -0.255    lut/inst/upg_inst/s_axi_awaddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 lut/inst/upg_inst/s_axi_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Destination:            lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.556    -0.606    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  lut/inst/upg_inst/s_axi_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  lut/inst/upg_inst/s_axi_wdata_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.348    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[3]
    SLICE_X38Y30         SRL16E                                       r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.822    -0.847    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y30         SRL16E                                       r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X38Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.485    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 lut/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Destination:            lut/inst/upg_inst/uart_rdat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.330%)  route 0.059ns (29.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.553    -0.609    lut/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y27         FDRE                                         r  lut/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  lut/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/Q
                         net (fo=1, routed)           0.059    -0.408    lut/inst/upg_inst/s_axi_rdata[3]
    SLICE_X40Y27         FDRE                                         r  lut/inst/upg_inst/uart_rdat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.820    -0.849    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  lut/inst/upg_inst/uart_rdat_reg[3]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.047    -0.549    lut/inst/upg_inst/uart_rdat_reg[3]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 lut/inst/upg_inst/s_axi_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Destination:            lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.555    -0.607    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  lut/inst/upg_inst/s_axi_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  lut/inst/upg_inst/s_axi_wdata_reg[0]/Q
                         net (fo=2, routed)           0.122    -0.343    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X38Y30         SRL16E                                       r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.822    -0.847    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y30         SRL16E                                       r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.253    -0.594    
    SLICE_X38Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.485    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Destination:            lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.648%)  route 0.244ns (63.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.553    -0.609    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X36Y22         FDRE                                         r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/Q
                         net (fo=21, routed)          0.244    -0.224    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/en_16x_Baud
    SLICE_X34Y23         FDRE                                         r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.816    -0.853    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/s_axi_aclk
    SLICE_X34Y23         FDRE                                         r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15][0]/C
                         clock pessimism              0.502    -0.351    
    SLICE_X34Y23         FDRE (Hold_fdre_C_CE)       -0.016    -0.367    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15][0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Destination:            lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[15][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz  {rise@0.000ns fall@49.896ns period=99.792ns})
  Path Group:             clk_out3_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz rise@0.000ns - clk_out3_clk_wiz rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.648%)  route 0.244ns (63.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.553    -0.609    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X36Y22         FDRE                                         r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_reg/Q
                         net (fo=21, routed)          0.244    -0.224    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/en_16x_Baud
    SLICE_X34Y23         FDRE                                         r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[15][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  fpga_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    lut/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.816    -0.853    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/s_axi_aclk
    SLICE_X34Y23         FDRE                                         r  lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[15][0]/C
                         clock pessimism              0.502    -0.351    
    SLICE_X34Y23         FDRE (Hold_fdre_C_CE)       -0.016    -0.367    lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[15][0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz
Waveform(ns):       { 0.000 49.896 }
Period(ns):         99.792
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         99.792      97.637     BUFGCTRL_X0Y2    lut/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         99.792      98.543     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         99.792      98.792     SLICE_X36Y27     lut/inst/upg_inst/RCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         99.792      98.792     SLICE_X36Y28     lut/inst/upg_inst/RCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         99.792      98.792     SLICE_X36Y27     lut/inst/upg_inst/RCS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         99.792      98.792     SLICE_X35Y28     lut/inst/upg_inst/WCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         99.792      98.792     SLICE_X35Y28     lut/inst/upg_inst/WCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         99.792      98.792     SLICE_X35Y28     lut/inst/upg_inst/WCS_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         99.792      98.792     SLICE_X37Y28     lut/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         99.792      98.792     SLICE_X38Y27     lut/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       99.792      113.568    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         49.896      48.916     SLICE_X38Y30     lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         49.896      48.916     SLICE_X38Y30     lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         49.896      48.916     SLICE_X38Y30     lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         49.896      48.916     SLICE_X38Y30     lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         49.896      48.916     SLICE_X38Y30     lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         49.896      48.916     SLICE_X38Y30     lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         49.896      48.916     SLICE_X38Y30     lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         49.896      48.916     SLICE_X34Y23     lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         49.896      48.916     SLICE_X34Y23     lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         49.896      48.916     SLICE_X34Y23     lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         49.896      48.916     SLICE_X42Y24     lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         49.896      48.916     SLICE_X42Y24     lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         49.896      48.916     SLICE_X42Y24     lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         49.896      48.916     SLICE_X42Y24     lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         49.896      48.916     SLICE_X42Y24     lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         49.896      48.916     SLICE_X42Y24     lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         49.896      48.916     SLICE_X42Y24     lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         49.896      48.916     SLICE_X42Y24     lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         49.896      48.916     SLICE_X34Y23     lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         49.896      48.916     SLICE_X34Y23     lut/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



