{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 4,
    "design__inferred_latch__count": 0,
    "design__instance__count": 13549,
    "design__instance__area": 159019,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 1069,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 131,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 1,
    "power__internal__total": 0.0016964481910690665,
    "power__switching__total": 0.0008635914418846369,
    "power__leakage__total": 1.534248355028467e-07,
    "power__total": 0.0025601929519325495,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -1.258992,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -1.258992,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.306141,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 10.478262,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.306141,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 16.971087,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 1961,
    "design__max_fanout_violation__count": 131,
    "design__max_cap_violation__count": 724,
    "clock__skew__worst_hold": -0.789664,
    "clock__skew__worst_setup": -2.345875,
    "timing__hold__ws": 0.095122,
    "timing__setup__ws": 7.900487,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": 0.0,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": 0.0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.095122,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 11.58485,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 1030.4 225.76",
    "design__core__bbox": "2.76 2.72 1027.64 223.04",
    "design__io": 45,
    "design__die__area": 232623,
    "design__core__area": 225802,
    "design__instance__count__stdcell": 13548,
    "design__instance__area__stdcell": 104404,
    "design__instance__count__macros": 1,
    "design__instance__area__macros": 54614.9,
    "design__instance__utilization": 0.704241,
    "design__instance__utilization__stdcell": 0.609883,
    "design__power_grid_violation__count__net:VGND": 56,
    "design__power_grid_violation__count__net:VPWR": 56,
    "design__power_grid_violation__count": 112,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 412101,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 528,
    "antenna__violating__nets": 46,
    "antenna__violating__pins": 56,
    "route__antenna_violation__count": 46,
    "route__net": 11238,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 15941,
    "route__wirelength__iter:1": 497007,
    "route__drc_errors__iter:2": 10013,
    "route__wirelength__iter:2": 492857,
    "route__drc_errors__iter:3": 9640,
    "route__wirelength__iter:3": 491863,
    "route__drc_errors__iter:4": 2755,
    "route__wirelength__iter:4": 491268,
    "route__drc_errors__iter:5": 878,
    "route__wirelength__iter:5": 491480,
    "route__drc_errors__iter:6": 332,
    "route__wirelength__iter:6": 491553,
    "route__drc_errors__iter:7": 167,
    "route__wirelength__iter:7": 491516,
    "route__drc_errors__iter:8": 50,
    "route__wirelength__iter:8": 491486,
    "route__drc_errors__iter:9": 32,
    "route__wirelength__iter:9": 491512,
    "route__drc_errors__iter:10": 17,
    "route__wirelength__iter:10": 491492,
    "route__drc_errors__iter:11": 0,
    "route__wirelength__iter:11": 491497,
    "route__drc_errors": 0,
    "route__wirelength": 491497,
    "route__vias": 97010,
    "route__vias__singlecut": 97010,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 933.08,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 64,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 1822,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 131,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 652,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -2.29339,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -2.29339,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.881497,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 8.066831,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.881497,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 11.844852,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 64,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 582,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 131,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.833593,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.833593,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.095122,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 11.405796,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.095122,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 18.892467,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 64,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 985,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 131,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -1.191224,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": -1.191224,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.303637,
    "timing__setup__ws__corner:min_tt_025C_1v80": 10.624515,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.303637,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 17.197462,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 64,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 1569,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 131,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 545,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -2.174063,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": -2.174063,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.871142,
    "timing__setup__ws__corner:min_ss_100C_1v60": 8.296073,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.871142,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 12.273956,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 64,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 399,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 131,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.789664,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.789664,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.097591,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 11.506124,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.097591,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 19.089853,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 64,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 1126,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 131,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 3,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -1.290825,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": -1.290825,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.308789,
    "timing__setup__ws__corner:max_tt_025C_1v80": 10.389331,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.308789,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 16.829351,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 64,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 1961,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 131,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 724,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -2.345875,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": -2.345875,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.891279,
    "timing__setup__ws__corner:max_ss_100C_1v60": 7.900487,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.891279,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 11.58485,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 64,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 620,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 131,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 3,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.855771,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.855771,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.09514,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 11.34047,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.09514,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 18.769129,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 64,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 64,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79972,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 4.04728e-05,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00027512,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000955078,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 5.69617e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000955078,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 4.05e-05,
    "ir__drop__worst": 0.000275,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}