{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1433864421953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1433864421954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 09 16:40:21 2015 " "Processing started: Tue Jun 09 16:40:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1433864421954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1433864421954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dunna -c Dunna " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dunna -c Dunna" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1433864421954 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1433864422353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/codigos/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/codigos/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "../Codigos/VGA_Audio_PLL.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433864422417 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "continue uc.v(4) " "Verilog HDL Declaration warning at uc.v(4): \"continue\" is SystemVerilog-2005 keyword" {  } { { "../Codigos/uc.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/uc.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1 1433864422421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/codigos/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/codigos/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "../Codigos/uc.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433864422422 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "palaplaca.v(20) " "Verilog HDL information at palaplaca.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1433864422426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/codigos/palaplaca.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/codigos/palaplaca.v" { { "Info" "ISGN_ENTITY_NAME" "1 palaplaca " "Found entity 1: palaplaca" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433864422427 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "continue monociclo.v(23) " "Verilog HDL Declaration warning at monociclo.v(23): \"continue\" is SystemVerilog-2005 keyword" {  } { { "../Codigos/monociclo.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/monociclo.v" 23 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1 1433864422440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/codigos/monociclo.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/codigos/monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "../Codigos/monociclo.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/monociclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433864422441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/codigos/modulosonido.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/codigos/modulosonido.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModuloSonido " "Found entity 1: ModuloSonido" {  } { { "../Codigos/ModuloSonido.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/ModuloSonido.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433864422445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/codigos/microc.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/codigos/microc.v" { { "Info" "ISGN_ENTITY_NAME" "1 microc " "Found entity 1: microc" {  } { { "../Codigos/microc.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/microc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433864422448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/codigos/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/codigos/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "../Codigos/memprog.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433864422451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/codigos/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/codigos/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "../Codigos/I2C_Controller.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433864422455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/codigos/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/codigos/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "../Codigos/I2C_AV_Config.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433864422458 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "continue componentes.v(150) " "Verilog HDL Declaration warning at componentes.v(150): \"continue\" is SystemVerilog-2005 keyword" {  } { { "../Codigos/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/componentes.v" 150 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1 1433864422462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/codigos/componentes.v 13 13 " "Found 13 design units, including 13 entities, in source file /documentos/github/dprocesadores/proyectopedro/codigos/componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 deco4a7 " "Found entity 1: deco4a7" {  } { { "../Codigos/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/componentes.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422465 ""} { "Info" "ISGN_ENTITY_NAME" "2 registro10 " "Found entity 2: registro10" {  } { { "../Codigos/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/componentes.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422465 ""} { "Info" "ISGN_ENTITY_NAME" "3 regfile " "Found entity 3: regfile" {  } { { "../Codigos/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/componentes.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422465 ""} { "Info" "ISGN_ENTITY_NAME" "4 descompose " "Found entity 4: descompose" {  } { { "../Codigos/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/componentes.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422465 ""} { "Info" "ISGN_ENTITY_NAME" "5 sum " "Found entity 5: sum" {  } { { "../Codigos/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/componentes.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422465 ""} { "Info" "ISGN_ENTITY_NAME" "6 sumrest " "Found entity 6: sumrest" {  } { { "../Codigos/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/componentes.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422465 ""} { "Info" "ISGN_ENTITY_NAME" "7 selectordepuerto " "Found entity 7: selectordepuerto" {  } { { "../Codigos/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/componentes.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422465 ""} { "Info" "ISGN_ENTITY_NAME" "8 complementoa2 " "Found entity 8: complementoa2" {  } { { "../Codigos/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/componentes.v" 249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422465 ""} { "Info" "ISGN_ENTITY_NAME" "9 registro " "Found entity 9: registro" {  } { { "../Codigos/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/componentes.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422465 ""} { "Info" "ISGN_ENTITY_NAME" "10 registroconenable " "Found entity 10: registroconenable" {  } { { "../Codigos/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/componentes.v" 265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422465 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux2 " "Found entity 11: mux2" {  } { { "../Codigos/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/componentes.v" 277 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422465 ""} { "Info" "ISGN_ENTITY_NAME" "12 mux4 " "Found entity 12: mux4" {  } { { "../Codigos/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/componentes.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422465 ""} { "Info" "ISGN_ENTITY_NAME" "13 dmux4 " "Found entity 13: dmux4" {  } { { "../Codigos/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/componentes.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433864422465 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(20) " "Verilog HDL warning at alu.v(20): extended using \"x\" or \"z\"" {  } { { "../Codigos/alu.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/alu.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1433864422469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/codigos/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/codigos/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Codigos/alu.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433864422470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/codigos/adio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/codigos/adio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 adio_codec " "Found entity 1: adio_codec" {  } { { "../Codigos/adio_codec.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/adio_codec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433864422474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433864422474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "palaplaca " "Elaborating entity \"palaplaca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1433864422521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 palaplaca.v(30) " "Verilog HDL assignment warning at palaplaca.v(30): truncated value with size 9 to match size of target (8)" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433864422524 "|palaplaca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 palaplaca.v(31) " "Verilog HDL assignment warning at palaplaca.v(31): truncated value with size 9 to match size of target (8)" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433864422524 "|palaplaca"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rellenooperando palaplaca.v(20) " "Verilog HDL Always Construct warning at palaplaca.v(20): inferring latch(es) for variable \"rellenooperando\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433864422525 "|palaplaca"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rellenooperacion palaplaca.v(20) " "Verilog HDL Always Construct warning at palaplaca.v(20): inferring latch(es) for variable \"rellenooperacion\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433864422525 "|palaplaca"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e3 palaplaca.v(20) " "Verilog HDL Always Construct warning at palaplaca.v(20): inferring latch(es) for variable \"e3\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433864422525 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[0\] palaplaca.v(20) " "Inferred latch for \"e3\[0\]\" at palaplaca.v(20)" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433864422525 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[1\] palaplaca.v(20) " "Inferred latch for \"e3\[1\]\" at palaplaca.v(20)" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433864422525 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[2\] palaplaca.v(20) " "Inferred latch for \"e3\[2\]\" at palaplaca.v(20)" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433864422525 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[3\] palaplaca.v(20) " "Inferred latch for \"e3\[3\]\" at palaplaca.v(20)" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433864422525 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[4\] palaplaca.v(20) " "Inferred latch for \"e3\[4\]\" at palaplaca.v(20)" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433864422525 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[5\] palaplaca.v(20) " "Inferred latch for \"e3\[5\]\" at palaplaca.v(20)" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433864422525 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[6\] palaplaca.v(20) " "Inferred latch for \"e3\[6\]\" at palaplaca.v(20)" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433864422525 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[7\] palaplaca.v(20) " "Inferred latch for \"e3\[7\]\" at palaplaca.v(20)" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433864422526 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[0\] palaplaca.v(20) " "Inferred latch for \"rellenooperacion\[0\]\" at palaplaca.v(20)" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433864422526 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[1\] palaplaca.v(20) " "Inferred latch for \"rellenooperacion\[1\]\" at palaplaca.v(20)" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433864422526 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[2\] palaplaca.v(20) " "Inferred latch for \"rellenooperacion\[2\]\" at palaplaca.v(20)" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433864422526 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[3\] palaplaca.v(20) " "Inferred latch for \"rellenooperacion\[3\]\" at palaplaca.v(20)" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433864422526 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[4\] palaplaca.v(20) " "Inferred latch for \"rellenooperacion\[4\]\" at palaplaca.v(20)" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433864422526 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperando\[0\] palaplaca.v(20) " "Inferred latch for \"rellenooperando\[0\]\" at palaplaca.v(20)" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433864422526 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperando\[1\] palaplaca.v(20) " "Inferred latch for \"rellenooperando\[1\]\" at palaplaca.v(20)" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433864422526 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperando\[2\] palaplaca.v(20) " "Inferred latch for \"rellenooperando\[2\]\" at palaplaca.v(20)" {  } { { "../Codigos/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433864422526 "|palaplaca"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monociclo monociclo:mono " "Elaborating entity \"monociclo\" for hierarchy \"monociclo:mono\"" {  } { { "../Codigos/palaplaca.v" "mono" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/palaplaca.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433864422529 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AUD_ADCLRCK monociclo.v(20) " "Verilog HDL or VHDL warning at monociclo.v(20): object \"AUD_ADCLRCK\" assigned a value but never read" {  } { { "../Codigos/monociclo.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/monociclo.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1433864422531 "|palaplaca|monociclo:mono"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microc monociclo:mono\|microc:micro1 " "Elaborating entity \"microc\" for hierarchy \"monociclo:mono\|microc:micro1\"" {  } { { "../Codigos/monociclo.v" "micro1" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/monociclo.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433864422534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum monociclo:mono\|microc:micro1\|sum:sum_pc " "Elaborating entity \"sum\" for hierarchy \"monociclo:mono\|microc:micro1\|sum:sum_pc\"" {  } { { "../Codigos/microc.v" "sum_pc" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/microc.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433864422538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complementoa2 monociclo:mono\|microc:micro1\|complementoa2:compsalto " "Elaborating entity \"complementoa2\" for hierarchy \"monociclo:mono\|microc:micro1\|complementoa2:compsalto\"" {  } { { "../Codigos/microc.v" "compsalto" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/microc.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433864422542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 monociclo:mono\|microc:micro1\|mux2:mux_srel " "Elaborating entity \"mux2\" for hierarchy \"monociclo:mono\|microc:micro1\|mux2:mux_srel\"" {  } { { "../Codigos/microc.v" "mux_srel" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/microc.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433864422545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registroconenable monociclo:mono\|microc:micro1\|registroconenable:pcbackup " "Elaborating entity \"registroconenable\" for hierarchy \"monociclo:mono\|microc:micro1\|registroconenable:pcbackup\"" {  } { { "../Codigos/microc.v" "pcbackup" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/microc.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433864422548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro monociclo:mono\|microc:micro1\|registro:pc " "Elaborating entity \"registro\" for hierarchy \"monociclo:mono\|microc:micro1\|registro:pc\"" {  } { { "../Codigos/microc.v" "pc" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/microc.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433864422553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog monociclo:mono\|microc:micro1\|memprog:memoria " "Elaborating entity \"memprog\" for hierarchy \"monociclo:mono\|microc:micro1\|memprog:memoria\"" {  } { { "../Codigos/microc.v" "memoria" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/microc.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433864422557 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "/home/alumno/DProcesadores/ProyectoPedro/Codigos/progfile.dat memprog.v(11) " "Verilog HDL File I/O error at memprog.v(11): can't open Verilog Design File \"/home/alumno/DProcesadores/ProyectoPedro/Codigos/progfile.dat\"" {  } { { "../Codigos/memprog.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/memprog.v" 11 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "" 0 -1 1433864422562 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "monociclo:mono\|microc:micro1\|memprog:memoria " "Can't elaborate user hierarchy \"monociclo:mono\|microc:micro1\|memprog:memoria\"" {  } { { "../Codigos/microc.v" "memoria" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Codigos/microc.v" 55 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1 1433864422565 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Quartus/output_files/Dunna.map.smsg " "Generated suppressed messages file D:/Documentos/GitHub/DProcesadores/ProyectoPedro/Quartus/output_files/Dunna.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1433864422629 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1433864422776 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 09 16:40:22 2015 " "Processing ended: Tue Jun 09 16:40:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1433864422776 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1433864422776 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1433864422776 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433864422776 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433864423378 ""}
