// Seed: 1400373740
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    output tri id_5
);
  assign module_1.id_1 = 0;
  parameter id_7 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output supply1 id_2,
    input uwire id_3,
    input supply1 id_4,
    input wor id_5
);
  logic [-1 : -1 'd0] id_7;
  ;
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_2,
      id_0,
      id_3,
      id_2
  );
  wire id_9, id_10, id_11;
  assign id_8 = id_9;
endmodule
