Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.2.0.18.0

Thu Dec  8 15:52:13 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt latticeE155FinalProject_impl_1.twr latticeE155FinalProject_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock int_osc
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

Operating conditions:
--------------------
    Temperature: 100

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 87.9231%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{tuner/pitch/counter_147__i23/SR   tuner/pitch/counter_147__i24/SR}              
                                         |   25.065 ns 
{tuner/pitch/counter_147__i25/SR   tuner/pitch/counter_147__i26/SR}              
                                         |   25.065 ns 
{tuner/pitch/counter_147__i27/SR   tuner/pitch/counter_147__i28/SR}              
                                         |   25.065 ns 
{tuner/pitch/counter_147__i29/SR   tuner/pitch/counter_147__i30/SR}              
                                         |   25.065 ns 
tuner/durThreshold_i0_i12/D              |   25.714 ns 
{tuner/howLong/counter_146__i21/SR   tuner/howLong/counter_146__i22/SR}              
                                         |   25.766 ns 
{tuner/howLong/counter_146__i23/SR   tuner/howLong/counter_146__i24/SR}              
                                         |   25.766 ns 
{tuner/howLong/counter_146__i25/SR   tuner/howLong/counter_146__i26/SR}              
                                         |   25.766 ns 
{tuner/howLong/counter_146__i27/SR   tuner/howLong/counter_146__i28/SR}              
                                         |   25.766 ns 
{tuner/howLong/counter_146__i29/SR   tuner/howLong/counter_146__i30/SR}              
                                         |   25.766 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tuner/durThreshold_i0_i24/D              |    1.715 ns 
tuner/makingMusic/D                      |    1.715 ns 
enabler/start_c/D                        |    1.715 ns 
tuner/durThreshold_i0_i17/D              |    1.715 ns 
tuner/durThreshold_i0_i15/D              |    1.715 ns 
tuner/durThreshold_i0_i12/D              |    1.715 ns 
tuner/durThreshold_i0_i9/D               |    1.715 ns 
tuner/durThreshold_i0_i7/D               |    1.715 ns 
tuner/state_FSM_i4/D                     |    1.715 ns 
tuner/state_FSM_i1/D                     |    1.715 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{tuner/state_FSM_i1/SR   tuner/state_FSM_i6/SR}                           
                                        |           No arrival time
{tuner/state_FSM_i5/SR   tuner/state_FSM_i4/SR}                           
                                        |           No arrival time
enabler/flattenedMCUout__0__i2/D        |           No arrival time
enabler/flattenedMCUout__0__i1/D        |           No arrival time
enabler/flattenedMCUout__0__i33/D       |           No arrival time
enabler/flattenedMCUout__0__i34/D       |           No arrival time
enabler/flattenedMCUout__0__i31/D       |           No arrival time
enabler/flattenedMCUout__0__i32/D       |           No arrival time
enabler/flattenedMCUout__0__i29/D       |           No arrival time
enabler/flattenedMCUout__0__i30/D       |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        39
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 6 Start or End Points      |           Type           
-------------------------------------------------------------------
ce                                      |                     input
sdi                                     |                     input
sck                                     |                     input
reset                                   |                     input
makingMusic                             |                    output
pwm                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         6
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
spi/newFlattenedMCUout_i37              |                  No Clock
spi/newFlattenedMCUout_i35              |                  No Clock
spi/newFlattenedMCUout_i33              |                  No Clock
spi/newFlattenedMCUout_i39              |                  No Clock
spi/newFlattenedMCUout_i2               |                  No Clock
spi/newFlattenedMCUout_i29              |                  No Clock
spi/newFlattenedMCUout_i31              |                  No Clock
spi/newFlattenedMCUout_i23              |                  No Clock
spi/newFlattenedMCUout_i21              |                  No Clock
spi/newFlattenedMCUout_i25              |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                        85
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/freqThreshold_i0_i4/Q  (SLICE_R18C8B)
Path End         : {tuner/pitch/counter_147__i23/SR   tuner/pitch/counter_147__i24/SR}  (SLICE_R13C10A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 83.0% (route), 17.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.064 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  81      
enabler/int_osc                                              NET DELAY        5.499                  5.499  81      


Data Path

tuner/freqThreshold_i0_i4/CK->tuner/freqThreshold_i0_i4/Q
                                          SLICE_R18C8B       CLK_TO_Q1_DELAY  1.388                  6.887  1       
tuner/pitch/freqThreshold[4]                                 NET DELAY        3.186                 10.073  1       
tuner/pitch/i2_4_lut/C->tuner/pitch/i2_4_lut/Z
                                          SLICE_R14C7D       B0_TO_F0_DELAY   0.449                 10.522  1       
tuner/pitch/n18                                              NET DELAY        2.168                 12.690  1       
tuner/pitch/i13_4_lut/C->tuner/pitch/i13_4_lut/Z
                                          SLICE_R14C7C       D1_TO_F1_DELAY   0.449                 13.139  2       
tuner/pitch/n29                                              NET DELAY        3.027                 16.166  2       
tuner/pitch/i3053_2_lut_4_lut/A->tuner/pitch/i3053_2_lut_4_lut/Z
                                          SLICE_R14C9B       C0_TO_F0_DELAY   0.449                 16.615  17      
tuner/pitch/counter_31__N_342 ( LSR )                        NET DELAY        4.957                 21.572  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  81      
enabler/int_osc ( CLK )                                      NET DELAY        5.499                 47.165  81      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.571  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.064  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/freqThreshold_i0_i4/Q  (SLICE_R18C8B)
Path End         : {tuner/pitch/counter_147__i25/SR   tuner/pitch/counter_147__i26/SR}  (SLICE_R13C10B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 83.0% (route), 17.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.064 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  81      
enabler/int_osc                                              NET DELAY        5.499                  5.499  81      


Data Path

tuner/freqThreshold_i0_i4/CK->tuner/freqThreshold_i0_i4/Q
                                          SLICE_R18C8B       CLK_TO_Q1_DELAY  1.388                  6.887  1       
tuner/pitch/freqThreshold[4]                                 NET DELAY        3.186                 10.073  1       
tuner/pitch/i2_4_lut/C->tuner/pitch/i2_4_lut/Z
                                          SLICE_R14C7D       B0_TO_F0_DELAY   0.449                 10.522  1       
tuner/pitch/n18                                              NET DELAY        2.168                 12.690  1       
tuner/pitch/i13_4_lut/C->tuner/pitch/i13_4_lut/Z
                                          SLICE_R14C7C       D1_TO_F1_DELAY   0.449                 13.139  2       
tuner/pitch/n29                                              NET DELAY        3.027                 16.166  2       
tuner/pitch/i3053_2_lut_4_lut/A->tuner/pitch/i3053_2_lut_4_lut/Z
                                          SLICE_R14C9B       C0_TO_F0_DELAY   0.449                 16.615  17      
tuner/pitch/counter_31__N_342 ( LSR )                        NET DELAY        4.957                 21.572  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  81      
enabler/int_osc ( CLK )                                      NET DELAY        5.499                 47.165  81      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.571  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.064  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/freqThreshold_i0_i4/Q  (SLICE_R18C8B)
Path End         : {tuner/pitch/counter_147__i27/SR   tuner/pitch/counter_147__i28/SR}  (SLICE_R13C10C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 83.0% (route), 17.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.064 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  81      
enabler/int_osc                                              NET DELAY        5.499                  5.499  81      


Data Path

tuner/freqThreshold_i0_i4/CK->tuner/freqThreshold_i0_i4/Q
                                          SLICE_R18C8B       CLK_TO_Q1_DELAY  1.388                  6.887  1       
tuner/pitch/freqThreshold[4]                                 NET DELAY        3.186                 10.073  1       
tuner/pitch/i2_4_lut/C->tuner/pitch/i2_4_lut/Z
                                          SLICE_R14C7D       B0_TO_F0_DELAY   0.449                 10.522  1       
tuner/pitch/n18                                              NET DELAY        2.168                 12.690  1       
tuner/pitch/i13_4_lut/C->tuner/pitch/i13_4_lut/Z
                                          SLICE_R14C7C       D1_TO_F1_DELAY   0.449                 13.139  2       
tuner/pitch/n29                                              NET DELAY        3.027                 16.166  2       
tuner/pitch/i3053_2_lut_4_lut/A->tuner/pitch/i3053_2_lut_4_lut/Z
                                          SLICE_R14C9B       C0_TO_F0_DELAY   0.449                 16.615  17      
tuner/pitch/counter_31__N_342 ( LSR )                        NET DELAY        4.957                 21.572  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  81      
enabler/int_osc ( CLK )                                      NET DELAY        5.499                 47.165  81      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.571  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.064  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/freqThreshold_i0_i4/Q  (SLICE_R18C8B)
Path End         : {tuner/pitch/counter_147__i29/SR   tuner/pitch/counter_147__i30/SR}  (SLICE_R13C10D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 83.0% (route), 17.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.064 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  81      
enabler/int_osc                                              NET DELAY        5.499                  5.499  81      


Data Path

tuner/freqThreshold_i0_i4/CK->tuner/freqThreshold_i0_i4/Q
                                          SLICE_R18C8B       CLK_TO_Q1_DELAY  1.388                  6.887  1       
tuner/pitch/freqThreshold[4]                                 NET DELAY        3.186                 10.073  1       
tuner/pitch/i2_4_lut/C->tuner/pitch/i2_4_lut/Z
                                          SLICE_R14C7D       B0_TO_F0_DELAY   0.449                 10.522  1       
tuner/pitch/n18                                              NET DELAY        2.168                 12.690  1       
tuner/pitch/i13_4_lut/C->tuner/pitch/i13_4_lut/Z
                                          SLICE_R14C7C       D1_TO_F1_DELAY   0.449                 13.139  2       
tuner/pitch/n29                                              NET DELAY        3.027                 16.166  2       
tuner/pitch/i3053_2_lut_4_lut/A->tuner/pitch/i3053_2_lut_4_lut/Z
                                          SLICE_R14C9B       C0_TO_F0_DELAY   0.449                 16.615  17      
tuner/pitch/counter_31__N_342 ( LSR )                        NET DELAY        4.957                 21.572  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  81      
enabler/int_osc ( CLK )                                      NET DELAY        5.499                 47.165  81      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.571  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.064  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/state_FSM_i6/Q  (SLICE_R17C10C)
Path End         : tuner/durThreshold_i0_i12/D  (SLICE_R22C6A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.6% (route), 20.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.713 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  81      
enabler/int_osc                                              NET DELAY        5.499                  5.499  81      


Data Path

tuner/state_FSM_i6/CK->tuner/state_FSM_i6/Q
                                          SLICE_R17C10C      CLK_TO_Q1_DELAY  1.388                  6.887  15      
enabler/nextstate_5__N_121                                   NET DELAY        2.617                  9.504  15      
tuner/i1331_2_lut_3_lut/C->tuner/i1331_2_lut_3_lut/Z
                                          SLICE_R16C9D       C0_TO_F0_DELAY   0.449                  9.953  26      
tuner/n2011                                                  NET DELAY        3.873                 13.826  26      
tuner/i2765_4_lut/C->tuner/i2765_4_lut/Z  SLICE_R22C10A      D1_TO_F1_DELAY   0.449                 14.275  2       
tuner/n3664                                                  NET DELAY        2.432                 16.707  2       
tuner.i2766_3_lut/D->tuner.i2766_3_lut/Z  SLICE_R22C10B      C1_TO_F1_DELAY   0.449                 17.156  3       
tuner/n1985                                                  NET DELAY        3.622                 20.778  3       
i1479_3_lut/B->i1479_3_lut/Z              SLICE_R22C6A       C0_TO_F0_DELAY   0.476                 21.254  1       
tuner/n2161 ( DI0 )                                          NET DELAY        0.000                 21.254  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  81      
enabler/int_osc ( CLK )                                      NET DELAY        5.499                 47.165  81      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.198                 46.967  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.967  
Arrival Time                                                                                       -21.253  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.713  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i19/Q  (SLICE_R23C9A)
Path End         : {tuner/howLong/counter_146__i21/SR   tuner/howLong/counter_146__i22/SR}  (SLICE_R24C7D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.765 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  81      
enabler/int_osc                                              NET DELAY        5.499                  5.499  81      


Data Path

tuner/durThreshold_i0_i19/CK->tuner/durThreshold_i0_i19/Q
                                          SLICE_R23C9A       CLK_TO_Q0_DELAY  1.388                  6.887  2       
tuner/howLong/durThreshold[19]                               NET DELAY        2.617                  9.504  2       
tuner/howLong/i4_4_lut/D->tuner/howLong/i4_4_lut/Z
                                          SLICE_R23C6A       C0_TO_F0_DELAY   0.449                  9.953  1       
tuner/howLong/n21                                            NET DELAY        2.551                 12.504  1       
tuner/howLong/i14_4_lut/B->tuner/howLong/i14_4_lut/Z
                                          SLICE_R23C7B       A1_TO_F1_DELAY   0.449                 12.953  1       
tuner/howLong/n31                                            NET DELAY        2.763                 15.716  1       
tuner/howLong/i16_4_lut/A->tuner/howLong/i16_4_lut/Z
                                          SLICE_R23C8B       D0_TO_F0_DELAY   0.476                 16.192  2       
tuner/howLong/n3051                                          NET DELAY        0.304                 16.496  2       
tuner/howLong/i3056_4_lut/B->tuner/howLong/i3056_4_lut/Z
                                          SLICE_R23C8B       C1_TO_F1_DELAY   0.449                 16.945  17      
tuner/howLong/counter_31__N_277 ( LSR )                      NET DELAY        3.926                 20.871  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  81      
enabler/int_osc ( CLK )                                      NET DELAY        5.499                 47.165  81      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -20.870  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.765  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i19/Q  (SLICE_R23C9A)
Path End         : {tuner/howLong/counter_146__i23/SR   tuner/howLong/counter_146__i24/SR}  (SLICE_R24C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.765 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  81      
enabler/int_osc                                              NET DELAY        5.499                  5.499  81      


Data Path

tuner/durThreshold_i0_i19/CK->tuner/durThreshold_i0_i19/Q
                                          SLICE_R23C9A       CLK_TO_Q0_DELAY  1.388                  6.887  2       
tuner/howLong/durThreshold[19]                               NET DELAY        2.617                  9.504  2       
tuner/howLong/i4_4_lut/D->tuner/howLong/i4_4_lut/Z
                                          SLICE_R23C6A       C0_TO_F0_DELAY   0.449                  9.953  1       
tuner/howLong/n21                                            NET DELAY        2.551                 12.504  1       
tuner/howLong/i14_4_lut/B->tuner/howLong/i14_4_lut/Z
                                          SLICE_R23C7B       A1_TO_F1_DELAY   0.449                 12.953  1       
tuner/howLong/n31                                            NET DELAY        2.763                 15.716  1       
tuner/howLong/i16_4_lut/A->tuner/howLong/i16_4_lut/Z
                                          SLICE_R23C8B       D0_TO_F0_DELAY   0.476                 16.192  2       
tuner/howLong/n3051                                          NET DELAY        0.304                 16.496  2       
tuner/howLong/i3056_4_lut/B->tuner/howLong/i3056_4_lut/Z
                                          SLICE_R23C8B       C1_TO_F1_DELAY   0.449                 16.945  17      
tuner/howLong/counter_31__N_277 ( LSR )                      NET DELAY        3.926                 20.871  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  81      
enabler/int_osc ( CLK )                                      NET DELAY        5.499                 47.165  81      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -20.870  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.765  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i19/Q  (SLICE_R23C9A)
Path End         : {tuner/howLong/counter_146__i25/SR   tuner/howLong/counter_146__i26/SR}  (SLICE_R24C8B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.765 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  81      
enabler/int_osc                                              NET DELAY        5.499                  5.499  81      


Data Path

tuner/durThreshold_i0_i19/CK->tuner/durThreshold_i0_i19/Q
                                          SLICE_R23C9A       CLK_TO_Q0_DELAY  1.388                  6.887  2       
tuner/howLong/durThreshold[19]                               NET DELAY        2.617                  9.504  2       
tuner/howLong/i4_4_lut/D->tuner/howLong/i4_4_lut/Z
                                          SLICE_R23C6A       C0_TO_F0_DELAY   0.449                  9.953  1       
tuner/howLong/n21                                            NET DELAY        2.551                 12.504  1       
tuner/howLong/i14_4_lut/B->tuner/howLong/i14_4_lut/Z
                                          SLICE_R23C7B       A1_TO_F1_DELAY   0.449                 12.953  1       
tuner/howLong/n31                                            NET DELAY        2.763                 15.716  1       
tuner/howLong/i16_4_lut/A->tuner/howLong/i16_4_lut/Z
                                          SLICE_R23C8B       D0_TO_F0_DELAY   0.476                 16.192  2       
tuner/howLong/n3051                                          NET DELAY        0.304                 16.496  2       
tuner/howLong/i3056_4_lut/B->tuner/howLong/i3056_4_lut/Z
                                          SLICE_R23C8B       C1_TO_F1_DELAY   0.449                 16.945  17      
tuner/howLong/counter_31__N_277 ( LSR )                      NET DELAY        3.926                 20.871  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  81      
enabler/int_osc ( CLK )                                      NET DELAY        5.499                 47.165  81      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -20.870  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.765  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i19/Q  (SLICE_R23C9A)
Path End         : {tuner/howLong/counter_146__i27/SR   tuner/howLong/counter_146__i28/SR}  (SLICE_R24C8C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.765 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  81      
enabler/int_osc                                              NET DELAY        5.499                  5.499  81      


Data Path

tuner/durThreshold_i0_i19/CK->tuner/durThreshold_i0_i19/Q
                                          SLICE_R23C9A       CLK_TO_Q0_DELAY  1.388                  6.887  2       
tuner/howLong/durThreshold[19]                               NET DELAY        2.617                  9.504  2       
tuner/howLong/i4_4_lut/D->tuner/howLong/i4_4_lut/Z
                                          SLICE_R23C6A       C0_TO_F0_DELAY   0.449                  9.953  1       
tuner/howLong/n21                                            NET DELAY        2.551                 12.504  1       
tuner/howLong/i14_4_lut/B->tuner/howLong/i14_4_lut/Z
                                          SLICE_R23C7B       A1_TO_F1_DELAY   0.449                 12.953  1       
tuner/howLong/n31                                            NET DELAY        2.763                 15.716  1       
tuner/howLong/i16_4_lut/A->tuner/howLong/i16_4_lut/Z
                                          SLICE_R23C8B       D0_TO_F0_DELAY   0.476                 16.192  2       
tuner/howLong/n3051                                          NET DELAY        0.304                 16.496  2       
tuner/howLong/i3056_4_lut/B->tuner/howLong/i3056_4_lut/Z
                                          SLICE_R23C8B       C1_TO_F1_DELAY   0.449                 16.945  17      
tuner/howLong/counter_31__N_277 ( LSR )                      NET DELAY        3.926                 20.871  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  81      
enabler/int_osc ( CLK )                                      NET DELAY        5.499                 47.165  81      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -20.870  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.765  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i19/Q  (SLICE_R23C9A)
Path End         : {tuner/howLong/counter_146__i29/SR   tuner/howLong/counter_146__i30/SR}  (SLICE_R24C8D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 79.1% (route), 20.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.765 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  81      
enabler/int_osc                                              NET DELAY        5.499                  5.499  81      


Data Path

tuner/durThreshold_i0_i19/CK->tuner/durThreshold_i0_i19/Q
                                          SLICE_R23C9A       CLK_TO_Q0_DELAY  1.388                  6.887  2       
tuner/howLong/durThreshold[19]                               NET DELAY        2.617                  9.504  2       
tuner/howLong/i4_4_lut/D->tuner/howLong/i4_4_lut/Z
                                          SLICE_R23C6A       C0_TO_F0_DELAY   0.449                  9.953  1       
tuner/howLong/n21                                            NET DELAY        2.551                 12.504  1       
tuner/howLong/i14_4_lut/B->tuner/howLong/i14_4_lut/Z
                                          SLICE_R23C7B       A1_TO_F1_DELAY   0.449                 12.953  1       
tuner/howLong/n31                                            NET DELAY        2.763                 15.716  1       
tuner/howLong/i16_4_lut/A->tuner/howLong/i16_4_lut/Z
                                          SLICE_R23C8B       D0_TO_F0_DELAY   0.476                 16.192  2       
tuner/howLong/n3051                                          NET DELAY        0.304                 16.496  2       
tuner/howLong/i3056_4_lut/B->tuner/howLong/i3056_4_lut/Z
                                          SLICE_R23C8B       C1_TO_F1_DELAY   0.449                 16.945  17      
tuner/howLong/counter_31__N_277 ( LSR )                      NET DELAY        3.926                 20.871  17      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  81      
enabler/int_osc ( CLK )                                      NET DELAY        5.499                 47.165  81      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -20.870  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.765  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i24/Q  (SLICE_R22C8A)
Path End         : tuner/durThreshold_i0_i24/D  (SLICE_R22C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  82      


Data Path

tuner/durThreshold_i0_i24/CK->tuner/durThreshold_i0_i24/Q
                                          SLICE_R22C8A       CLK_TO_Q0_DELAY  0.766                  3.801  2       
tuner/howLong/durThreshold[24]                               NET DELAY        0.701                  4.502  2       
i1470_3_lut/A->i1470_3_lut/Z              SLICE_R22C8A       D0_TO_F0_DELAY   0.248                  4.750  1       
tuner/n2152 ( DI0 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  82      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/state_FSM_i6/Q  (SLICE_R17C10C)
Path End         : tuner/makingMusic/D  (SLICE_R16C11A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc                                              NET DELAY        3.035                  3.035  82      


Data Path

tuner/state_FSM_i6/CK->tuner/state_FSM_i6/Q
                                          SLICE_R17C10C      CLK_TO_Q1_DELAY  0.766                  3.801  15      
enabler/nextstate_5__N_121                                   NET DELAY        0.701                  4.502  15      
tuner/i1_4_lut/D->tuner/i1_4_lut/Z        SLICE_R16C11A      D0_TO_F0_DELAY   0.248                  4.750  1       
tuner/n3409 ( DI0 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  82      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/makingMusic/Q  (SLICE_R16C11A)
Path End         : enabler/start_c/D  (SLICE_R16C11A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  82      


Data Path

tuner/makingMusic/CK->tuner/makingMusic/Q
                                          SLICE_R16C11A      CLK_TO_Q0_DELAY  0.766                  3.801  5       
enabler/makingMusic_c                                        NET DELAY        0.701                  4.502  5       
i1463_4_lut/B->i1463_4_lut/Z              SLICE_R16C11A      D1_TO_F1_DELAY   0.248                  4.750  1       
enabler/n2145 ( DI1 )                                        NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  82      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i17/Q  (SLICE_R22C7A)
Path End         : tuner/durThreshold_i0_i17/D  (SLICE_R22C7A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  82      


Data Path

tuner/durThreshold_i0_i17/CK->tuner/durThreshold_i0_i17/Q
                                          SLICE_R22C7A       CLK_TO_Q0_DELAY  0.766                  3.801  2       
tuner/howLong/durThreshold[17]                               NET DELAY        0.701                  4.502  2       
i1475_3_lut/A->i1475_3_lut/Z              SLICE_R22C7A       D0_TO_F0_DELAY   0.248                  4.750  1       
tuner/n2157 ( DI0 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  82      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i15/Q  (SLICE_R22C8B)
Path End         : tuner/durThreshold_i0_i15/D  (SLICE_R22C8B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  82      


Data Path

tuner/durThreshold_i0_i15/CK->tuner/durThreshold_i0_i15/Q
                                          SLICE_R22C8B       CLK_TO_Q0_DELAY  0.766                  3.801  2       
tuner/howLong/durThreshold[15]                               NET DELAY        0.701                  4.502  2       
i1477_3_lut/A->i1477_3_lut/Z              SLICE_R22C8B       D0_TO_F0_DELAY   0.248                  4.750  1       
tuner/n2159 ( DI0 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  82      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i12/Q  (SLICE_R22C6A)
Path End         : tuner/durThreshold_i0_i12/D  (SLICE_R22C6A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  82      


Data Path

tuner/durThreshold_i0_i12/CK->tuner/durThreshold_i0_i12/Q
                                          SLICE_R22C6A       CLK_TO_Q0_DELAY  0.766                  3.801  2       
tuner/howLong/durThreshold[12]                               NET DELAY        0.701                  4.502  2       
i1479_3_lut/A->i1479_3_lut/Z              SLICE_R22C6A       D0_TO_F0_DELAY   0.248                  4.750  1       
tuner/n2161 ( DI0 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  82      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i9/Q  (SLICE_R22C7D)
Path End         : tuner/durThreshold_i0_i9/D  (SLICE_R22C7D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  82      


Data Path

tuner/durThreshold_i0_i9/CK->tuner/durThreshold_i0_i9/Q
                                          SLICE_R22C7D       CLK_TO_Q0_DELAY  0.766                  3.801  2       
tuner/howLong/durThreshold[9]                                NET DELAY        0.701                  4.502  2       
i1481_3_lut/A->i1481_3_lut/Z              SLICE_R22C7D       D0_TO_F0_DELAY   0.248                  4.750  1       
tuner/n2163 ( DI0 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  82      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/durThreshold_i0_i7/Q  (SLICE_R22C8C)
Path End         : tuner/durThreshold_i0_i7/D  (SLICE_R22C8C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  82      


Data Path

tuner/durThreshold_i0_i7/CK->tuner/durThreshold_i0_i7/Q
                                          SLICE_R22C8C       CLK_TO_Q0_DELAY  0.766                  3.801  2       
tuner/howLong/durThreshold[7]                                NET DELAY        0.701                  4.502  2       
i1483_3_lut/A->i1483_3_lut/Z              SLICE_R22C8C       D0_TO_F0_DELAY   0.248                  4.750  1       
tuner/n2165 ( DI0 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  82      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/state_FSM_i5/Q  (SLICE_R17C8A)
Path End         : tuner/state_FSM_i4/D  (SLICE_R17C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  82      


Data Path

tuner/state_FSM_i5/CK->tuner/state_FSM_i5/Q
                                          SLICE_R17C8A       CLK_TO_Q0_DELAY  0.766                  3.801  10      
tuner/n424[1]                                                NET DELAY        0.701                  4.502  10      
SLICE_76/D1->SLICE_76/F1                  SLICE_R17C8A       D1_TO_F1_DELAY   0.248                  4.750  1       
tuner.n424[1].sig_040.FeedThruLUT ( DI1 )
                                                             NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  82      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : tuner/state_FSM_i1/Q  (SLICE_R17C10C)
Path End         : tuner/state_FSM_i1/D  (SLICE_R17C10C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.9% (route), 59.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.715 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  82      


Data Path

tuner/state_FSM_i1/CK->tuner/state_FSM_i1/Q
                                          SLICE_R17C10C      CLK_TO_Q0_DELAY  0.766                  3.801  8       
enabler/nextstate_5__N_126                                   NET DELAY        0.701                  4.502  8       
tuner/i1374_3_lut/A->tuner/i1374_3_lut/Z  SLICE_R17C10C      D0_TO_F0_DELAY   0.248                  4.750  1       
tuner/n2056 ( DI0 )                                          NET DELAY        0.000                  4.750  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  82      
enabler/int_osc ( CLK )                                      NET DELAY        3.035                  3.035  82      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.750  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.715  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

