4 /*n_tbl*/
2 /*nreg*/
/*block 0 for 640 x 480 */
129 /*n_entry*/
0    /*tblidx_min*/
0x30 /*sensorMode of this tbl*/
32 /*expidx0_tvscale*/
16 /*exp_tvscale*/
2 /*n_burst_tbl(loop number)*/
0x08
0
0
0x09
0
0
/*loop1 for n_burst_tbl*/
62 /*n_entry_burst*/
2  /*nbyte_entry*/
0  /*burstidx_min*/
2  /*nreg_involved*/
/*loop1 for nreg_involved*/
1  /*reg# in template*/
8  /*lsb right shift*/
8  /*lsb left shift*/
8  /*nbit_mask*/
1  /*reg# in template*/
0  /*lsb right shift*/
16  /*lsb left shift*/
8  /*nbit_mask*/
/*loop1 ends for nreg_involved*/
/*contains for n_entry_burst*/
72	
14
173
13
25	
13
139	
12
2	
12
128	
11
3	
11
140	
10
25	
10
172	
9
67	
9
222	
8
126	
8
34	
8
202	
7
117	
7
36	
7
215	
6
141	
6
70	
6
1	
6
192	
5
130	
5
70	
5
13	
5
214	
4
162	
4
111	
4
63	
4
17	
4
229	
3
187	
3
146	
3
108	
3
71	
3
35	
3
1	
3
224	
2
193	
2
163	
2
135	
2
107	
2
81	
2
56	
2
32	
2
9	
2
243	
1
222	
1
201	
1
182	
1
164	
1
146	
1
129	
1
112	
1
97	
1
82	
1
68	
1
54	
1
41	
1
28	
1
16	
1
5	
1
/*end contains loop 1 for n_burst_tbl*/
/*loop2 for n_burst_tbl*/
67 /*n_entry_burst*/
1  /*nbyte_entry*/
62  /*burstidx_min*/
1  /*nreg_involved*/
/*loop2 for nreg_involved*/
1  /*reg# in template*/
0  /*lsb right shift*/
16  /*lsb left shift*/
8  /*nbit_mask*/
/*loop2 ends for nreg_involved */
/*contains for n_entry_burst*/
250
239
229
219
210
201
193
184
177
169
162
155
149
142
136
131
125
120
115
110
105
101
97
92
89
85
81
78
75
71
68
66
63
60
58
55
53
51
49
46
45
43
41
39
38
36
34
33
32
30
29
28
27
26
25
23
23
22
21
20
19
18
17
17
16
15
15
/* end contains loop 2 for n_burst_tbl*/
/*loop3 for V-count */
1
0 /*vtable,n_vtbl,def_vtype(0:no used)*/
/*loop3 for n_vtbl*/
1 /*n_vidx*/
1  /*nbyte_entry*/
0  /*vmin*/
2 /*vtable,n_vidx,nbyte_entry,vmin,vtype*/
/*contains*/
0
/*end loop3 for V-count */
0
0
64 /*etable,n_eidx,emin,escale in evtbl*/
/*block 0 for 640 x 480 end*/
/*block 1 for 1280 x 960 */
129 /*n_entry*/
0    /*tblidx_min*/
0x31 /*sensorMode of this tbl*/
32 /*expidx0_tvscale*/
16 /*exp_tvscale*/
2 /*n_burst_tbl(loop number)*/
0x08
0
0
0x09
0
0
/*loop1 for n_burst_tbl*/
58 /*n_entry_burst*/
2  /*nbyte_entry*/
0  /*burstidx_min*/
2  /*nreg_involved*/
/*loop1 for nreg_involved*/
1  /*reg# in template*/
8  /*lsb right shift*/
8  /*lsb left shift*/
8  /*nbit_mask*/
1  /*reg# in template*/
0  /*lsb right shift*/
16  /*lsb left shift*/
8  /*nbit_mask*/
/*loop1 ends for nreg_involved*/
/*contains for n_entry_burst*/
73
12
196
11
68
11
202
10
85
10
229
9
121
9
19
9
176
8
82
8
248
7
161
7
78
7
255
6
179
6
106
6
37
6
226
5
162
5
101
5
43
5
243
4
189
4
138
4
88
4
41
4
252
3
209
3
167
3
128
3
90
3
53
3
19
3
241
2
209
2
179
2
150
2
122
2
95
2
69
2
44
2
21
2
254
1
233
1
212
1
192
1
173
1
155
1
138
1
121
1
105
1
90
1
75
1
61
1
48
1
35
1
22
1
11
1
/*end contains loop 1 for n_burst_tbl*/
/*loop2 for n_burst_tbl*/
71 /*n_entry_burst*/
1  /*nbyte_entry*/
58  /*burstidx_min*/
1  /*nreg_involved*/
/*loop2 for nreg_involved*/
1  /*reg# in template*/
0  /*lsb right shift*/
16  /*lsb left shift*/
8  /*nbit_mask*/
/*loop2 ends for nreg_involved */
/*contains for n_entry_burst*/
255
245
234
224
215
206
197
189
181
173
166
159
152
146
139
134
128
123
117
112
108
103
99
95
91
87
83
80
76
73
70
67
64
62
59
56
54
52
50
48
46
44
42
40
38
37
35
34
32
31
30
28
27
26
25
24
23
22
21
20
19
19
18
17
16
16
15
14
14
13
13
/* end contains loop 2 for n_burst_tbl*/
/*loop3 for V-count */
1
0 /*vtable,n_vtbl,def_vtype(0:no used)*/
/*loop3 for n_vtbl*/
1 /*n_vidx*/
1  /*nbyte_entry*/
0  /*vmin*/
2 /*vtable,n_vidx,nbyte_entry,vmin,vtype*/
/*contains*/
0
/*end loop3 for V-count */
0
0
64 /*etable,n_eidx,emin,escale in evtbl*/
/*block 1 for 1280 x 960 end*/
/*block 2 for 2592 x 1944 */
161 /*n_entry*/
0    /*tblidx_min*/
0x40 /*sensorMode of this tbl*/
0 /*expidx0_tvscale*/
16 /*exp_tvscale*/
2 /*n_burst_tbl(loop number)*/
0x08
0
0
0x09
0
0
/*loop1 for n_burst_tbl*/
82 /*n_entry_burst*/
2  /*nbyte_entry*/
0  /*burstidx_min*/
2  /*nreg_involved*/
/*loop1 for nreg_involved*/
1  /*reg# in template*/
8  /*lsb right shift*/
8  /*lsb left shift*/
8  /*nbit_mask*/
1  /*reg# in template*/
0  /*lsb right shift*/
16  /*lsb left shift*/
8  /*nbit_mask*/
/*loop1 ends for nreg_involved*/
/*contains for n_entry_burst*/
206
33
95
32
256
30
176
29
109
28
57
27
18
26
247
24
232
23
228
22
236
21
254
20
26
20
64
19
111
18
167
17
231
16
48
16
128
15
216
14
55
14
157
13
9
13
124
12
244
11
114
11
246
10
127
10
13
10
160
9
56
9
212
8
116
8
24
8
192
7
108
7
28
7
207
6
133
6
62
6
250
5
185
5
123
5
64
5
7
5
208
4
156
4
106
4
58
4
12
4
224
3
182
3
142
3
104
3
67
3
31
3
253
2
221
2
190
2
160
2
132
2
104
2
78
2
53
2
29
2
6
2
240
1
219
1
199
1
180
1
162
1
144
1
127
1
111
1
95
1
80
1
66
1
52
1
39
1
27
1
15
1
3
1
/*end contains loop 1 for n_burst_tbl*/
/*loop2 for n_burst_tbl*/
79 /*n_entry_burst*/
1  /*nbyte_entry*/
82  /*burstidx_min*/
1  /*nreg_involved*/
/*loop2 for nreg_involved*/
1  /*reg# in template*/
0  /*lsb right shift*/
16  /*lsb left shift*/
8  /*nbit_mask*/
/*loop2 ends for nreg_involved */
/*contains for n_entry_burst*/
248
238
228
218
209
200
192
184
176
168
161
154
148
142
136
130
124
119
114
109
105
100
96
92
88
84
81
77
74
71
68
65
62
60
57
55
53
50
48
46
44
42
41
39
37
36
34
33
31
30
29
28
27
25
24
23
22
21
21
20
19
18
17
17
16
15
15
14
14
13
12
12
11
11
11
10
10
9
9
/* end contains loop 2 for n_burst_tbl*/
/*loop3 for V-count */
1
0 /*vtable,n_vtbl,def_vtype(0:no used)*/
/*loop3 for n_vtbl*/
1 /*n_vidx*/
1  /*nbyte_entry*/
0  /*vmin*/
2 /*vtable,n_vidx,nbyte_entry,vmin,vtype*/
/*contains*/
0
/*end loop3 for V-count */
0
0
64 /*etable,n_eidx,emin,escale in evtbl*/
/*block 2 for 2592 x 1944 end*/
/*block 3 for n_tbl snap frame 2592 x 1944 */
161 /*n_entry*/
0    /*tblidx_min*/
0x41 /*sensorMode of this tbl*/
0  /*expidx0_tvscale*/
16 /*exp_tvscale*/
2 /*n_burst_tbl*/
0x08
0
0
0x09
0
0
88 /*n_entry_burst*/
2  /*nbyte_entry*/
0  /*burstidx_min*/
2  /*nreg_involved*/
/*loop1 for nreg_involved*/
1  /*reg# in template*/
8  /*lsb right shift*/
8  /*lsb left shift*/
8  /*nbit_mask*/
1  /*reg# in template*/
0  /*lsb right shift*/
16  /*lsb left shift*/
8  /*nbit_mask*/
/*loop1 ends for nreg_involved*/
/*contains for n_entry_burst*/
187	
43
224	
41
25	
40
102	
38
198	
36
54	
35
184	
33
74	
32
236	
30
156	
29
91	
28
39	
27
1	
26
230	
24
216	
23
213	
22
222	
21
240	
20
13	
20
51	
19
99	
18
155	
17
220	
16
37	
16
118	
15
206	
14
46	
14
148	
13
1	
13
115	
12
236	
11
107	
11
239	
10
120	
10
7	
10
154	
9
50	
9
206	
8
110	
8
19	
8
187	
7
103	
7
23	
7
202	
6
129	
6
58	
6
246	
5
182	
5
120	
5
60	
5
4	
5
205	
4
153	
4
103	
4
55	
4
10	
4
222	
3
180	
3
140	
3
101	
3
65	
3
29	
3
251	
2
219	
2
188	
2
158	
2
130	
2
103	
2
77	
2
52	
2
28	
2
5	
2
239	
1
218	
1
198	
1
179	
1
161	
1
143	
1
126	
1
110	
1
94	
1
79	
1
65	
1
52	
1
39	
1
26	
1
14	
1
3	
1
/*end contains loop 1 for n_burst_tbl*/
/*loop2 for n_burst_tbl*/
73 /*n_entry_burst*/
1  /*nbyte_entry*/
88  /*burstidx_min*/
1  /*nreg_involved*/
/*loop2 for nreg_involved*/
1  /*reg# in template*/
0  /*lsb right shift*/
16  /*lsb left shift*/
8  /*nbit_mask*/
/*loop2 ends for nreg_involved */
/*contains for n_entry_burst*/
248
237
227
218
209
200
191
183
175
168
161
154
148
141
135
130
124
119
114
109
105
100
96
92
88
84
81
77
74
71
68
65
62
60
57
55
53
50
48
46
44
42
41
39
37
36
34
33
31
30
29
28
27
25
24
23
22
21
21
20
19
18
17
17
16
15
15
14
14
13
12
12
11
/*end contains loop2 for n_burst_tbl */
/*loop3 for V-count */
1
0xff /*vtable,n_vtbl,def_vtype(0:no used)*/
/*loop3 for n_vtbl*/
161
2
0
0xff /*vtable,n_vidx,nbyte_entry,vmin,vtype*/
/*contains*/
16
39
104
37
210
35
77
34
217
32
116
31
31
30
216
28
159
27
115
26
84
25
65
24
58
23
62
22
77
21
101
20
136
19
180
18
233
17
39
17
108
16
186
15
16
15
108
14
208
13
58
13
170
12
33
12
157
11
31
11
166
10
51
10
196
9
90
9
245
8
147
8
54
8
221
7
136
7
54
7
232
6
157
6
85
6
16
6
207
5
143
5
83
5
25
5
226
4
173
4
122
4
74
4
27
4
239
3
196
3
155
3
116
3
78
3
43
3
8
3
231
2
200
2
170
2
141
2
113
2
87
2
61
2
37
2
14
2
247
1
226
1
206
1
186
1
167
1
149
1
132
1
116
1
100
1
85
1
70
1
57
1
43
1
31
1
18
1
7
1
252	
0
241	
0
231	
0
221	
0
212	
0
203	
0
194	
0
186	
0
178	
0
170	
0
163	
0
156	
0
150	
0
143	
0
137	
0
131	
0
126	
0
120	
0
115	
0
110	
0
106	
0
101	
0
97	
0
93	
0
89	
0
85	
0
82	
0
78	
0
75	
0
72	
0
69	
0
66	
0
63	
0
60	
0
58	
0
55	
0
53	
0
51	
0
49	
0
46	
0
44	
0
43	
0
41	
0
39	
0
37	
0
36	
0
34	
0
33	
0
31	
0
30	
0
29	
0
28	
0
26	
0
25	
0
24	
0
23	
0
22	
0
21	
0
20	
0
20	
0
19	
0
18	
0
17	
0
16	
0
16	
0
15	
0
14	
0
14	
0
13	
0
13	
0
12	
0
12	
0
11	
0
11	
0
10	
0
10	
0
/*end loop4*/
0
0
64 /*etable,n_eidx,emin,escale in N-th ev*/
/* end block 3 for n_tbl snap frame 2592 x 1944 */