#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Jan 21 19:48:21 2020
# Process ID: 9228
# Current directory: C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.runs/synth_1
# Command line: vivado.exe -log controlador_total.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source controlador_total.tcl
# Log file: C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.runs/synth_1/controlador_total.vds
# Journal file: C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source controlador_total.tcl -notrace
Command: synth_design -top controlador_total -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 322.977 ; gain = 76.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'controlador_total' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/controlador_total.vhd:52]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.runs/synth_1/.Xil/Vivado-9228-DESKTOP-BF7NU7V/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'memory' of component 'blk_mem_gen_0' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/controlador_total.vhd:136]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.runs/synth_1/.Xil/Vivado-9228-DESKTOP-BF7NU7V/realtime/blk_mem_gen_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.runs/synth_1/.Xil/Vivado-9228-DESKTOP-BF7NU7V/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'reloj' of component 'clk_wiz_0' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/controlador_total.vhd:146]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.runs/synth_1/.Xil/Vivado-9228-DESKTOP-BF7NU7V/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'audio_interface' declared at 'C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/audio_interface.vhd:34' bound to instance 'audio' of component 'audio_interface' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/controlador_total.vhd:154]
INFO: [Synth 8-638] synthesizing module 'audio_interface' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/audio_interface.vhd:50]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/pwm.vhd:34' bound to instance 'UUT' of component 'pwm' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/audio_interface.vhd:82]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/pwm.vhd:43]
WARNING: [Synth 8-614] signal 'en_2_cycles' is read in the process but is not in the sensitivity list [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/pwm.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'pwm' (1#1) [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/pwm.vhd:43]
INFO: [Synth 8-3491] module 'FSMD_microphone' declared at 'C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/imports/Downloads/FSMD_microphone.vhd:34' bound to instance 'UUT2' of component 'FSMD_microphone' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/audio_interface.vhd:91]
INFO: [Synth 8-638] synthesizing module 'FSMD_microphone' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/imports/Downloads/FSMD_microphone.vhd:43]
WARNING: [Synth 8-614] signal 'sample_out_reg' is read in the process but is not in the sensitivity list [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/imports/Downloads/FSMD_microphone.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'FSMD_microphone' (2#1) [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/imports/Downloads/FSMD_microphone.vhd:43]
INFO: [Synth 8-3491] module 'en_4_cycles' declared at 'C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/en_4_cycles.vhd:34' bound to instance 'UUT3' of component 'en_4_cycles' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/audio_interface.vhd:100]
INFO: [Synth 8-638] synthesizing module 'en_4_cycles' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/en_4_cycles.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'en_4_cycles' (3#1) [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/en_4_cycles.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'audio_interface' (4#1) [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/audio_interface.vhd:50]
INFO: [Synth 8-3491] module 'fir_filter' declared at 'C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/fir_filter.vhd:34' bound to instance 'fir' of component 'fir_filter' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/controlador_total.vhd:169]
INFO: [Synth 8-638] synthesizing module 'fir_filter' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/fir_filter.vhd:44]
INFO: [Synth 8-3491] module 'fir_filter_control' declared at 'C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/fir_filter_control.vhd:34' bound to instance 'fir_control' of component 'fir_filter_control' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/fir_filter.vhd:74]
INFO: [Synth 8-638] synthesizing module 'fir_filter_control' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/fir_filter_control.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'fir_filter_control' (5#1) [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/fir_filter_control.vhd:43]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/fir_filter.vhd:83]
WARNING: [Synth 8-614] signal 'sample_in_enable' is read in the process but is not in the sensitivity list [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/fir_filter.vhd:83]
WARNING: [Synth 8-614] signal 'c0' is read in the process but is not in the sensitivity list [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/fir_filter.vhd:114]
WARNING: [Synth 8-614] signal 'c1' is read in the process but is not in the sensitivity list [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/fir_filter.vhd:114]
WARNING: [Synth 8-614] signal 'c2' is read in the process but is not in the sensitivity list [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/fir_filter.vhd:114]
WARNING: [Synth 8-614] signal 'c3' is read in the process but is not in the sensitivity list [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/fir_filter.vhd:114]
WARNING: [Synth 8-614] signal 'c4' is read in the process but is not in the sensitivity list [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/fir_filter.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element c3_reg was removed.  [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/fir_filter.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element c4_reg was removed.  [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/fir_filter.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'fir_filter' (6#1) [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/fir_filter.vhd:44]
INFO: [Synth 8-3491] module 'control_escritura' declared at 'C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/imports/new/control_escritura.vhd:34' bound to instance 'control1_escritura' of component 'control_escritura' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/controlador_total.vhd:178]
INFO: [Synth 8-638] synthesizing module 'control_escritura' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/imports/new/control_escritura.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'control_escritura' (7#1) [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/imports/new/control_escritura.vhd:46]
INFO: [Synth 8-3491] module 'control_escritura' declared at 'C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/imports/new/control_escritura.vhd:34' bound to instance 'control2_lectura' of component 'control_escritura' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/controlador_total.vhd:189]
INFO: [Synth 8-3491] module 'enlarger_pulse' declared at 'C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/enlarger_pulse.vhd:34' bound to instance 'record_enalarger' of component 'enlarger_pulse' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/controlador_total.vhd:199]
INFO: [Synth 8-638] synthesizing module 'enlarger_pulse' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/enlarger_pulse.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'enlarger_pulse' (8#1) [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/enlarger_pulse.vhd:41]
INFO: [Synth 8-3491] module 'enlarger_pulse' declared at 'C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/enlarger_pulse.vhd:34' bound to instance 'play_enalarger' of component 'enlarger_pulse' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/controlador_total.vhd:205]
INFO: [Synth 8-3491] module 'enlarger_pulse' declared at 'C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/enlarger_pulse.vhd:34' bound to instance 'pausa_enalrger' of component 'enlarger_pulse' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/controlador_total.vhd:211]
INFO: [Synth 8-3491] module 'enlarger_pulse' declared at 'C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/enlarger_pulse.vhd:34' bound to instance 'rebob' of component 'enlarger_pulse' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/controlador_total.vhd:217]
INFO: [Synth 8-3491] module 'display' declared at 'C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/display.vhd:34' bound to instance 'dis_7s' of component 'display' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/controlador_total.vhd:223]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/display.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'display' (9#1) [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/display.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'controlador_total' (10#1) [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/controlador_total.vhd:52]
WARNING: [Synth 8-3331] design display has unconnected port clk
WARNING: [Synth 8-3331] design control_escritura has unconnected port local_rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 363.055 ; gain = 116.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 363.055 ; gain = 116.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.runs/synth_1/.Xil/Vivado-9228-DESKTOP-BF7NU7V/dcp5/clk_wiz_0_in_context.xdc] for cell 'reloj'
Finished Parsing XDC File [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.runs/synth_1/.Xil/Vivado-9228-DESKTOP-BF7NU7V/dcp5/clk_wiz_0_in_context.xdc] for cell 'reloj'
Parsing XDC File [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.runs/synth_1/.Xil/Vivado-9228-DESKTOP-BF7NU7V/dcp7/blk_mem_gen_0_in_context.xdc] for cell 'memory'
Finished Parsing XDC File [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.runs/synth_1/.Xil/Vivado-9228-DESKTOP-BF7NU7V/dcp7/blk_mem_gen_0_in_context.xdc] for cell 'memory'
Parsing XDC File [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/controlador_total_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/controlador_total_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 676.289 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 676.289 ; gain = 429.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 676.289 ; gain = 429.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk100Mhz. (constraint file  C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.runs/synth_1/.Xil/Vivado-9228-DESKTOP-BF7NU7V/dcp5/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100Mhz. (constraint file  C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.runs/synth_1/.Xil/Vivado-9228-DESKTOP-BF7NU7V/dcp5/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for memory. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reloj. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 676.289 ; gain = 429.367
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "dato1_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dato2_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "primer_ciclo_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cuenta_reg_reg was removed.  [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/imports/Downloads/FSMD_microphone.vhd:60]
INFO: [Synth 8-5544] ROM "fir_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/imports/new/control_escritura.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element addr_reg_reg was removed.  [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/imports/new/control_escritura.vhd:54]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'enlarger_pulse'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/enlarger_pulse.vhd:49]
INFO: [Synth 8-5544] ROM "output" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/enlarger_pulse.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/enlarger_pulse.vhd:49]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                               00
                      s1 |                               01 |                               01
                      s2 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'enlarger_pulse'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/enlarger_pulse.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 676.289 ; gain = 429.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module controlador_total 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FSMD_microphone 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module en_4_cycles 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module fir_filter_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module fir_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 5     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module control_escritura 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module enlarger_pulse 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "audio/UUT2/dato1_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "audio/UUT2/primer_ciclo_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element audio/UUT2/dato1_reg_reg was removed.  [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/imports/Downloads/FSMD_microphone.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element audio/UUT2/dato2_reg_reg was removed.  [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/imports/Downloads/FSMD_microphone.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element fir/r3_reg_reg was removed.  [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/new/fir_filter.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element audio/UUT2/cuenta_reg_reg was removed.  [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/imports/Downloads/FSMD_microphone.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element control1_escritura/addr_reg_reg was removed.  [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/imports/new/control_escritura.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element control2_lectura/addr_reg_reg was removed.  [C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.srcs/sources_1/imports/new/control_escritura.vhd:54]
WARNING: [Synth 8-3917] design controlador_total has port micro_LR driven by constant 1
WARNING: [Synth 8-3917] design controlador_total has port jack_sd driven by constant 1
WARNING: [Synth 8-3917] design controlador_total has port display_7s[7] driven by constant 0
WARNING: [Synth 8-3917] design controlador_total has port display_7s[6] driven by constant 1
WARNING: [Synth 8-3917] design controlador_total has port display_7s[5] driven by constant 1
WARNING: [Synth 8-3917] design controlador_total has port display_7s[4] driven by constant 1
WARNING: [Synth 8-3917] design controlador_total has port display_7s[3] driven by constant 1
WARNING: [Synth 8-3917] design controlador_total has port display_7s[2] driven by constant 1
WARNING: [Synth 8-3917] design controlador_total has port display_7s[1] driven by constant 1
WARNING: [Synth 8-3917] design controlador_total has port display_7s[0] driven by constant 1
WARNING: [Synth 8-3332] Sequential element (fir/r1_reg_reg[14]) is unused and will be removed from module controlador_total.
WARNING: [Synth 8-3332] Sequential element (fir/r2_reg_reg[14]) is unused and will be removed from module controlador_total.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 676.289 ; gain = 429.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'reloj/clk_out1' to pin 'reloj/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 676.289 ; gain = 429.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 676.289 ; gain = 429.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 676.289 ; gain = 429.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop audio/UUT2/sample_out_reg_reg[7] is being inverted and renamed to audio/UUT2/sample_out_reg_reg[7]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 676.289 ; gain = 429.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 676.289 ; gain = 429.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 676.289 ; gain = 429.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 676.289 ; gain = 429.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 676.289 ; gain = 429.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 676.289 ; gain = 429.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |clk_wiz_0_bbox     |     1|
|3     |CARRY4             |    29|
|4     |LUT1               |     9|
|5     |LUT2               |    57|
|6     |LUT3               |   107|
|7     |LUT4               |    44|
|8     |LUT5               |    36|
|9     |LUT6               |    99|
|10    |FDCE               |   175|
|11    |FDRE               |     8|
|12    |FDSE               |     1|
|13    |IBUF               |     7|
|14    |OBUF               |    19|
+------+-------------------+------+

Report Instance Areas: 
+------+---------------------+--------------------+------+
|      |Instance             |Module              |Cells |
+------+---------------------+--------------------+------+
|1     |top                  |                    |   600|
|2     |  audio              |audio_interface     |   142|
|3     |    UUT              |pwm                 |    35|
|4     |    UUT2             |FSMD_microphone     |    95|
|5     |    UUT3             |en_4_cycles         |    12|
|6     |  control1_escritura |control_escritura   |    38|
|7     |  control2_lectura   |control_escritura_0 |    19|
|8     |  fir                |fir_filter          |   262|
|9     |    fir_control      |fir_filter_control  |   140|
|10    |  pausa_enalrger     |enlarger_pulse      |     7|
|11    |  play_enalarger     |enlarger_pulse_1    |     4|
|12    |  rebob              |enlarger_pulse_2    |    88|
|13    |  record_enalarger   |enlarger_pulse_3    |     5|
+------+---------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 676.289 ; gain = 429.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 676.289 ; gain = 116.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 676.289 ; gain = 429.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

63 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 676.289 ; gain = 436.914
INFO: [Common 17-1381] The checkpoint 'C:/Users/dasba/Desktop/teleco/dsed/proyecto_dsed/DSED_VHDL_NEXUSDDR/Proyecto_dsed_final/Proyecto_dsed_final.runs/synth_1/controlador_total.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 676.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan 21 19:49:03 2020...
