{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1525705556317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1525705556319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 18:05:56 2018 " "Processing started: Mon May 07 18:05:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1525705556319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1525705556319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1525705556319 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1525705556996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/leadingzeros_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/leadingzeros_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeadingZeros_counter-Behavioral " "Found design unit 1: LeadingZeros_counter-Behavioral" {  } { { "../LAB 2/VHDL/LeadingZeros_counter.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/LeadingZeros_counter.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557661 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeadingZeros_counter " "Found entity 1: LeadingZeros_counter" {  } { { "../LAB 2/VHDL/LeadingZeros_counter.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/LeadingZeros_counter.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/mul_fpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/mul_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUL_FPU-gate_level " "Found design unit 1: MUL_FPU-gate_level" {  } { { "../LAB 2/VHDL/MUL_FPU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL_FPU.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557668 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUL_FPU " "Found entity 1: MUL_FPU" {  } { { "../LAB 2/VHDL/MUL_FPU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL_FPU.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/floatingpointconvertor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/floatingpointconvertor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FloatingPointConvertor-gate_level " "Found design unit 1: FloatingPointConvertor-gate_level" {  } { { "../LAB 2/VHDL/FloatingPointConvertor.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FloatingPointConvertor.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557674 ""} { "Info" "ISGN_ENTITY_NAME" "1 FloatingPointConvertor " "Found entity 1: FloatingPointConvertor" {  } { { "../LAB 2/VHDL/FloatingPointConvertor.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FloatingPointConvertor.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/7-segment_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/7-segment_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_7_segment-rtl " "Found design unit 1: display_7_segment-rtl" {  } { { "../LAB 2/VHDL/7-Segment_8_bit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/7-Segment_8_bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557680 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_7_segment " "Found entity 1: display_7_segment" {  } { { "../LAB 2/VHDL/7-Segment_8_bit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/7-Segment_8_bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/fpga_design.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/fpga_design.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_design-structural " "Found design unit 1: FPGA_design-structural" {  } { { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557686 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_design " "Found entity 1: FPGA_design" {  } { { "../LAB 2/VHDL/FPGA_design.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPGA_design.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structural " "Found design unit 1: ALU-structural" {  } { { "../LAB 2/VHDL/ALU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ALU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557692 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../LAB 2/VHDL/ALU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ALU.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/add_sub_fpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/add_sub_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD_SUB_FPU-gate_level " "Found design unit 1: ADD_SUB_FPU-gate_level" {  } { { "../LAB 2/VHDL/ADD_SUB_FPU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557698 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_FPU " "Found entity 1: ADD_SUB_FPU" {  } { { "../LAB 2/VHDL/ADD_SUB_FPU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD-gate_level " "Found design unit 1: ADD-gate_level" {  } { { "../LAB 2/VHDL/ADD.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557704 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "../LAB 2/VHDL/ADD.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/arithmetic_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/arithmetic_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arithmetic_selector-gate_level " "Found design unit 1: Arithmetic_selector-gate_level" {  } { { "../LAB 2/VHDL/Arithmetic_selector.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_selector.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557710 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_selector " "Found entity 1: Arithmetic_selector" {  } { { "../LAB 2/VHDL/Arithmetic_selector.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_selector.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/fpu_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/fpu_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPU_selector-gate_level " "Found design unit 1: FPU_selector-gate_level" {  } { { "../LAB 2/VHDL/FPU_selector.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_selector.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557716 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPU_selector " "Found entity 1: FPU_selector" {  } { { "../LAB 2/VHDL/FPU_selector.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_selector.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/fpu_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/fpu_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPU_Unit-gate_level " "Found design unit 1: FPU_Unit-gate_level" {  } { { "../LAB 2/VHDL/FPU_Unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_Unit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557722 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPU_Unit " "Found entity 1: FPU_Unit" {  } { { "../LAB 2/VHDL/FPU_Unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_Unit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-gate_level " "Found design unit 1: full_adder-gate_level" {  } { { "../LAB 2/VHDL/full_adder.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/full_adder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557729 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../LAB 2/VHDL/full_adder.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/full_adder.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/max_min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/max_min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAX_MIN-gate_level " "Found design unit 1: MAX_MIN-gate_level" {  } { { "../LAB 2/VHDL/MAX_MIN.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAX_MIN.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557736 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAX_MIN " "Found entity 1: MAX_MIN" {  } { { "../LAB 2/VHDL/MAX_MIN.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAX_MIN.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUL-gate_level " "Found design unit 1: MUL-gate_level" {  } { { "../LAB 2/VHDL/MUL.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557745 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Found entity 1: MUL" {  } { { "../LAB 2/VHDL/MUL.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/mux_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/mux_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_Nbits-Behavioral " "Found design unit 1: MUX_Nbits-Behavioral" {  } { { "../LAB 2/VHDL/MUX_Nbits.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUX_Nbits.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557752 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_Nbits " "Found entity 1: MUX_Nbits" {  } { { "../LAB 2/VHDL/MUX_Nbits.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUX_Nbits.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/n_dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/n_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 N_dff-strutural " "Found design unit 1: N_dff-strutural" {  } { { "../LAB 2/VHDL/N_dff.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/N_dff.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557760 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_dff " "Found entity 1: N_dff" {  } { { "../LAB 2/VHDL/N_dff.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/N_dff.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/output_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/output_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_Selector-structural " "Found design unit 1: Output_Selector-structural" {  } { { "../LAB 2/VHDL/Output_Selector.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Output_Selector.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557768 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_Selector " "Found entity 1: Output_Selector" {  } { { "../LAB 2/VHDL/Output_Selector.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Output_Selector.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/shift_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/shift_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_Nbits-behavioral " "Found design unit 1: shift_Nbits-behavioral" {  } { { "../LAB 2/VHDL/shift_Nbits.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_Nbits.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557776 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_Nbits " "Found entity 1: shift_Nbits" {  } { { "../LAB 2/VHDL/shift_Nbits.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_Nbits.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-structural " "Found design unit 1: shift_unit-structural" {  } { { "../LAB 2/VHDL/shift_unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_unit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557783 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "../LAB 2/VHDL/shift_unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_unit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/swap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/swap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Swap-Behavioral " "Found design unit 1: Swap-Behavioral" {  } { { "../LAB 2/VHDL/Swap.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Swap.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557792 ""} { "Info" "ISGN_ENTITY_NAME" "1 Swap " "Found entity 1: Swap" {  } { { "../LAB 2/VHDL/Swap.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Swap.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_gate-gate_level " "Found design unit 1: xor_gate-gate_level" {  } { { "../LAB 2/VHDL/xor.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/xor.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557798 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "../LAB 2/VHDL/xor.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/xor.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/arithmetic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/arithmetic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arithmetic_Unit-gate_level " "Found design unit 1: Arithmetic_Unit-gate_level" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557806 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arithmetic_Unit " "Found entity 1: Arithmetic_Unit" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC-behavioral " "Found design unit 1: MAC-behavioral" {  } { { "../LAB 2/VHDL/MAC.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAC.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557814 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "../LAB 2/VHDL/MAC.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAC.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/dff_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/dff_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_1bit-behavioral " "Found design unit 1: dff_1bit-behavioral" {  } { { "../LAB 2/VHDL/dff_1bit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/dff_1bit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557823 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_1bit " "Found entity 1: dff_1bit" {  } { { "../LAB 2/VHDL/dff_1bit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/dff_1bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab 2/vhdl/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD_SUB-gate_level " "Found design unit 1: ADD_SUB-gate_level" {  } { { "../LAB 2/VHDL/ADD_SUB.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557831 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB " "Found entity 1: ADD_SUB" {  } { { "../LAB 2/VHDL/ADD_SUB.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/fpga_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/fpga_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_test-structural " "Found design unit 1: FPGA_test-structural" {  } { { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1525705557838 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_test " "Found entity 1: FPGA_test" {  } { { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705557838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705557838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_test " "Elaborating entity \"FPGA_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1525705557956 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "STATUS FPGA_test.vhd(29) " "VHDL Signal Declaration warning at FPGA_test.vhd(29): used implicit default value for signal \"STATUS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1525705557958 "|FPGA_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STATUS_from_ALU FPGA_test.vhd(66) " "Verilog HDL or VHDL warning at FPGA_test.vhd(66): object \"STATUS_from_ALU\" assigned a value but never read" {  } { { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525705557958 "|FPGA_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_dff N_dff:reg1 " "Elaborating entity \"N_dff\" for hierarchy \"N_dff:reg1\"" {  } { { "q/FPGA_test.vhd" "reg1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705557960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_1bit N_dff:reg1\|dff_1bit:\\N_dffs:0:stage_i " "Elaborating entity \"dff_1bit\" for hierarchy \"N_dff:reg1\|dff_1bit:\\N_dffs:0:stage_i\"" {  } { { "../LAB 2/VHDL/N_dff.vhd" "\\N_dffs:0:stage_i" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/N_dff.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705557964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_op " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_op\"" {  } { { "q/FPGA_test.vhd" "ALU_op" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithmetic_Unit ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit " "Elaborating entity \"Arithmetic_Unit\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\"" {  } { { "../LAB 2/VHDL/ALU.vhd" "ArithmeticUnit" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ALU.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558086 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry Arithmetic_Unit.vhd(106) " "Verilog HDL or VHDL warning at Arithmetic_Unit.vhd(106): object \"carry\" assigned a value but never read" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525705558092 "|FPGA_test|ALU:ALU_op|Arithmetic_Unit:ArithmeticUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mac_tmp Arithmetic_Unit.vhd(142) " "VHDL Process Statement warning at Arithmetic_Unit.vhd(142): signal \"mac_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1525705558092 "|FPGA_test|ALU:ALU_op|Arithmetic_Unit:ArithmeticUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component " "Elaborating entity \"MUL\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\"" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "mul_component" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Nbits ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUX_Nbits:mux_bits_A " "Elaborating entity \"MUX_Nbits\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUX_Nbits:mux_bits_A\"" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "mux_bits_A" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\"" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "add_sub_component" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|xor_gate:\\stage_0:0:stage_i " "Elaborating entity \"xor_gate\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|xor_gate:\\stage_0:0:stage_i\"" {  } { { "../LAB 2/VHDL/ADD_SUB.vhd" "\\stage_0:0:stage_i" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|ADD:stage_1\"" {  } { { "../LAB 2/VHDL/ADD_SUB.vhd" "stage_1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|ADD:stage_1\|full_adder:\\Array_Of_full_adders:0:stage_i " "Elaborating entity \"full_adder\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|ADD_SUB:add_sub_component\|ADD:stage_1\|full_adder:\\Array_Of_full_adders:0:stage_i\"" {  } { { "../LAB 2/VHDL/ADD.vhd" "\\Array_Of_full_adders:0:stage_i" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAC:mac_component " "Elaborating entity \"MAC\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAC:mac_component\"" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "mac_component" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAX_MIN ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component " "Elaborating entity \"MAX_MIN\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component\"" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "max_min_component" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558282 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry MAX_MIN.vhd(45) " "Verilog HDL or VHDL warning at MAX_MIN.vhd(45): object \"carry\" assigned a value but never read" {  } { { "../LAB 2/VHDL/MAX_MIN.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAX_MIN.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525705558284 "|FPGA_test|ALU:ALU_op|Arithmetic_Unit:ArithmeticUnit|MAX_MIN:max_min_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B MAX_MIN.vhd(64) " "VHDL Process Statement warning at MAX_MIN.vhd(64): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LAB 2/VHDL/MAX_MIN.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAX_MIN.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1525705558284 "|FPGA_test|ALU:ALU_op|Arithmetic_Unit:ArithmeticUnit|MAX_MIN:max_min_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A MAX_MIN.vhd(66) " "VHDL Process Statement warning at MAX_MIN.vhd(66): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LAB 2/VHDL/MAX_MIN.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAX_MIN.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1525705558284 "|FPGA_test|ALU:ALU_op|Arithmetic_Unit:ArithmeticUnit|MAX_MIN:max_min_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component\|ADD_SUB:stage_0 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component\|ADD_SUB:stage_0\"" {  } { { "../LAB 2/VHDL/MAX_MIN.vhd" "stage_0" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MAX_MIN.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component\|ADD_SUB:stage_0\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MAX_MIN:max_min_component\|ADD_SUB:stage_0\|ADD:stage_1\"" {  } { { "../LAB 2/VHDL/ADD_SUB.vhd" "stage_1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arithmetic_selector ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|Arithmetic_selector:arithmetic_selector_component " "Elaborating entity \"Arithmetic_selector\" for hierarchy \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|Arithmetic_selector:arithmetic_selector_component\"" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "arithmetic_selector_component" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FloatingPointConvertor ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert " "Elaborating entity \"FloatingPointConvertor\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\"" {  } { { "../LAB 2/VHDL/ALU.vhd" "FloatinPointConvert" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ALU.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeadingZeros_counter ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|LeadingZeros_counter:stage_1 " "Elaborating entity \"LeadingZeros_counter\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|LeadingZeros_counter:stage_1\"" {  } { { "../LAB 2/VHDL/FloatingPointConvertor.vhd" "stage_1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FloatingPointConvertor.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|ADD_SUB:stage_3 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|ADD_SUB:stage_3\"" {  } { { "../LAB 2/VHDL/FloatingPointConvertor.vhd" "stage_3" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FloatingPointConvertor.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|ADD_SUB:stage_3\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|ADD_SUB:stage_3\|ADD:stage_1\"" {  } { { "../LAB 2/VHDL/ADD_SUB.vhd" "stage_1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|shift_unit:stage_5 " "Elaborating entity \"shift_unit\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|shift_unit:stage_5\"" {  } { { "../LAB 2/VHDL/FloatingPointConvertor.vhd" "stage_5" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FloatingPointConvertor.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_Nbits ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|shift_unit:stage_5\|shift_Nbits:shift_loop_bit0 " "Elaborating entity \"shift_Nbits\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|shift_unit:stage_5\|shift_Nbits:shift_loop_bit0\"" {  } { { "../LAB 2/VHDL/shift_unit.vhd" "shift_loop_bit0" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_unit.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|ADD_SUB:stage_11 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|ADD_SUB:stage_11\"" {  } { { "../LAB 2/VHDL/FloatingPointConvertor.vhd" "stage_11" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FloatingPointConvertor.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|ADD_SUB:stage_11\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|ADD_SUB:stage_11\|ADD:stage_1\"" {  } { { "../LAB 2/VHDL/ADD_SUB.vhd" "stage_1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|shift_unit:stage_7 " "Elaborating entity \"shift_unit\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|shift_unit:stage_7\"" {  } { { "../LAB 2/VHDL/FloatingPointConvertor.vhd" "stage_7" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FloatingPointConvertor.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_Nbits ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|shift_unit:stage_7\|shift_Nbits:shift_loop_bit0 " "Elaborating entity \"shift_Nbits\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|shift_unit:stage_7\|shift_Nbits:shift_loop_bit0\"" {  } { { "../LAB 2/VHDL/shift_unit.vhd" "shift_loop_bit0" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_unit.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|ADD_SUB:stage_9 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|ADD_SUB:stage_9\"" {  } { { "../LAB 2/VHDL/FloatingPointConvertor.vhd" "stage_9" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FloatingPointConvertor.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|ADD_SUB:stage_9\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|FloatingPointConvertor:FloatinPointConvert\|ADD_SUB:stage_9\|ADD:stage_1\"" {  } { { "../LAB 2/VHDL/ADD_SUB.vhd" "stage_1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_Unit ALU:ALU_op\|FPU_Unit:FPUUnit " "Elaborating entity \"FPU_Unit\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\"" {  } { { "../LAB 2/VHDL/ALU.vhd" "FPUUnit" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ALU.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_FPU ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component " "Elaborating entity \"MUL_FPU\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\"" {  } { { "../LAB 2/VHDL/FPU_Unit.vhd" "mul_component" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_Unit.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558991 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bias MUL_FPU.vhd(64) " "VHDL Signal Declaration warning at MUL_FPU.vhd(64): used explicit default value for signal \"bias\" because signal was never assigned a value" {  } { { "../LAB 2/VHDL/MUL_FPU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL_FPU.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1525705558993 "|FPGA_test|ALU:ALU_op|FPU_Unit:FPUUnit|MUL_FPU:mul_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0 " "Elaborating entity \"MUL\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\"" {  } { { "../LAB 2/VHDL/MUL_FPU.vhd" "stage_0" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL_FPU.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeadingZeros_counter ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|LeadingZeros_counter:stage_1 " "Elaborating entity \"LeadingZeros_counter\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|LeadingZeros_counter:stage_1\"" {  } { { "../LAB 2/VHDL/MUL_FPU.vhd" "stage_1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL_FPU.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|ADD_SUB:stage_2 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|ADD_SUB:stage_2\"" {  } { { "../LAB 2/VHDL/MUL_FPU.vhd" "stage_2" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL_FPU.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705558999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|ADD_SUB:stage_2\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|ADD_SUB:stage_2\|ADD:stage_1\"" {  } { { "../LAB 2/VHDL/ADD_SUB.vhd" "stage_1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705559015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_FPU ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component " "Elaborating entity \"ADD_SUB_FPU\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\"" {  } { { "../LAB 2/VHDL/FPU_Unit.vhd" "add_component" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_Unit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705559092 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carryFractions ADD_SUB_FPU.vhd(99) " "Verilog HDL or VHDL warning at ADD_SUB_FPU.vhd(99): object \"carryFractions\" assigned a value but never read" {  } { { "../LAB 2/VHDL/ADD_SUB_FPU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525705559094 "|FPGA_test|ALU:ALU_op|FPU_Unit:FPUUnit|ADD_SUB_FPU:add_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2 ADD_SUB_FPU.vhd(100) " "Verilog HDL or VHDL warning at ADD_SUB_FPU.vhd(100): object \"temp2\" assigned a value but never read" {  } { { "../LAB 2/VHDL/ADD_SUB_FPU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525705559094 "|FPGA_test|ALU:ALU_op|FPU_Unit:FPUUnit|ADD_SUB_FPU:add_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp ADD_SUB_FPU.vhd(101) " "Verilog HDL or VHDL warning at ADD_SUB_FPU.vhd(101): object \"temp\" assigned a value but never read" {  } { { "../LAB 2/VHDL/ADD_SUB_FPU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1525705559094 "|FPGA_test|ALU:ALU_op|FPU_Unit:FPUUnit|ADD_SUB_FPU:add_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Swap ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|Swap:stage_1 " "Elaborating entity \"Swap\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|Swap:stage_1\"" {  } { { "../LAB 2/VHDL/ADD_SUB_FPU.vhd" "stage_1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705559122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|shift_unit:stage_2 " "Elaborating entity \"shift_unit\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|shift_unit:stage_2\"" {  } { { "../LAB 2/VHDL/ADD_SUB_FPU.vhd" "stage_2" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705559125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_Nbits ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|shift_unit:stage_2\|shift_Nbits:shift_loop_bit0 " "Elaborating entity \"shift_Nbits\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|shift_unit:stage_2\|shift_Nbits:shift_loop_bit0\"" {  } { { "../LAB 2/VHDL/shift_unit.vhd" "shift_loop_bit0" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_unit.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705559132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|ADD_SUB:stage_3 " "Elaborating entity \"ADD_SUB\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|ADD_SUB:stage_3\"" {  } { { "../LAB 2/VHDL/ADD_SUB_FPU.vhd" "stage_3" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705559241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|ADD_SUB:stage_3\|ADD:stage_1 " "Elaborating entity \"ADD\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|ADD_SUB:stage_3\|ADD:stage_1\"" {  } { { "../LAB 2/VHDL/ADD_SUB.vhd" "stage_1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705559282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Nbits ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|MUX_Nbits:stage_7 " "Elaborating entity \"MUX_Nbits\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|ADD_SUB_FPU:add_component\|MUX_Nbits:stage_7\"" {  } { { "../LAB 2/VHDL/ADD_SUB_FPU.vhd" "stage_7" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ADD_SUB_FPU.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705559535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_selector ALU:ALU_op\|FPU_Unit:FPUUnit\|FPU_selector:selector " "Elaborating entity \"FPU_selector\" for hierarchy \"ALU:ALU_op\|FPU_Unit:FPUUnit\|FPU_selector:selector\"" {  } { { "../LAB 2/VHDL/FPU_Unit.vhd" "selector" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/FPU_Unit.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705559537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_unit ALU:ALU_op\|shift_unit:ShiftUnit " "Elaborating entity \"shift_unit\" for hierarchy \"ALU:ALU_op\|shift_unit:ShiftUnit\"" {  } { { "../LAB 2/VHDL/ALU.vhd" "ShiftUnit" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ALU.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705559541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_Nbits ALU:ALU_op\|shift_unit:ShiftUnit\|shift_Nbits:shift_loop_bit0 " "Elaborating entity \"shift_Nbits\" for hierarchy \"ALU:ALU_op\|shift_unit:ShiftUnit\|shift_Nbits:shift_loop_bit0\"" {  } { { "../LAB 2/VHDL/shift_unit.vhd" "shift_loop_bit0" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/shift_unit.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705559547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Selector ALU:ALU_op\|Output_Selector:OutputSelector " "Elaborating entity \"Output_Selector\" for hierarchy \"ALU:ALU_op\|Output_Selector:OutputSelector\"" {  } { { "../LAB 2/VHDL/ALU.vhd" "OutputSelector" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/ALU.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705559656 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeroes Output_Selector.vhd(51) " "VHDL Signal Declaration warning at Output_Selector.vhd(51): used explicit default value for signal \"zeroes\" because signal was never assigned a value" {  } { { "../LAB 2/VHDL/Output_Selector.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Output_Selector.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1525705559657 "|FPGA_test|ALU:ALU_op|Output_Selector:OutputSelector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Nbits ALU:ALU_op\|Output_Selector:OutputSelector\|MUX_Nbits:MUX_LO_prepare " "Elaborating entity \"MUX_Nbits\" for hierarchy \"ALU:ALU_op\|Output_Selector:OutputSelector\|MUX_Nbits:MUX_LO_prepare\"" {  } { { "../LAB 2/VHDL/Output_Selector.vhd" "MUX_LO_prepare" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Output_Selector.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705559662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_Nbits ALU:ALU_op\|Output_Selector:OutputSelector\|MUX_Nbits:MUX_FLAG " "Elaborating entity \"MUX_Nbits\" for hierarchy \"ALU:ALU_op\|Output_Selector:OutputSelector\|MUX_Nbits:MUX_FLAG\"" {  } { { "../LAB 2/VHDL/Output_Selector.vhd" "MUX_FLAG" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Output_Selector.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1525705559668 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|Mult0\"" {  } { { "../LAB 2/VHDL/MUL.vhd" "Mult0" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL.vhd" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1525705569953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|Mult0\"" {  } { { "../LAB 2/VHDL/MUL.vhd" "Mult0" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL.vhd" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1525705569953 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1525705569953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|lpm_mult:Mult0\"" {  } { { "../LAB 2/VHDL/MUL.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1525705570007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU_op\|FPU_Unit:FPUUnit\|MUL_FPU:mul_component\|MUL:stage_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705570008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 25 " "Parameter \"LPM_WIDTHB\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705570008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705570008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705570008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705570008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705570008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705570008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705570008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705570008 ""}  } { { "../LAB 2/VHDL/MUL.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1525705570008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h1t " "Found entity 1: mult_h1t" {  } { { "db/mult_h1t.tdf" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/db/mult_h1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705570096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705570096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|lpm_mult:Mult0\"" {  } { { "../LAB 2/VHDL/MUL.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1525705570113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|MUL:mul_component\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705570114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705570114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705570114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705570114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705570114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705570114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705570114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705570114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1525705570114 ""}  } { { "../LAB 2/VHDL/MUL.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/MUL.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1525705570114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i1t " "Found entity 1: mult_i1t" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/db/mult_i1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1525705570200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1525705570200 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "178 " "Ignored 178 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "178 " "Ignored 178 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1525705571182 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1525705571182 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 105 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1525705571292 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1525705571292 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[0\] GND " "Pin \"STATUS\[0\]\" is stuck at GND" {  } { { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1525705573412 "|FPGA_test|STATUS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[1\] GND " "Pin \"STATUS\[1\]\" is stuck at GND" {  } { { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1525705573412 "|FPGA_test|STATUS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[2\] GND " "Pin \"STATUS\[2\]\" is stuck at GND" {  } { { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1525705573412 "|FPGA_test|STATUS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[3\] GND " "Pin \"STATUS\[3\]\" is stuck at GND" {  } { { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1525705573412 "|FPGA_test|STATUS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[4\] GND " "Pin \"STATUS\[4\]\" is stuck at GND" {  } { { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1525705573412 "|FPGA_test|STATUS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[5\] GND " "Pin \"STATUS\[5\]\" is stuck at GND" {  } { { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/test/q/FPGA_test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1525705573412 "|FPGA_test|STATUS[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1525705573412 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|mac_enable High " "Register ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|mac_enable will power up to High" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1525705573459 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|mac_tmp High " "Register ALU:ALU_op\|Arithmetic_Unit:ArithmeticUnit\|mac_tmp will power up to High" {  } { { "../LAB 2/VHDL/Arithmetic_Unit.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB 2/VHDL/Arithmetic_Unit.vhd" 105 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1525705573459 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1 1525705573459 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1525705576612 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1525705576612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1430 " "Implemented 1430 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1525705576941 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1525705576941 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1344 " "Implemented 1344 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1525705576941 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1525705576941 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1525705576941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1525705577067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 18:06:17 2018 " "Processing ended: Mon May 07 18:06:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1525705577067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1525705577067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1525705577067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1525705577067 ""}
