#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000276db966f90 .scope module, "tb_traffic_light" "tb_traffic_light" 2 3;
 .timescale -9 -12;
v00000276db95c430_0 .var "clk", 0 0;
v00000276db95c4d0_0 .var/i "cyc", 31 0;
v00000276db95ca70_0 .net "ew_g", 0 0, L_00000276db9c68f0;  1 drivers
v00000276db95cbb0_0 .net "ew_r", 0 0, L_00000276db970d10;  1 drivers
v00000276db9c7a70_0 .net "ew_y", 0 0, L_00000276db9c7ed0;  1 drivers
v00000276db9c6b70_0 .net "ns_g", 0 0, L_00000276db9c7f70;  1 drivers
v00000276db9c6fd0_0 .net "ns_r", 0 0, L_00000276db971090;  1 drivers
v00000276db9c6d50_0 .net "ns_y", 0 0, L_00000276db9c7c50;  1 drivers
v00000276db9c7070_0 .var "rst", 0 0;
v00000276db9c6df0_0 .var "tick", 0 0;
S_00000276db967120 .scope module, "dut" "traffic_light" 2 10, 3 117 0, S_00000276db966f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tick";
    .port_info 3 /OUTPUT 1 "ns_g";
    .port_info 4 /OUTPUT 1 "ns_y";
    .port_info 5 /OUTPUT 1 "ns_r";
    .port_info 6 /OUTPUT 1 "ew_g";
    .port_info 7 /OUTPUT 1 "ew_y";
    .port_info 8 /OUTPUT 1 "ew_r";
P_00000276dba26460 .param/l "D_EW_GREEN" 0 3 140, +C4<00000000000000000000000000000101>;
P_00000276dba26498 .param/l "D_EW_YELLOW" 0 3 141, +C4<00000000000000000000000000000010>;
P_00000276dba264d0 .param/l "D_NS_GREEN" 0 3 138, +C4<00000000000000000000000000000101>;
P_00000276dba26508 .param/l "D_NS_YELLOW" 0 3 139, +C4<00000000000000000000000000000010>;
P_00000276dba26540 .param/l "EW_GREEN" 0 3 132, C4<10>;
P_00000276dba26578 .param/l "EW_YELLOW" 0 3 133, C4<11>;
P_00000276dba265b0 .param/l "NS_GREEN" 0 3 130, C4<00>;
P_00000276dba265e8 .param/l "NS_YELLOW" 0 3 131, C4<01>;
L_00000276db970ed0 .functor OR 1, L_00000276db9c7f70, L_00000276db9c7c50, C4<0>, C4<0>;
L_00000276db971090 .functor NOT 1, L_00000276db970ed0, C4<0>, C4<0>, C4<0>;
L_00000276db970ca0 .functor OR 1, L_00000276db9c68f0, L_00000276db9c7ed0, C4<0>, C4<0>;
L_00000276db970d10 .functor NOT 1, L_00000276db970ca0, C4<0>, C4<0>, C4<0>;
L_00000276db9c8098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000276db95c930_0 .net/2u *"_ivl_0", 1 0, L_00000276db9c8098;  1 drivers
L_00000276db9c8128 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000276db95ccf0_0 .net/2u *"_ivl_12", 1 0, L_00000276db9c8128;  1 drivers
L_00000276db9c8170 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000276db95c2f0_0 .net/2u *"_ivl_16", 1 0, L_00000276db9c8170;  1 drivers
v00000276db95c610_0 .net *"_ivl_20", 0 0, L_00000276db970ca0;  1 drivers
L_00000276db9c80e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000276db95ce30_0 .net/2u *"_ivl_4", 1 0, L_00000276db9c80e0;  1 drivers
v00000276db95cf70_0 .net *"_ivl_8", 0 0, L_00000276db970ed0;  1 drivers
v00000276db95cb10_0 .net "clk", 0 0, v00000276db95c430_0;  1 drivers
v00000276db95c390_0 .net "ew_g", 0 0, L_00000276db9c68f0;  alias, 1 drivers
v00000276db95c750_0 .net "ew_r", 0 0, L_00000276db970d10;  alias, 1 drivers
v00000276db95c890_0 .net "ew_y", 0 0, L_00000276db9c7ed0;  alias, 1 drivers
v00000276db95ced0_0 .net "ns_g", 0 0, L_00000276db9c7f70;  alias, 1 drivers
v00000276db95c7f0_0 .net "ns_r", 0 0, L_00000276db971090;  alias, 1 drivers
v00000276db95c570_0 .net "ns_y", 0 0, L_00000276db9c7c50;  alias, 1 drivers
v00000276db95d010_0 .var "phase_cnt_next", 2 0;
v00000276db95d0b0_0 .var "phase_cnt_present", 2 0;
v00000276db95d150_0 .net "rst", 0 0, v00000276db9c7070_0;  1 drivers
v00000276db95d1f0_0 .var "state_next", 1 0;
v00000276db95cc50_0 .var "state_present", 1 0;
v00000276db95c9d0_0 .net "tick", 0 0, v00000276db9c6df0_0;  1 drivers
E_00000276db955340 .event posedge, v00000276db95cb10_0;
E_00000276db9554c0 .event anyedge, v00000276db95cc50_0, v00000276db95d0b0_0, v00000276db95c9d0_0;
L_00000276db9c7f70 .cmp/eq 2, v00000276db95cc50_0, L_00000276db9c8098;
L_00000276db9c7c50 .cmp/eq 2, v00000276db95cc50_0, L_00000276db9c80e0;
L_00000276db9c68f0 .cmp/eq 2, v00000276db95cc50_0, L_00000276db9c8128;
L_00000276db9c7ed0 .cmp/eq 2, v00000276db95cc50_0, L_00000276db9c8170;
    .scope S_00000276db967120;
T_0 ;
    %wait E_00000276db9554c0;
    %load/vec4 v00000276db95cc50_0;
    %store/vec4 v00000276db95d1f0_0, 0, 2;
    %load/vec4 v00000276db95d0b0_0;
    %store/vec4 v00000276db95d010_0, 0, 3;
    %load/vec4 v00000276db95c9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000276db95cc50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v00000276db95d0b0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000276db95d1f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000276db95d010_0, 0, 3;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v00000276db95d0b0_0;
    %addi 1, 0, 3;
    %store/vec4 v00000276db95d010_0, 0, 3;
T_0.8 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v00000276db95d0b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000276db95d1f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000276db95d010_0, 0, 3;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v00000276db95d0b0_0;
    %addi 1, 0, 3;
    %store/vec4 v00000276db95d010_0, 0, 3;
T_0.10 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v00000276db95d0b0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000276db95d1f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000276db95d010_0, 0, 3;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v00000276db95d0b0_0;
    %addi 1, 0, 3;
    %store/vec4 v00000276db95d010_0, 0, 3;
T_0.12 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v00000276db95d0b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000276db95d1f0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000276db95d010_0, 0, 3;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v00000276db95d0b0_0;
    %addi 1, 0, 3;
    %store/vec4 v00000276db95d010_0, 0, 3;
T_0.14 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000276db967120;
T_1 ;
    %wait E_00000276db955340;
    %load/vec4 v00000276db95d150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000276db95cc50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000276db95d0b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000276db95d1f0_0;
    %assign/vec4 v00000276db95cc50_0, 0;
    %load/vec4 v00000276db95d010_0;
    %assign/vec4 v00000276db95d0b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000276db966f90;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000276db95c430_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000276db966f90;
T_3 ;
    %delay 10000, 0;
    %load/vec4 v00000276db95c430_0;
    %inv;
    %store/vec4 v00000276db95c430_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000276db966f90;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000276db95c4d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000276db9c6df0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000276db966f90;
T_5 ;
    %wait E_00000276db955340;
    %load/vec4 v00000276db95c4d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000276db95c4d0_0, 0;
    %load/vec4 v00000276db95c4d0_0;
    %pushi/vec4 20, 0, 32;
    %mod/s;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000276db9c6df0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000276db9c6df0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000276db966f90;
T_6 ;
    %vpi_call 2 34 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000276db966f90 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000276db9c7070_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000276db9c7070_0, 0, 1;
    %delay 4000000, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000276db966f90;
T_7 ;
    %wait E_00000276db955340;
    %load/vec4 v00000276db9c6df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 2 47 "$display", "time=%0t ns_g=%0b ns_y=%0b ns_r=%0b ew_g=%0b ew_y=%0b ew_r=%0b", $time, v00000276db9c6b70_0, v00000276db9c6d50_0, v00000276db9c6fd0_0, v00000276db95ca70_0, v00000276db9c7a70_0, v00000276db95cbb0_0 {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_traffic_light.v";
    "traffic_light.v";
