
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xczu3eg-sbva484-1-e -mode out_of_context -flatten_hierarchy rebuilt
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30443 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2332.508 ; gain = 0.000 ; free physical = 10623 ; free virtual = 46216
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:128]
INFO: [Synth 8-6157] synthesizing module 'std_mem_d2' [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:44]
	Parameter width bound to: 32 - type: integer 
	Parameter d0_size bound to: 8 - type: integer 
	Parameter d1_size bound to: 8 - type: integer 
	Parameter d0_idx_size bound to: 4 - type: integer 
	Parameter d1_idx_size bound to: 4 - type: integer 
WARNING: [Synth 8-5856] 3D RAM mem_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'std_mem_d2' (1#1) [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:44]
INFO: [Synth 8-6157] synthesizing module 'std_reg' [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:104]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_reg' (2#1) [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:104]
INFO: [Synth 8-6157] synthesizing module 'std_add' [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:1]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_add' (3#1) [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:1]
INFO: [Synth 8-6157] synthesizing module 'std_add__parameterized0' [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:1]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_add__parameterized0' (3#1) [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:1]
INFO: [Synth 8-6157] synthesizing module 'std_const' [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:8]
	Parameter width bound to: 4 - type: integer 
	Parameter value bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_const' (4#1) [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:8]
INFO: [Synth 8-6157] synthesizing module 'std_const__parameterized0' [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:8]
	Parameter width bound to: 4 - type: integer 
	Parameter value bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_const__parameterized0' (4#1) [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:8]
INFO: [Synth 8-6157] synthesizing module 'std_const__parameterized1' [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:8]
	Parameter width bound to: 4 - type: integer 
	Parameter value bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_const__parameterized1' (4#1) [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:8]
INFO: [Synth 8-6157] synthesizing module 'std_const__parameterized2' [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:8]
	Parameter width bound to: 32 - type: integer 
	Parameter value bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_const__parameterized2' (4#1) [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:8]
INFO: [Synth 8-6157] synthesizing module 'std_reg__parameterized0' [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:104]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_reg__parameterized0' (4#1) [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:104]
INFO: [Synth 8-6157] synthesizing module 'std_le' [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:14]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_le' (5#1) [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:14]
INFO: [Synth 8-6157] synthesizing module 'std_mult_pipe' [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:70]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_mult_pipe' (6#1) [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:70]
INFO: [Synth 8-6157] synthesizing module 'std_rsh' [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:121]
	Parameter width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_rsh' (7#1) [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:121]
INFO: [Synth 8-6157] synthesizing module 'std_mem_d1' [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:21]
	Parameter width bound to: 32 - type: integer 
	Parameter size bound to: 8 - type: integer 
	Parameter idx_size bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_mem_d1' (8#1) [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:21]
INFO: [Synth 8-6157] synthesizing module 'std_reg__parameterized1' [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:104]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'std_reg__parameterized1' (8#1) [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:104]
INFO: [Synth 8-6155] done synthesizing module 'main' (9#1) [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:128]
WARNING: [Synth 8-3331] design std_mem_d1 has unconnected port addr0[3]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[31]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[30]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[29]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[28]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[27]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[26]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[25]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[24]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[23]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[22]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[21]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[20]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[19]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[18]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[17]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[16]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[15]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[14]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[13]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[12]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[11]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[10]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[9]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[8]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[7]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[6]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[5]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[4]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[3]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[2]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[1]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2332.508 ; gain = 0.000 ; free physical = 10516 ; free virtual = 46110
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2332.508 ; gain = 0.000 ; free physical = 10729 ; free virtual = 46326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2332.508 ; gain = 0.000 ; free physical = 10729 ; free virtual = 46326
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.vXTCh2Y8zN/device.xdc]
Finished Parsing XDC File [/tmp/tmp.vXTCh2Y8zN/device.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2494.316 ; gain = 0.000 ; free physical = 10296 ; free virtual = 45892
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2497.285 ; gain = 2.969 ; free physical = 10302 ; free virtual = 45899
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2497.285 ; gain = 164.777 ; free physical = 10594 ; free virtual = 46199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2497.285 ; gain = 164.777 ; free physical = 10593 ; free virtual = 46199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 2497.285 ; gain = 164.777 ; free physical = 10593 ; free virtual = 46199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2497.285 ; gain = 164.777 ; free physical = 10539 ; free virtual = 46149
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'const0' (std_const) to 'const11'
INFO: [Synth 8-223] decloning instance 'const0' (std_const) to 'const14'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 95    
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 115   
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 34    
	   2 Input      4 Bit        Muxes := 36    
	   8 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 122   
	   7 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 30    
	   2 Input      4 Bit        Muxes := 36    
	   8 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module std_mem_d2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 64    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 72    
Module std_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module std_add__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module std_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module std_mult_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module std_mem_d1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module std_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/tmp/tmp.vXTCh2Y8zN/linear-algebra-atax.sv:86]
DSP Report: Generating DSP out_tmp0, operation Mode is: A2*B.
DSP Report: register out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: Generating DSP out_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register out_tmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
DSP Report: Generating DSP out_tmp0, operation Mode is: A2*B2.
DSP Report: register out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: register out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: Generating DSP out_tmp_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register out_tmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: register out_tmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
DSP Report: Generating DSP out_tmp_reg, operation Mode is: (A2*B2)'.
DSP Report: register rtmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: register out_tmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: register out_tmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
DSP Report: Generating DSP out_tmp0, operation Mode is: A2*B2.
DSP Report: register out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: register out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp0.
DSP Report: Generating DSP out_tmp_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register ltmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: register out_tmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: register out_tmp_reg is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
DSP Report: operator out_tmp0 is absorbed into DSP out_tmp_reg.
INFO: [Synth 8-6904] The RAM "main/x0/mem_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "main/y0/mem_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[31]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[30]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[29]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[28]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[27]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[26]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[25]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[24]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[23]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[22]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[21]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[20]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[19]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[18]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[17]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[16]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[15]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[14]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[13]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[12]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[11]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[10]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[9]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[8]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[7]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[6]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[5]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[4]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[3]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[2]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[1]
WARNING: [Synth 8-3331] design main has unconnected port y_int0_read_data[0]
INFO: [Synth 8-6904] The RAM "main/x0/mem_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "main/y0/mem_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[31]' (FDE) to 'fsm4/out_reg[30]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[30]' (FDE) to 'fsm4/out_reg[29]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[28]' (FDE) to 'fsm4/out_reg[29]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[29]' (FDE) to 'fsm4/out_reg[27]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[24]' (FDE) to 'fsm4/out_reg[27]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[25]' (FDE) to 'fsm4/out_reg[27]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[26]' (FDE) to 'fsm4/out_reg[27]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[27]' (FDE) to 'fsm4/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[18]' (FDE) to 'fsm4/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[19]' (FDE) to 'fsm4/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[16]' (FDE) to 'fsm4/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[17]' (FDE) to 'fsm4/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[22]' (FDE) to 'fsm4/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[23]' (FDE) to 'fsm4/out_reg[21]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[20]' (FDE) to 'fsm4/out_reg[21]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[21]' (FDE) to 'fsm4/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[6]' (FDE) to 'fsm4/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[7]' (FDE) to 'fsm4/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[4]' (FDE) to 'fsm4/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[5]' (FDE) to 'fsm4/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[3]' (FDE) to 'fsm4/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[14]' (FDE) to 'fsm4/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[15]' (FDE) to 'fsm4/out_reg[13]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[12]' (FDE) to 'fsm4/out_reg[13]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[13]' (FDE) to 'fsm4/out_reg[11]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[8]' (FDE) to 'fsm4/out_reg[11]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[9]' (FDE) to 'fsm4/out_reg[11]'
INFO: [Synth 8-3886] merging instance 'fsm4/out_reg[10]' (FDE) to 'fsm4/out_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fsm4/out_reg[11] )
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[47]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[46]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[45]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[44]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[43]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[42]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[41]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[40]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[39]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[38]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[37]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[36]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[35]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[34]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[33]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[32]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[31]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[30]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[29]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[28]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[27]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[26]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[25]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[24]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[23]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[22]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[21]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[20]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[19]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[18]) is unused and will be removed from module std_mult_pipe.
WARNING: [Synth 8-3332] Sequential element (out_tmp_reg[17]) is unused and will be removed from module std_mult_pipe.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 2497.285 ; gain = 164.777 ; free physical = 10358 ; free virtual = 45983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+-----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives      | 
+------------+------------+-----------+----------------------+-----------------+
|main        | x0/mem_reg | Implied   | 8 x 32               | RAM16X1S x 32   | 
|main        | y0/mem_reg | Implied   | 8 x 32               | RAM16X1S x 32   | 
+------------+------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|std_mult_pipe | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|std_mult_pipe | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|std_mult_pipe | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|std_mult_pipe | (PCIN>>17)+A2*B  | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|std_mult_pipe | (A2*B2)'         | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|std_mult_pipe | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|std_mult_pipe | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+--------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:02:28 . Memory (MB): peak = 2910.605 ; gain = 578.098 ; free physical = 7154 ; free virtual = 42780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:02:33 . Memory (MB): peak = 2962.625 ; gain = 630.117 ; free physical = 10057 ; free virtual = 45675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+-----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives      | 
+------------+------------+-----------+----------------------+-----------------+
|main        | x0/mem_reg | Implied   | 8 x 32               | RAM16X1S x 32   | 
|main        | y0/mem_reg | Implied   | 8 x 32               | RAM16X1S x 32   | 
+------------+------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:02:37 . Memory (MB): peak = 2970.633 ; gain = 638.125 ; free physical = 10147 ; free virtual = 45767
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:02:39 . Memory (MB): peak = 2970.637 ; gain = 638.129 ; free physical = 11746 ; free virtual = 47360
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:02:39 . Memory (MB): peak = 2970.637 ; gain = 638.129 ; free physical = 11744 ; free virtual = 47358
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:02:39 . Memory (MB): peak = 2970.637 ; gain = 638.129 ; free physical = 11601 ; free virtual = 47215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:02:39 . Memory (MB): peak = 2970.637 ; gain = 638.129 ; free physical = 11622 ; free virtual = 47236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:02:39 . Memory (MB): peak = 2970.637 ; gain = 638.129 ; free physical = 11582 ; free virtual = 47196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:02:39 . Memory (MB): peak = 2970.637 ; gain = 638.129 ; free physical = 11580 ; free virtual = 47194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |     8|
|2     |DSP_ALU_1       |     6|
|3     |DSP_A_B_DATA    |     4|
|4     |DSP_A_B_DATA_1  |     2|
|5     |DSP_C_DATA      |     4|
|6     |DSP_C_DATA_1    |     2|
|7     |DSP_MULTIPLIER  |     6|
|8     |DSP_M_DATA_1    |     6|
|9     |DSP_OUTPUT      |     2|
|10    |DSP_OUTPUT_1    |     4|
|11    |DSP_PREADD      |     6|
|12    |DSP_PREADD_DATA |     6|
|13    |LUT1            |     1|
|14    |LUT2            |   162|
|15    |LUT3            |   200|
|16    |LUT4            |   130|
|17    |LUT5            |    58|
|18    |LUT6            |   761|
|19    |MUXF7           |   256|
|20    |MUXF8           |   128|
|21    |RAM16X1S        |    64|
|22    |FDRE            |  2673|
+------+----------------+------+

Report Instance Areas: 
+------+-------------------+--------------------------------------+------+
|      |Instance           |Module                                |Cells |
+------+-------------------+--------------------------------------+------+
|1     |top                |                                      |  4489|
|2     |  A0_0             |std_mem_d2                            |  2977|
|3     |  A_int_read0_0    |std_reg                               |    33|
|4     |  A_read0_0        |std_reg_0                             |    33|
|5     |  A_read1_0        |std_reg_1                             |    33|
|6     |  A_sh_read0_0     |std_reg_2                             |    65|
|7     |  add2             |std_add__parameterized0               |    68|
|8     |  bin_read0_0      |std_reg_3                             |    33|
|9     |  bin_read1_0      |std_reg_4                             |    33|
|10    |  cond_computed    |std_reg__parameterized1               |     1|
|11    |  cond_computed0   |std_reg__parameterized1_5             |     1|
|12    |  cond_computed1   |std_reg__parameterized1_6             |     1|
|13    |  cond_computed2   |std_reg__parameterized1_7             |     1|
|14    |  cond_computed3   |std_reg__parameterized1_8             |     1|
|15    |  cond_computed4   |std_reg__parameterized1_9             |     1|
|16    |  cond_computed5   |std_reg__parameterized1_10            |     1|
|17    |  cond_stored      |std_reg__parameterized1_11            |     2|
|18    |  cond_stored0     |std_reg__parameterized1_12            |     2|
|19    |  cond_stored1     |std_reg__parameterized1_13            |     1|
|20    |  cond_stored2     |std_reg__parameterized1_14            |     1|
|21    |  cond_stored3     |std_reg__parameterized1_15            |     2|
|22    |  cond_stored4     |std_reg__parameterized1_16            |     2|
|23    |  cond_stored5     |std_reg__parameterized1_17            |     2|
|24    |  done_reg         |std_reg__parameterized1_18            |     1|
|25    |  done_reg0        |std_reg__parameterized1_19            |     1|
|26    |  done_reg1        |std_reg__parameterized1_20            |     1|
|27    |  done_reg2        |std_reg__parameterized1_21            |     1|
|28    |  done_reg3        |std_reg__parameterized1_22            |     1|
|29    |  done_reg4        |std_reg__parameterized1_23            |     1|
|30    |  done_reg5        |std_reg__parameterized1_24            |     1|
|31    |  fsm              |std_reg_25                            |    13|
|32    |  fsm0             |std_reg_26                            |    15|
|33    |  fsm1             |std_reg_27                            |    17|
|34    |  fsm2             |std_reg_28                            |    21|
|35    |  fsm3             |std_reg_29                            |    89|
|36    |  fsm4             |std_reg_30                            |    27|
|37    |  fsm5             |std_reg_31                            |    16|
|38    |  fsm6             |std_reg_32                            |     9|
|39    |  fsm7             |std_reg_33                            |   109|
|40    |  fsm8             |std_reg_34                            |    29|
|41    |  i0               |std_reg__parameterized0               |    26|
|42    |  i00              |std_reg__parameterized0_35            |    17|
|43    |  i10              |std_reg__parameterized0_36            |     7|
|44    |  j0               |std_reg__parameterized0_37            |    26|
|45    |  j1               |std_reg__parameterized0_38            |    10|
|46    |  mult_pipe0       |std_mult_pipe                         |   160|
|47    |    out_tmp_reg    |\mult_pipe1/out_tmp_reg_funnel__1     |     8|
|48    |    out_tmp0       |out_tmp0_funnel                       |     8|
|49    |    out_tmp_reg__0 |\mult_pipe1/out_tmp_reg__0_funnel__1  |     8|
|50    |  mult_pipe1       |std_mult_pipe_39                      |   160|
|51    |    out_tmp_reg    |\mult_pipe1/out_tmp_reg_funnel        |     8|
|52    |    out_tmp0       |out_tmp0_funnel__2                    |     8|
|53    |    out_tmp_reg__0 |\mult_pipe1/out_tmp_reg__0_funnel     |     8|
|54    |  par_done_reg     |std_reg__parameterized1_40            |     2|
|55    |  par_done_reg0    |std_reg__parameterized1_41            |     1|
|56    |  par_done_reg1    |std_reg__parameterized1_42            |     1|
|57    |  par_done_reg10   |std_reg__parameterized1_43            |     2|
|58    |  par_done_reg2    |std_reg__parameterized1_44            |     1|
|59    |  par_done_reg3    |std_reg__parameterized1_45            |     1|
|60    |  par_done_reg4    |std_reg__parameterized1_46            |     2|
|61    |  par_done_reg5    |std_reg__parameterized1_47            |     2|
|62    |  par_done_reg6    |std_reg__parameterized1_48            |     1|
|63    |  par_done_reg7    |std_reg__parameterized1_49            |     1|
|64    |  par_done_reg8    |std_reg__parameterized1_50            |     2|
|65    |  par_done_reg9    |std_reg__parameterized1_51            |     1|
|66    |  par_reset        |std_reg__parameterized1_52            |     3|
|67    |  par_reset0       |std_reg__parameterized1_53            |     2|
|68    |  par_reset1       |std_reg__parameterized1_54            |    78|
|69    |  par_reset2       |std_reg__parameterized1_55            |     3|
|70    |  par_reset3       |std_reg__parameterized1_56            |     3|
|71    |  par_reset4       |std_reg__parameterized1_57            |     2|
|72    |  t_0              |std_reg_58                            |    33|
|73    |  tmp_int_read0_0  |std_reg_59                            |    33|
|74    |  x0               |std_mem_d1                            |    33|
|75    |  x_int_read0_0    |std_reg_60                            |    65|
|76    |  x_read0_0        |std_reg_61                            |    33|
|77    |  x_sh_read0_0     |std_reg_62                            |    33|
|78    |  y0               |std_mem_d1_63                         |    33|
|79    |  y0_0             |std_reg_64                            |    33|
|80    |  y_sh_read0_0     |std_reg_65                            |    33|
+------+-------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:02:39 . Memory (MB): peak = 2970.637 ; gain = 638.129 ; free physical = 11578 ; free virtual = 47192
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 63 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:02:23 . Memory (MB): peak = 2970.637 ; gain = 473.352 ; free physical = 11611 ; free virtual = 47225
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:02:40 . Memory (MB): peak = 2970.641 ; gain = 638.129 ; free physical = 11611 ; free virtual = 47225
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 462 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3023.527 ; gain = 0.000 ; free physical = 13018 ; free virtual = 48627
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 6 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:03:22 . Memory (MB): peak = 3023.527 ; gain = 1534.328 ; free physical = 13086 ; free virtual = 48695
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3023.527 ; gain = 0.000 ; free physical = 13086 ; free virtual = 48695
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.vXTCh2Y8zN/out/FutilBuild.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 17 16:19:47 2020...
