#ifndef CPUOPCODES_H
#define CPUOPCODES_H

//Definition of the operation code for all of the CPU instructions
enum cpuOpCodes{
    BRK         = 0x00,
    ORA_IX      = 0x01,
    //          = 0x02,
    //          = 0x03,
    //          = 0x04,
    ORA_ZP      = 0x05,
    ASL_ZP      = 0x06,
    //          = 0x07,
    PHP         = 0x08,
    ORA_I       = 0x09,
    ASL_A       = 0x0A,
    //          = 0x0B,
    //          = 0x0C,
    ORA_ABS     = 0x0D,
    ASL_ABS     = 0x0E,
    //          = 0x0F,
    BPL         = 0x10,
    ORA_IY      = 0x11,
    //          = 0x12,
    //          = 0x13,
    //          = 0x14,
    ORA_ZP_X    = 0x15,
    ASL_ZP_X    = 0x16,
    //          = 0x17,
    CLC         = 0x18,
    ORA_ABS_Y   = 0x19,
    //          = 0x1A,
    //          = 0x1B,
    //          = 0x1C,
    ORA_ABS_X   = 0x1D,
    ASL_ABS_X   = 0x1E,
    //          = 0x1F,
    JSR         = 0x20,
    AND_IX      = 0x21,
    //          = 0x22,
    //          = 0x23,
    BIT_ZP      = 0x24,
    AND_ZP      = 0x25,
    ROL_ZP      = 0x26,
    //          = 0x27,
    PLP         = 0x28,
    AND_I       = 0x29,
    ROL_A       = 0x2A,
    //          = 0x2B,
    BIT_ABS     = 0x2C,
    AND_ABS     = 0x2D,
    ROL_ABS     = 0x2E,
    //          = 0x2F,
    BMI         = 0x30,
    AND_IY      = 0x31,
    //          = 0x32,
    //          = 0x33,
    //          = 0x34,
    AND_ZP_X    = 0x35,
    ROL_ZP_X    = 0x36,
    //          = 0x37,
    SEC         = 0x38,
    AND_ABS_Y   = 0x39,
    //          = 0x3A,
    //          = 0x3B,
    //          = 0x3C,
    AND_ABS_X   = 0x3D,
    ROL_ABS_X   = 0x3E,
    //          = 0x3F,
    RTI         = 0x40,
    EOR_IX      = 0x41,
    //          = 0x42,
    //          = 0x43,
    //          = 0x44,
    EOR_ZP      = 0x45,
    LSR_ZP      = 0x46,
    //          = 0x47,
    PHA         = 0x48,
    EOR_I       = 0x49,
    LSR_A       = 0x4A,
    //          = 0x4B,
    JMP_ABS     = 0x4C,
    EOR_ABS     = 0x4D,
    LSR_ABS     = 0x4E,
    //          = 0x4F,
    BVC         = 0x50,
    EOR_IY      = 0x51,
    //          = 0x52,
    //          = 0x53,
    //          = 0x54,
    EOR_ZP_X    = 0x55,
    LSR_ZP_X    = 0x56,
    //          = 0x57,
    CLI         = 0x58,
    EOR_ABS_Y   = 0x59,
    //          = 0x5A,
    //          = 0x5B,
    //          = 0x5C,
    EOR_ABS_X   = 0x5D,
    LSR_ABS_X   = 0x5E,
    //          = 0x5F,
    RTS         = 0x60,
    ADC_IX      = 0x61,
    //          = 0x62,
    //          = 0x63,
    //          = 0x64,
    ADC_ZP      = 0x65,
    ROR_ZP      = 0x66,
    //          = 0x67,
    PLA         = 0x68,
    ADC_I       = 0x69,
    ROR_A       = 0x6A,
    //          = 0x6B,
    JMP_I       = 0x6C,
    ADC_ABS     = 0x6D,
    ROR_ABS     = 0x6E,
    //          = 0x6F,
    BVS         = 0x70,
    ADC_IY      = 0x71,
    //          = 0x72,
    //          = 0x73,
    //          = 0x74,
    ADC_ZP_X    = 0x75,
    ROR_ZP_X    = 0x76,
    //          = 0x77,
    SEI         = 0x78,
    ADC_ABS_Y   = 0x79,
    //          = 0x7A,
    //          = 0x7B,
    //          = 0x7C,
    ADC_ABS_X   = 0x7D,
    ROR_ABS_X   = 0x7E,
    //          = 0x7F,
    //          = 0x80,
    STA_IX      = 0x81,
    //          = 0x82,
    //          = 0x83,
    STY_ZP      = 0x84,
    STA_ZP      = 0x85,
    STX_ZP      = 0x86,
    //          = 0x87,
    DEY         = 0x88,
    //          = 0x89,
    TXA         = 0x8A,
    //          = 0x8B,
    STY_ABS     = 0x8C,
    STA_ABS     = 0x8D,
    STX_ABS     = 0x8E,
    //          = 0x8F,
    BCC         = 0x90,
    STA_IY      = 0x91,
    //          = 0x92,
    //          = 0x93,
    STY_ZP_X    = 0x94,
    STA_ZP_X    = 0x95,
    STX_ZP_Y    = 0x96,
    //          = 0x97,
    TYA         = 0x98,
    STA_ABS_Y   = 0x99,
    TXS         = 0x9A,
    //          = 0x9B,
    //          = 0x9C,
    STA_ABS_X   = 0x9D,
    //          = 0x9E,
    //          = 0x9F,
    LDY_I       = 0xA0,
    LDA_IX      = 0xA1,
    LDX_I       = 0xA2,
    //          = 0xA3,
    LDY_ZP      = 0xA4,
    LDA_ZP      = 0xA5,
    LDX_ZP      = 0xA6,
    //          = 0xA7,
    TAY         = 0xA8,
    LDA_I       = 0xA9,
    TAX         = 0xAA,
    //          = 0xAB,
    LDY_ABS     = 0xAC,
    LDA_ABS     = 0xAD,
    LDX_ABS     = 0xAE,
    //          = 0xAF,
    BCS         = 0xB0,
    LDA_IY      = 0xB1,
    //          = 0xB2,
    //          = 0xB3,
    LDY_ZP_X    = 0xB4,
    LDA_ZP_X    = 0xB5,
    LDX_ZP_Y    = 0xB6,
    //          = 0xB7,
    CLV         = 0xB8,
    LDA_ABS_Y   = 0xB9,
    TSX         = 0xBA,
    //          = 0xBB,
    LDY_ABS_X   = 0xBC,
    LDA_ABS_X   = 0xBD,
    LDX_ABS_Y   = 0xBE,
    //          = 0xBF,
    CPY_I       = 0xC0,
    CMP_IX      = 0xC1,
    //          = 0xC2,
    //          = 0xC3,
    CPY_ZP      = 0xC4,
    CMP_ZP      = 0xC5,
    DEC_ZP      = 0xC6,
    //          = 0xC7,
    INY         = 0xC8,
    CMP_I       = 0xC9,
    DEX         = 0xCA,
    //          = 0xCB,
    CPY_ABS     = 0xCC,
    CMP_ABS     = 0xCD,
    DEC_ABS     = 0xCE,
    //          = 0xCF,
    BNE         = 0xD0,
    CMP_IY      = 0xD1,
    //          = 0xD2,
    //          = 0xD3,
    //          = 0xD4,
    CMP_ZP_X    = 0xD5,
    DEC_ZP_X    = 0xD6,
    //          = 0xD7,
    CLD         = 0xD8,
    CMP_ABS_Y   = 0xD9,
    //          = 0xDA,
    //          = 0xDB,
    //          = 0xDC,
    CMP_ABS_X   = 0xDD,
    DEC_ABS_X   = 0xDE,
    //          = 0xDF,
    CPX_I       = 0xE0,
    SBC_IX      = 0xE1,
    //          = 0xE2,
    //          = 0xE3,
    CPX_ZP      = 0xE4,
    SBC_ZP      = 0xE5,
    INC_ZP      = 0xE6,
    //          = 0xE7,
    INX         = 0xE8,
    SBC_I       = 0xE9,
    NOP         = 0xEA,
    //          = 0xEB,
    CPX_ABS     = 0xEC,
    SBC_ABS     = 0xED,
    INC_ABS     = 0xEE,
    //          = 0xEF,
    BEQ         = 0xF0,
    SBC_IY      = 0xF1,
    //          = 0xF2,
    //          = 0xF3,
    //          = 0xF4,
    SBC_ZP_X    = 0xF5,
    INC_ZP_X    = 0xF6,
    //          = 0xF7,
    SED         = 0xF8,
    SBC_ABS_Y   = 0xF9,
    //          = 0xFA,
    //          = 0xFB,
    //          = 0xFC,
    SBC_ABS_X   = 0xFD,
    INC_ABS_X   = 0xFE
    //          = 0xFF
};

#endif // CPUOPCODES_H
