In #100daysofrtl, I'll be focusing on improving my Digital Electronics skills, covering VERILOG and System VERILOG codes.

This is my list of 100 days of RTL coding.

Day 1:- Basic Logic Gates,
Day 2:- Half Adder,
Day 3:- 4x1 Multiplexer,
Day 4:- 3 to 8 Decoder
Day 5:- Priority Encoder
Day 6:- JK FlipFlop
Day 7:- PISO Shift Register
Day 8:- SISO Shift Register
Day 9:- ALU
Day 10:- BCD to Seven Segment
Day 11:- BCD Adder
Day 12:- Carry Select Adder
Day 13:- Adder Subtractor
Day 14:- D Flip-flop with Asynchronous Reset
Day 15:- Single Port RAM
Day 16:- Dual Port RAM
Day 17:- Single Address ROM
Day 18:- Sequence Detector
Day 19:- Mealy Sequence Detector
Day 20:- SRAM
Day 21:- Parity Generator
Day 22:- Restoring Division Algorithm
Day 23:- Binary to Gray
Day 24:- Gray to Binary
Day 25:- BCD to Binary
Day 26:- BCD to Excess-3
Day 27:- Pseudo bit random sequence
Day 28:- Linear Feedback Shift Register
Day 29:- Ring Counter
Day 30:- Gray Counter
Day 31:- Clock Divide by 3
Day 32:- 32x1 MUX using 4x1 MUX
Day 33:- Square Generator
Day 34:- Cube Generator
Day 35:- Digital Clock
Day 36:- Barrel Shifter
Day 37:- LIFO
Day 38:- Vedic Multiplier
Day 39:- Fixed Priority Arbiter
Day 40:- Round Robin Arbiter
Day 41:- 4 bit full adder with carry lookahead adder
Day 42:- Adder cum subtractor
Day 43:- Traffic light controller
Day 44:- Mealy Sequence Detector
