Classic Timing Analyzer report for skeleton
Sat Apr 27 04:09:39 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clock'
  6. Clock Hold: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                 ; To                                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.008 ns                         ; keyboard_in[3]                                       ; input_ctrl:input_control|check[0]                    ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 33.631 ns                        ; led_ctrl:output_control|assert_signal:assert2|output ; led_14[2]                                            ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -3.266 ns                        ; keyboard_in[0]                                       ; input_ctrl:input_control|check[0]                    ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 9.89 MHz ( period = 101.136 ns ) ; reg_32:IRlatch_DX|dflipflop:\G1:25:d|output          ; reg_32:PC_set_val|dflipflop:\G1:7:d|output           ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output            ; led_ctrl:output_control|assert_signal:assert4|output ; clock      ; clock    ; 10000        ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                      ;                                                      ;            ;          ; 10000        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; reset           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                             ; To                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 9.89 MHz ( period = 101.136 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:25:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 50.487 ns               ;
; N/A                                     ; 9.89 MHz ( period = 101.136 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:25:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 50.487 ns               ;
; N/A                                     ; 9.89 MHz ( period = 101.134 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:25:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 50.486 ns               ;
; N/A                                     ; 9.89 MHz ( period = 101.134 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:25:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 50.486 ns               ;
; N/A                                     ; 9.89 MHz ( period = 101.126 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:25:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 50.482 ns               ;
; N/A                                     ; 9.89 MHz ( period = 101.124 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:25:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 50.481 ns               ;
; N/A                                     ; 9.89 MHz ( period = 101.122 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:25:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 50.480 ns               ;
; N/A                                     ; 9.89 MHz ( period = 101.120 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:25:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 50.479 ns               ;
; N/A                                     ; 9.89 MHz ( period = 101.120 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:25:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 50.479 ns               ;
; N/A                                     ; 9.89 MHz ( period = 101.102 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:25:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 50.474 ns               ;
; N/A                                     ; 9.89 MHz ( period = 101.100 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:25:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 50.473 ns               ;
; N/A                                     ; 9.96 MHz ( period = 100.416 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 50.113 ns               ;
; N/A                                     ; 9.96 MHz ( period = 100.416 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 50.113 ns               ;
; N/A                                     ; 9.96 MHz ( period = 100.414 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 50.112 ns               ;
; N/A                                     ; 9.96 MHz ( period = 100.414 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 50.112 ns               ;
; N/A                                     ; 9.96 MHz ( period = 100.406 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 50.108 ns               ;
; N/A                                     ; 9.96 MHz ( period = 100.404 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 50.107 ns               ;
; N/A                                     ; 9.96 MHz ( period = 100.402 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 50.106 ns               ;
; N/A                                     ; 9.96 MHz ( period = 100.400 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 50.105 ns               ;
; N/A                                     ; 9.96 MHz ( period = 100.400 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 50.105 ns               ;
; N/A                                     ; 9.96 MHz ( period = 100.382 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 50.100 ns               ;
; N/A                                     ; 9.96 MHz ( period = 100.380 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 50.099 ns               ;
; N/A                                     ; 9.98 MHz ( period = 100.176 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.993 ns               ;
; N/A                                     ; 9.98 MHz ( period = 100.176 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.993 ns               ;
; N/A                                     ; 9.98 MHz ( period = 100.174 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.992 ns               ;
; N/A                                     ; 9.98 MHz ( period = 100.174 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 49.992 ns               ;
; N/A                                     ; 9.98 MHz ( period = 100.166 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.988 ns               ;
; N/A                                     ; 9.98 MHz ( period = 100.164 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 49.987 ns               ;
; N/A                                     ; 9.98 MHz ( period = 100.162 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.986 ns               ;
; N/A                                     ; 9.98 MHz ( period = 100.160 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.985 ns               ;
; N/A                                     ; 9.98 MHz ( period = 100.160 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.985 ns               ;
; N/A                                     ; 9.99 MHz ( period = 100.142 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.980 ns               ;
; N/A                                     ; 9.99 MHz ( period = 100.140 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.979 ns               ;
; N/A                                     ; 10.02 MHz ( period = 99.774 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.792 ns               ;
; N/A                                     ; 10.02 MHz ( period = 99.774 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.792 ns               ;
; N/A                                     ; 10.02 MHz ( period = 99.772 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.791 ns               ;
; N/A                                     ; 10.02 MHz ( period = 99.772 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 49.791 ns               ;
; N/A                                     ; 10.02 MHz ( period = 99.764 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.787 ns               ;
; N/A                                     ; 10.02 MHz ( period = 99.762 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 49.786 ns               ;
; N/A                                     ; 10.02 MHz ( period = 99.760 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.785 ns               ;
; N/A                                     ; 10.02 MHz ( period = 99.758 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.784 ns               ;
; N/A                                     ; 10.02 MHz ( period = 99.758 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.784 ns               ;
; N/A                                     ; 10.03 MHz ( period = 99.740 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.779 ns               ;
; N/A                                     ; 10.03 MHz ( period = 99.738 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.778 ns               ;
; N/A                                     ; 10.04 MHz ( period = 99.614 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.712 ns               ;
; N/A                                     ; 10.04 MHz ( period = 99.614 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.712 ns               ;
; N/A                                     ; 10.04 MHz ( period = 99.612 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.711 ns               ;
; N/A                                     ; 10.04 MHz ( period = 99.612 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 49.711 ns               ;
; N/A                                     ; 10.04 MHz ( period = 99.604 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.707 ns               ;
; N/A                                     ; 10.04 MHz ( period = 99.602 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 49.706 ns               ;
; N/A                                     ; 10.04 MHz ( period = 99.600 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.705 ns               ;
; N/A                                     ; 10.04 MHz ( period = 99.598 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.704 ns               ;
; N/A                                     ; 10.04 MHz ( period = 99.598 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.704 ns               ;
; N/A                                     ; 10.04 MHz ( period = 99.580 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.699 ns               ;
; N/A                                     ; 10.04 MHz ( period = 99.578 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.698 ns               ;
; N/A                                     ; 10.05 MHz ( period = 99.512 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:25:d|output                                                                      ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 49.791 ns               ;
; N/A                                     ; 10.09 MHz ( period = 99.060 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:25:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:0:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.381 ns               ;
; N/A                                     ; 10.12 MHz ( period = 98.792 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                      ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 49.417 ns               ;
; N/A                                     ; 10.15 MHz ( period = 98.552 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                      ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 49.297 ns               ;
; N/A                                     ; 10.16 MHz ( period = 98.382 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.096 ns               ;
; N/A                                     ; 10.16 MHz ( period = 98.382 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.096 ns               ;
; N/A                                     ; 10.16 MHz ( period = 98.380 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.095 ns               ;
; N/A                                     ; 10.16 MHz ( period = 98.380 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 49.095 ns               ;
; N/A                                     ; 10.17 MHz ( period = 98.372 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.091 ns               ;
; N/A                                     ; 10.17 MHz ( period = 98.370 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 49.090 ns               ;
; N/A                                     ; 10.17 MHz ( period = 98.368 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.089 ns               ;
; N/A                                     ; 10.17 MHz ( period = 98.366 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.088 ns               ;
; N/A                                     ; 10.17 MHz ( period = 98.366 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.088 ns               ;
; N/A                                     ; 10.17 MHz ( period = 98.348 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.083 ns               ;
; N/A                                     ; 10.17 MHz ( period = 98.346 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.082 ns               ;
; N/A                                     ; 10.17 MHz ( period = 98.340 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:0:d|output  ; clock      ; clock    ; None                        ; None                      ; 49.007 ns               ;
; N/A                                     ; 10.19 MHz ( period = 98.150 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                      ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 49.096 ns               ;
; N/A                                     ; 10.19 MHz ( period = 98.100 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:0:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.887 ns               ;
; N/A                                     ; 10.20 MHz ( period = 98.034 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.936 ns               ;
; N/A                                     ; 10.20 MHz ( period = 98.034 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.936 ns               ;
; N/A                                     ; 10.20 MHz ( period = 98.032 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.935 ns               ;
; N/A                                     ; 10.20 MHz ( period = 98.032 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 48.935 ns               ;
; N/A                                     ; 10.20 MHz ( period = 98.024 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.931 ns               ;
; N/A                                     ; 10.20 MHz ( period = 98.022 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 48.930 ns               ;
; N/A                                     ; 10.20 MHz ( period = 98.020 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.929 ns               ;
; N/A                                     ; 10.20 MHz ( period = 98.018 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.928 ns               ;
; N/A                                     ; 10.20 MHz ( period = 98.018 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.928 ns               ;
; N/A                                     ; 10.20 MHz ( period = 98.000 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.923 ns               ;
; N/A                                     ; 10.20 MHz ( period = 97.998 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                      ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 48.922 ns               ;
; N/A                                     ; 10.21 MHz ( period = 97.990 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                      ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 49.016 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.798 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.896 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.796 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 47.895 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.788 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.891 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.788 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.891 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.788 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.891 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.788 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.891 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.788 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.891 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.788 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.891 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.788 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.891 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.788 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.891 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.788 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.891 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.788 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.891 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.788 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.891 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.788 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.891 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.788 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.891 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.786 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 47.890 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.786 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 47.890 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.786 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 47.890 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.786 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 47.890 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.786 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 47.890 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.786 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 47.890 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.786 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 47.890 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.786 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 47.890 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.786 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 47.890 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.786 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 47.890 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.786 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 47.890 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.786 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 47.890 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.786 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 47.890 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.784 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.889 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.784 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.889 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.784 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.889 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.784 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.889 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.784 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.889 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.784 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.889 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.784 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.889 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.784 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.889 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.784 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.889 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.784 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.889 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.784 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.889 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.784 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.889 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.784 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.889 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg11 ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg        ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg0  ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg1  ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg2  ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg3  ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg4  ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg5  ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg6  ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg7  ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg8  ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg9  ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; N/A                                     ; 10.23 MHz ( period = 97.782 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg10 ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 47.888 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                  ;                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                               ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 3.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 3.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 3.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 4.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 4.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 4.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 4.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 4.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 4.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 4.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 5.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 4.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 5.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 5.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 5.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert14|output ; clock      ; clock    ; None                       ; None                       ; 5.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 5.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 5.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 5.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:4:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 5.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 5.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 5.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 5.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 5.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 5.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 5.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg0  ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 5.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg1  ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 5.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg2  ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 5.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg3  ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 5.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg4  ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 5.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg5  ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 5.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg6  ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 5.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg7  ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 5.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg8  ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 5.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg9  ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 5.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg10 ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 5.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg11 ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 5.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 5.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 5.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert10|output ; clock      ; clock    ; None                       ; None                       ; 5.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 5.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 5.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:4:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 5.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg0  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg1  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg2  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg3  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg4  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg5  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg6  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg7  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg8  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg9  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg10 ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg11 ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 6.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:23:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.353 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:1:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:23:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 6.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:7:d|output                                                                         ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:3:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:7:d|output                                                                         ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 6.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:1:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:3:d|output                                                                         ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:4:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:3:d|output                                                                         ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:22:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:4:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:3:d|output                                                                         ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 6.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:23:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg0  ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg1  ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg2  ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg3  ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg4  ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg5  ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg6  ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg7  ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg8  ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg9  ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg10 ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg11 ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:3:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:7:d|output                                                                         ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:25:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:24:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:4:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:27:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert14|output ; clock      ; clock    ; None                       ; None                       ; 6.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:23:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:27:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 6.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:7:d|output                                                                         ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 6.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:3:d|output                                                                         ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:4:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 6.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 6.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:1:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Alatch_DX|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:4:d|output                                                                         ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:4:d|output                                                                         ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert14|output ; clock      ; clock    ; None                       ; None                       ; 7.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg0  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg1  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg2  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg3  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg4  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg5  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg6  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg7  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg8  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg9  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg10 ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg11 ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:1:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 7.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:22:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:27:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:4:d|output                                                                         ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 6.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:3:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:3:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 6.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:4:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 7.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:22:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 6.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 7.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:26:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:24:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:4:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:1:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 7.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:26:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 7.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:27:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:26:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 6.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:24:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 6.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:1:dffcomp|output                                       ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 7.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:4:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:26:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 7.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:4:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:23:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 7.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_MW|dflipflop:\G1:25:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 7.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 7.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 6.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:4:d|output                                                                         ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:25:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:0:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 7.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:22:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 7.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:7:d|output                                                                         ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 7.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 7.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:29:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 7.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Alatch_DX|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 7.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:2:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 7.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:25:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 6.958 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:4:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_XM|dflipflop:\G1:26:d|output                                                                        ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_XM|dflipflop:\G1:4:d|output                                                                          ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 6.976 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                                ;                                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------+
; tsu                                                                                               ;
+-------+--------------+------------+----------------+-----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To                                ; To Clock ;
+-------+--------------+------------+----------------+-----------------------------------+----------+
; N/A   ; None         ; 5.008 ns   ; keyboard_in[3] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 4.001 ns   ; keyboard_in[2] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 3.949 ns   ; keyboard_in[1] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 3.514 ns   ; keyboard_in[0] ; input_ctrl:input_control|check[0] ; clock    ;
+-------+--------------+------------+----------------+-----------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                 ;
+-------+--------------+------------+-------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                  ; To         ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------+------------+------------+
; N/A   ; None         ; 33.631 ns  ; led_ctrl:output_control|assert_signal:assert2|output  ; led_14[2]  ; clock      ;
; N/A   ; None         ; 33.425 ns  ; led_ctrl:output_control|assert_signal:assert3|output  ; led_14[3]  ; clock      ;
; N/A   ; None         ; 33.238 ns  ; led_ctrl:output_control|assert_signal:assert6|output  ; led_14[6]  ; clock      ;
; N/A   ; None         ; 33.152 ns  ; led_ctrl:output_control|assert_signal:assert4|output  ; led_14[4]  ; clock      ;
; N/A   ; None         ; 33.135 ns  ; led_ctrl:output_control|assert_signal:assert1|output  ; led_14[1]  ; clock      ;
; N/A   ; None         ; 32.998 ns  ; led_ctrl:output_control|assert_signal:assert10|output ; led_14[10] ; clock      ;
; N/A   ; None         ; 32.713 ns  ; led_ctrl:output_control|assert_signal:assert8|output  ; led_14[8]  ; clock      ;
; N/A   ; None         ; 32.646 ns  ; led_ctrl:output_control|assert_signal:assert14|output ; led_14[14] ; clock      ;
; N/A   ; None         ; 32.628 ns  ; led_ctrl:output_control|assert_signal:assert5|output  ; led_14[5]  ; clock      ;
; N/A   ; None         ; 32.542 ns  ; led_ctrl:output_control|assert_signal:assert12|output ; led_14[12] ; clock      ;
; N/A   ; None         ; 32.511 ns  ; led_ctrl:output_control|assert_signal:assert9|output  ; led_14[9]  ; clock      ;
; N/A   ; None         ; 32.494 ns  ; led_ctrl:output_control|assert_signal:assert7|output  ; led_14[7]  ; clock      ;
; N/A   ; None         ; 32.478 ns  ; led_ctrl:output_control|assert_signal:assert13|output ; led_14[13] ; clock      ;
; N/A   ; None         ; 32.410 ns  ; led_ctrl:output_control|assert_signal:assert11|output ; led_14[11] ; clock      ;
+-------+--------------+------------+-------------------------------------------------------+------------+------------+


+---------------------------------------------------------------------------------------------------------+
; th                                                                                                      ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From           ; To                                ; To Clock ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+
; N/A           ; None        ; -3.266 ns ; keyboard_in[0] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -3.701 ns ; keyboard_in[1] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -3.753 ns ; keyboard_in[2] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -4.760 ns ; keyboard_in[3] ; input_ctrl:input_control|check[0] ; clock    ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Apr 27 04:09:34 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
    Info: Assuming node "reset" is an undefined clock
Warning: Found 1396 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "led_ctrl:output_control|comb~73" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~69" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~68" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~74" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~67" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~66" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~65" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~64" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~72" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~71" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~63" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~62" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~70" as buffer
    Info: Detected gated clock "ctrl_out_fd" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:24:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:19:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:27:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:25:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:17:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:15:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:23:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:22:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:21:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:18:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:29:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:28:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:26:d|output" as buffer
    Info: Detected gated clock "alu_a_in~42" as buffer
    Info: Detected gated clock "alu_a_in~48" as buffer
    Info: Detected gated clock "alu_a_in~50" as buffer
    Info: Detected gated clock "alu_a_in~68" as buffer
    Info: Detected gated clock "alu_a_in~72" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:9:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:8:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:7:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:16:d|output" as buffer
    Info: Detected gated clock "alu_a_in~58" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:14:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:11:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:13:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:12:d|output" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:10:d|output" as buffer
    Info: Detected gated clock "alu_a_in~54" as buffer
    Info: Detected gated clock "alu_a_in~18" as buffer
    Info: Detected gated clock "alu_a_in~60" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:20:d|output" as buffer
    Info: Detected gated clock "alu_a_in~32" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:30:d|output" as buffer
    Info: Detected gated clock "alu_a_in~64" as buffer
    Info: Detected gated clock "alu_a_in~38" as buffer
    Info: Detected gated clock "alu_a_in~26" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "alu_a_in~43" as buffer
    Info: Detected gated clock "alu_a_in~49" as buffer
    Info: Detected gated clock "alu_a_in~51" as buffer
    Info: Detected gated clock "alu_a_in~69" as buffer
    Info: Detected gated clock "alu_a_in~73" as buffer
    Info: Detected gated clock "alu_a_in~1" as buffer
    Info: Detected gated clock "alu_a_in~2" as buffer
    Info: Detected gated clock "ctrl_I_instr~0" as buffer
    Info: Detected gated clock "alu_b_in~26" as buffer
    Info: Detected gated clock "ctrl_R_dx~0" as buffer
    Info: Detected gated clock "ctrl_R_dx~2" as buffer
    Info: Detected gated clock "ctrl_R_dx~1" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~30" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~32" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~105" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~104" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~28" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~36" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~34" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~40" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~38" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~62" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~64" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~66" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~68" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~58" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~60" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~125" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~124" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~56" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:1:d|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~48" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~50" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~52" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~54" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~115" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~114" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~42" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~46" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~44" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~0" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~85" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~84" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~4" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~2" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~8" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~6" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~12" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~10" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~18" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~16" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~14" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~94" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~95" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~22" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~20" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~26" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~24" as buffer
    Info: Detected gated clock "alu_a_in~70" as buffer
    Info: Detected gated clock "alu_a_in~44" as buffer
    Info: Detected gated clock "alu_a_in~56" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:6:d|output" as buffer
    Info: Detected gated clock "alu_a_in~46" as buffer
    Info: Detected gated clock "alu_a_in~59" as buffer
    Info: Detected gated clock "alu_a_in~24" as buffer
    Info: Detected gated clock "alu_a_in~52" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[18]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[16]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[20]" as buffer
    Info: Detected gated clock "alu_a_in~66" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[19]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[17]" as buffer
    Info: Detected gated clock "alu_a_in~40" as buffer
    Info: Detected gated clock "alu_a_in~28" as buffer
    Info: Detected gated clock "alu_a_in~55" as buffer
    Info: Detected gated clock "alu_a_in~19" as buffer
    Info: Detected gated clock "alu_a_in~61" as buffer
    Info: Detected gated clock "alu_a_in~34" as buffer
    Info: Detected gated clock "alu_a_in~33" as buffer
    Info: Detected gated clock "alu_a_in~22" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:31:d|output" as buffer
    Info: Detected gated clock "alu_a_in~65" as buffer
    Info: Detected gated clock "alu_a_in~39" as buffer
    Info: Detected gated clock "alu_a_in~27" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~78" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~76" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~80" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~82" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~134" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~135" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~70" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~74" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~72" as buffer
    Info: Detected gated clock "alu_a_in[24]" as buffer
    Info: Detected gated clock "alu_a_in[19]" as buffer
    Info: Detected gated clock "alu_a_in[27]" as buffer
    Info: Detected gated clock "alu_a_in[25]" as buffer
    Info: Detected gated clock "alu_a_in[17]" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:19:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:20:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:17:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:18:d|output" as buffer
    Info: Detected gated clock "alu_a_in~3" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:0:d|output" as buffer
    Info: Detected gated clock "ctrl_I_instr" as buffer
    Info: Detected gated clock "alu_b_in~25" as buffer
    Info: Detected gated clock "alu_b_in~28" as buffer
    Info: Detected gated clock "ctrl_R_dx~3" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:12:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:15:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:14:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:13:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~31" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~33" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~106" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~29" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~37" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~35" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~41" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~39" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:5:d|output" as buffer
    Info: Detected gated clock "alu_b_in~50" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~63" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~65" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~67" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~69" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~59" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~61" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~126" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~57" as buffer
    Info: Detected gated clock "alu_b_in~41" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:1:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~49" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~51" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~53" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~55" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~116" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~43" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~47" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~45" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:2:d|output" as buffer
    Info: Detected gated clock "alu_b_in~38" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~1" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~86" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~5" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~3" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~9" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~7" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~13" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~11" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:3:d|output" as buffer
    Info: Detected gated clock "alu_b_in~24" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "alu_b_in~47" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:4:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~19" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~17" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~15" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~96" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~23" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~21" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~27" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~25" as buffer
    Info: Detected gated clock "alu_a_in~71" as buffer
    Info: Detected gated clock "alu_a_in~45" as buffer
    Info: Detected gated clock "alu_a_in~57" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[8]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[10]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[9]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[11]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_8bit:ls8|data_result[0]~29" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_8bit:ls8|data_result[4]~30" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_8bit:ls8|data_result[1]~31" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_8bit:ls8|data_result[5]~32" as buffer
    Info: Detected gated clock "alu_a_in~20" as buffer
    Info: Detected gated clock "alu_a_in~47" as buffer
    Info: Detected gated clock "alu_a_in[15]" as buffer
    Info: Detected gated clock "alu_a_in~25" as buffer
    Info: Detected gated clock "alu_a_in~53" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[12]" as buffer
    Info: Detected gated clock "alu_a_in~67" as buffer
    Info: Detected gated clock "alu_a_in~41" as buffer
    Info: Detected gated clock "alu_a_in~29" as buffer
    Info: Detected gated clock "alu_a_in[23]" as buffer
    Info: Detected gated clock "alu_a_in[22]" as buffer
    Info: Detected gated clock "alu_a_in[21]" as buffer
    Info: Detected gated clock "alu_a_in~35" as buffer
    Info: Detected gated clock "alu_a_in[18]" as buffer
    Info: Detected gated clock "alu_a_in~23" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:16:d|output" as buffer
    Info: Detected gated clock "alu_a_in~30" as buffer
    Info: Detected gated clock "alu_a_in[29]" as buffer
    Info: Detected gated clock "alu_a_in[28]" as buffer
    Info: Detected gated clock "alu_a_in[26]" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~79" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~77" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~81" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~83" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~136" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~71" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~75" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~73" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[12]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[4]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[0]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[8]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[14]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[6]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[10]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[2]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[15]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[7]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[11]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[9]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[1]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[5]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_16bit:rs16|data_result[13]" as buffer
    Info: Detected gated clock "alu_a_in~7" as buffer
    Info: Detected gated clock "alu_a_in~6" as buffer
    Info: Detected gated clock "alu_a_in~4" as buffer
    Info: Detected ripple clock "reg_32:Alatch_DX|dflipflop:\G1:0:d|output" as buffer
    Info: Detected gated clock "alu_b_in~33" as buffer
    Info: Detected gated clock "alu_b_in~44" as buffer
    Info: Detected gated clock "alu_b_in~29" as buffer
    Info: Detected gated clock "ctrl_R_mw~0" as buffer
    Info: Detected gated clock "alu_b_in~27" as buffer
    Info: Detected gated clock "alu_b_in~32" as buffer
    Info: Detected gated clock "ctrl_R_dx~6" as buffer
    Info: Detected gated clock "ctrl_R_dx~4" as buffer
    Info: Detected gated clock "ctrl_R_dx~5" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~108" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~107" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~110" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~111" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:5:firstrow|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|opB_buffer[4]" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:4:G1:G3:halfadder1|sum~0" as buffer
    Info: Detected gated clock "alu_a_in~62" as buffer
    Info: Detected gated clock "alu_b_in~51" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~130" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~131" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~128" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~127" as buffer
    Info: Detected gated clock "alu_b_in~42" as buffer
    Info: Detected gated clock "alu_a_in~14" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~120" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~121" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~117" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~118" as buffer
    Info: Detected gated clock "alu_a_in~12" as buffer
    Info: Detected gated clock "alu_b_in~39" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~87" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~88" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~90" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~91" as buffer
    Info: Detected gated clock "alu_a_in~5" as buffer
    Info: Detected gated clock "alu_b_in~30" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_4bit:ls4|data_result[0]~42" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "alu_b_in~48" as buffer
    Info: Detected gated clock "alu_a_in~36" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:3:firstrow|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:3:firstrow|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:4:firstrow|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[4]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[5]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_4bit:ls4|data_result[1]~44" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_4bit:ls4|data_result[2]~43" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~98" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~97" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~100" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~101" as buffer
    Info: Detected gated clock "alu_a_in[9]" as buffer
    Info: Detected gated clock "alu_a_in[8]" as buffer
    Info: Detected gated clock "alu_a_in[7]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[8]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[6]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[7]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_4bit:ls4|data_result[4]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_8bit:ls8|data_result[1]~8" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_4bit:ls4|data_result[3]~45" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_4bit:ls4|data_result[5]" as buffer
    Info: Detected gated clock "alu_a_in~21" as buffer
    Info: Detected gated clock "alu_a_in[16]" as buffer
    Info: Detected gated clock "alu_a_in[14]" as buffer
    Info: Detected gated clock "alu_a_in[11]" as buffer
    Info: Detected gated clock "alu_a_in[13]" as buffer
    Info: Detected gated clock "alu_a_in[12]" as buffer
    Info: Detected gated clock "alu_a_in[10]" as buffer
    Info: Detected gated clock "alu_a_in[20]" as buffer
    Info: Detected gated clock "alu_a_in[30]" as buffer
    Info: Detected gated clock "alu_a_in~31" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:24:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:24:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a24~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[24]" as buffer
    Info: Detected ripple clock "reg_32:Blatch_DX|dflipflop:\G1:0:d|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_MW|dflipflop:\G1:23:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_MW|dflipflop:\G1:25:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_MW|dflipflop:\G1:24:d|output" as buffer
    Info: Detected gated clock "regFile_rA~3" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~140" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~141" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~137" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~138" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[4]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[0]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[6]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[2]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[7]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[1]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_8bit:rs8|data_result[5]" as buffer
    Info: Detected gated clock "alu_a_in~8" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:21:d|output" as buffer
    Info: Detected gated clock "alu_a_in~16" as buffer
    Info: Detected gated clock "alu_a_in~9" as buffer
    Info: Detected gated clock "alu_b_in~34" as buffer
    Info: Detected gated clock "alu_b_in~45" as buffer
    Info: Detected gated clock "regFile_rA~4" as buffer
    Info: Detected gated clock "alu_b_in~36" as buffer
    Info: Detected gated clock "alu_b_in~31" as buffer
    Info: Detected gated clock "ctrl_R_dx~7" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~109" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~112" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:3:G1:G3:halfadder1|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:4:G2:halfadder3|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:2:G2:halfadder3|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:4:G1:G3:halfadder1|sum" as buffer
    Info: Detected gated clock "alu_a_in~63" as buffer
    Info: Detected gated clock "alu_b_in~52" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:Blatch_DX|dflipflop:\G1:5:d|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:Blatch_DX|dflipflop:\G1:1:d|output" as buffer
    Info: Detected ripple clock "reg_32:Blatch_DX|dflipflop:\G1:2:d|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~132" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~129" as buffer
    Info: Detected gated clock "alu_b_in~43" as buffer
    Info: Detected gated clock "alu_a_in~15" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[0]~1" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~122" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~119" as buffer
    Info: Detected gated clock "alu_a_in~13" as buffer
    Info: Detected gated clock "alu_b_in~40" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[1]~0" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[2]" as buffer
    Info: Detected ripple clock "reg_32:Blatch_DX|dflipflop:\G1:3:d|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~89" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~92" as buffer
    Info: Detected gated clock "alu_a_in~10" as buffer
    Info: Detected gated clock "alu_b_in~35" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[2]" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:Blatch_DX|dflipflop:\G1:4:d|output" as buffer
    Info: Detected gated clock "alu_b_in~49" as buffer
    Info: Detected gated clock "alu_a_in~37" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:5:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:6:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:0:firstrow|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:2:firstrow|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:1:firstrow|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:3:G1:G3:halfadder1|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:2:G1:G3:halfadder1|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[4]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[5]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[4]" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~99" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~102" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[6]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[5]" as buffer
    Info: Detected gated clock "alu_a_in[6]" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[10]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:10:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:23:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a23~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[23]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:23:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:22:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:22:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a22~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[22]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:21:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:21:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a21~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[21]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:20:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a20~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[20]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:20:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:19:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:19:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a19~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[19]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:18:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:18:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a18~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[18]" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_MW|dflipflop:\G1:22:d|output" as buffer
    Info: Detected gated clock "alu_a_in[31]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:28:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:28:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a28~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[28]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:25:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a25~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[25]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:25:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:27:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:27:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a27~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[27]" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[26]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:26:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:26:d|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_MW|dflipflop:\G1:31:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_MW|dflipflop:\G1:29:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_MW|dflipflop:\G1:30:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_XM|dflipflop:\G1:24:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_XM|dflipflop:\G1:25:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_XM|dflipflop:\G1:27:d|output" as buffer
    Info: Detected gated clock "regFile_rA~6" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_MW|dflipflop:\G1:26:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~142" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~139" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:11:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:10:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:9:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[0]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[2]" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:8:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_4bit:rs4|data_result[1]" as buffer
    Info: Detected gated clock "alu_a_in~11" as buffer
    Info: Detected gated clock "alu_a_in~17" as buffer
    Info: Detected gated clock "alu_b_in~46" as buffer
    Info: Detected gated clock "alu_b_in~37" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~9" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~113" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_1bit:ls1|data_result[5]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_1bit:rs1|data_result[5]" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:1:G2:halfadder3|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:0:G2:halfadder3|carryout" as buffer
    Info: Detected gated clock "alu_a_in[5]" as buffer
    Info: Detected gated clock "alu_b_in[5]" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~133" as buffer
    Info: Detected gated clock "alu_b_in[1]" as buffer
    Info: Detected gated clock "alu_a_in[1]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_1bit:rs1|data_result[1]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_1bit:ls1|data_result[1]" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF1:1:firstrow|sum" as buffer
    Info: Detected gated clock "alu_op[0]~0" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~123" as buffer
    Info: Detected gated clock "alu_a_in[2]" as buffer
    Info: Detected gated clock "alu_b_in[2]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_1bit:ls1|data_result[2]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_1bit:rs1|data_result[2]" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~93" as buffer
    Info: Detected gated clock "alu_a_in[3]" as buffer
    Info: Detected gated clock "alu_b_in[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_1bit:rs1|data_result[3]" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_1bit:ls1|data_result[3]" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "alu_b_in[4]" as buffer
    Info: Detected gated clock "alu_a_in[4]" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~13" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:3:d|output" as buffer
    Info: Detected gated clock "Equal0~1" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:4:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~8" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:0:G2:halfadder3|carryout" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:1:G2:halfadder3|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:1:G2:halfadder3|sum" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_1bit:rs1|data_result[4]" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~14" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_1bit:ls1|data_result[4]" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~103" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a9~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[9]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:9:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:8:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[8]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:7:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[7]" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a6~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[6]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:6:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:17:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a17~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[17]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:17:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:16:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:16:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[16]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:15:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[15]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:15:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[14]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:14:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:14:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:11:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a11~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[11]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:13:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[13]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:13:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[12]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:12:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:12:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[30]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:30:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:30:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:29:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a29~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[29]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:29:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_XM|dflipflop:\G1:31:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_XM|dflipflop:\G1:29:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_XM|dflipflop:\G1:28:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_XM|dflipflop:\G1:30:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_XM|dflipflop:\G1:23:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_XM|dflipflop:\G1:22:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_XM|dflipflop:\G1:26:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:11:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:10:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:9:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:8:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:7:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:6:d|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "ctrl_lw_mw~0" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_MW|dflipflop:\G1:27:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_MW|dflipflop:\G1:28:d|output" as buffer
    Info: Detected gated clock "addr_eq:rsFD_eq_rdXM|equal~0" as buffer
    Info: Detected gated clock "regFile_rA~10" as buffer
    Info: Detected gated clock "regFile_rA~9" as buffer
    Info: Detected gated clock "regFile_rA~11" as buffer
    Info: Detected gated clock "regFile_rA~7" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~143" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[0]~21" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[0]~22" as buffer
    Info: Detected gated clock "alu:alu_compo|ls_32bit:leftshift|ls_2bit:ls2|data_result[1]~2" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[0]" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:7:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_2bit:rs2|data_result[1]" as buffer
    Info: Detected gated clock "alu_a_in[0]" as buffer
    Info: Detected gated clock "alu_b_in[0]" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~12" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~11" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:2:d|output" as buffer
    Info: Detected gated clock "Equal0~0" as buffer
    Info: Detected gated clock "regFile_rA~17" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[5]~11" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[5]~10" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[5]~12" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:5:d|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:5:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[5]" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:1:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a1~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[1]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:2:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a2~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[2]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:1:d|output" as buffer
    Info: Detected gated clock "regFile_rA~21" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[1]~19" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[1]~18" as buffer
    Info: Detected gated clock "alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:0:G2:halfadder3|sum" as buffer
    Info: Detected gated clock "regFile_rA~19" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:2:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[2]~16" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[2]~15" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[2]~14" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:3:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a3~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[3]" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:3:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[4]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:4:d|output" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[4]~7" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~10" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[4]~8" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[4]~6" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:4:d|output" as buffer
    Info: Detected gated clock "regFile_rA~15" as buffer
    Info: Detected gated clock "ctrl_R_xm~0" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:31:d|output" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:31:d|output" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a31~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[31]" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg11" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg10" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg9" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg8" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg7" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg6" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg5" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg4" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg3" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg2" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg1" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_address_reg0" as buffer
    Info: Detected ripple clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a0~porta_we_reg" as buffer
    Info: Detected gated clock "dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[0]" as buffer
    Info: Detected ripple clock "reg_32:Olatch_MW|dflipflop:\G1:0:d|output" as buffer
    Info: Detected gated clock "ctrl_lw_mw" as buffer
    Info: Detected ripple clock "reg_32:Olatch_XM|dflipflop:\G1:0:d|output" as buffer
    Info: Detected gated clock "regFile_rA~23" as buffer
    Info: Detected gated clock "alu_a_in~0" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[0]~23" as buffer
    Info: Detected gated clock "alu:alu_compo|rs_32bit:rightshift|rs_1bit:rs1|data_result[0]" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[0]~24" as buffer
    Info: Detected gated clock "alu:alu_compo|comb~15" as buffer
    Info: Detected gated clock "regFile_rA~18" as buffer
    Info: Detected gated clock "regFile_in[5]" as buffer
    Info: Detected gated clock "regFile_in[1]" as buffer
    Info: Detected gated clock "regFile_in[2]" as buffer
    Info: Detected gated clock "regFile_rA~22" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[1]~20" as buffer
    Info: Detected gated clock "regFile_rA~20" as buffer
    Info: Detected gated clock "regFile_in[3]" as buffer
    Info: Detected gated clock "regFile_rA~13" as buffer
    Info: Detected gated clock "regFile_in[4]" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[4]~9" as buffer
    Info: Detected gated clock "regFile_rA~16" as buffer
    Info: Detected gated clock "regFile_in[0]" as buffer
    Info: Detected gated clock "regFile_rA~24" as buffer
    Info: Detected gated clock "alu:alu_compo|data_result[0]~25" as buffer
    Info: Detected gated clock "comb~11" as buffer
    Info: Detected gated clock "comb~12" as buffer
    Info: Detected gated clock "comb~10" as buffer
    Info: Detected gated clock "comb" as buffer
    Info: Detected gated clock "ctrl_jr_fd~0" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:24:d|output" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a20~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[20]" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:25:d|output" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a19~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[19]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a18~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[18]" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:23:d|output" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a17~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[17]" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:22:d|output" as buffer
    Info: Detected gated clock "ctrl_out_fd~0" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a21~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[21]" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:26:d|output" as buffer
    Info: Detected gated clock "regFile_rA~1" as buffer
    Info: Detected gated clock "regFile_rA~0" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[29]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[30]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[28]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[27]" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:31:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:29:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:30:d|output" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:28:d|output" as buffer
    Info: Detected gated clock "regFile_rA~2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[31]" as buffer
    Info: Detected gated clock "ctrl_lw_dx~0" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_DX|dflipflop:\G1:27:d|output" as buffer
Info: Clock "clock" has Internal fmax of 9.89 MHz between source register "reg_32:IRlatch_DX|dflipflop:\G1:25:d|output" and destination register "reg_32:PC_set_val|dflipflop:\G1:3:d|output" (period= 101.136 ns)
    Info: + Longest register to register delay is 50.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y19_N1; Fanout = 6; REG Node = 'reg_32:IRlatch_DX|dflipflop:\G1:25:d|output'
        Info: 2: + IC(2.784 ns) + CELL(0.322 ns) = 3.106 ns; Loc. = LCCOMB_X41_Y19_N24; Fanout = 2; COMB Node = 'alu_b_in~32'
        Info: 3: + IC(0.886 ns) + CELL(0.178 ns) = 4.170 ns; Loc. = LCCOMB_X41_Y21_N20; Fanout = 1; COMB Node = 'alu_b_in~33'
        Info: 4: + IC(0.320 ns) + CELL(0.513 ns) = 5.003 ns; Loc. = LCCOMB_X41_Y21_N4; Fanout = 44; COMB Node = 'alu_b_in~34'
        Info: 5: + IC(1.328 ns) + CELL(0.513 ns) = 6.844 ns; Loc. = LCCOMB_X41_Y15_N26; Fanout = 1; COMB Node = 'alu_b_in[7]~58'
        Info: 6: + IC(0.898 ns) + CELL(0.178 ns) = 7.920 ns; Loc. = LCCOMB_X40_Y19_N6; Fanout = 1; COMB Node = 'alu_b_in[7]~59'
        Info: 7: + IC(0.297 ns) + CELL(0.178 ns) = 8.395 ns; Loc. = LCCOMB_X40_Y19_N20; Fanout = 2; COMB Node = 'alu_b_in[7]~60'
        Info: 8: + IC(1.119 ns) + CELL(0.178 ns) = 9.692 ns; Loc. = LCCOMB_X34_Y19_N24; Fanout = 5; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|opB_buffer[7]'
        Info: 9: + IC(0.332 ns) + CELL(0.322 ns) = 10.346 ns; Loc. = LCCOMB_X34_Y19_N28; Fanout = 4; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:8:G1:G3:halfadder1|carryout'
        Info: 10: + IC(1.869 ns) + CELL(0.545 ns) = 12.760 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 5; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:7:G2:halfadder3|sum'
        Info: 11: + IC(1.570 ns) + CELL(0.513 ns) = 14.843 ns; Loc. = LCCOMB_X34_Y21_N16; Fanout = 3; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:5:G2:halfadder3|carryout'
        Info: 12: + IC(0.354 ns) + CELL(0.542 ns) = 15.739 ns; Loc. = LCCOMB_X34_Y21_N2; Fanout = 4; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:4:G2:halfadder3|sum'
        Info: 13: + IC(0.837 ns) + CELL(0.545 ns) = 17.121 ns; Loc. = LCCOMB_X36_Y21_N28; Fanout = 3; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:2:G2:halfadder3|sum'
        Info: 14: + IC(0.307 ns) + CELL(0.485 ns) = 17.913 ns; Loc. = LCCOMB_X36_Y21_N0; Fanout = 4; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:1:G2:halfadder3|carryout'
        Info: 15: + IC(0.927 ns) + CELL(0.322 ns) = 19.162 ns; Loc. = LCCOMB_X35_Y17_N14; Fanout = 4; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:1:G2:halfadder3|carryout'
        Info: 16: + IC(0.490 ns) + CELL(0.322 ns) = 19.974 ns; Loc. = LCCOMB_X34_Y17_N24; Fanout = 2; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:1:G2:halfadder3|carryout'
        Info: 17: + IC(0.308 ns) + CELL(0.322 ns) = 20.604 ns; Loc. = LCCOMB_X34_Y17_N2; Fanout = 3; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:1:G2:halfadder3|sum'
        Info: 18: + IC(0.949 ns) + CELL(0.513 ns) = 22.066 ns; Loc. = LCCOMB_X33_Y21_N8; Fanout = 3; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:0:G2:halfadder3|carryout'
        Info: 19: + IC(0.936 ns) + CELL(0.322 ns) = 23.324 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 3; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:0:G2:halfadder3|carryout'
        Info: 20: + IC(0.911 ns) + CELL(0.521 ns) = 24.756 ns; Loc. = LCCOMB_X31_Y17_N16; Fanout = 4; COMB Node = 'alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:0:G2:halfadder3|carryout'
        Info: 21: + IC(0.319 ns) + CELL(0.322 ns) = 25.397 ns; Loc. = LCCOMB_X31_Y17_N18; Fanout = 3; COMB Node = 'alu:alu_compo|data_result[21]~130'
        Info: 22: + IC(1.304 ns) + CELL(0.178 ns) = 26.879 ns; Loc. = LCCOMB_X30_Y23_N30; Fanout = 5; COMB Node = 'regFile_rA[21]~383'
        Info: 23: + IC(0.531 ns) + CELL(0.545 ns) = 27.955 ns; Loc. = LCCOMB_X30_Y23_N24; Fanout = 5; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:21:G1:G3:halfadder1|sum'
        Info: 24: + IC(0.912 ns) + CELL(0.178 ns) = 29.045 ns; Loc. = LCCOMB_X30_Y19_N16; Fanout = 5; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:19:G2:halfadder3|carryout'
        Info: 25: + IC(0.849 ns) + CELL(0.521 ns) = 30.415 ns; Loc. = LCCOMB_X29_Y21_N10; Fanout = 5; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:18:G2:halfadder3|sum'
        Info: 26: + IC(1.203 ns) + CELL(0.178 ns) = 31.796 ns; Loc. = LCCOMB_X29_Y25_N4; Fanout = 3; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:16:G2:halfadder3|carryout'
        Info: 27: + IC(0.875 ns) + CELL(0.178 ns) = 32.849 ns; Loc. = LCCOMB_X29_Y23_N16; Fanout = 4; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:16:G2:halfadder3|carryout'
        Info: 28: + IC(0.868 ns) + CELL(0.544 ns) = 34.261 ns; Loc. = LCCOMB_X30_Y25_N8; Fanout = 3; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:15:G2:halfadder3|sum'
        Info: 29: + IC(0.871 ns) + CELL(0.177 ns) = 35.309 ns; Loc. = LCCOMB_X29_Y26_N0; Fanout = 4; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:14:G2:halfadder3|carryout'
        Info: 30: + IC(1.215 ns) + CELL(0.178 ns) = 36.702 ns; Loc. = LCCOMB_X25_Y23_N12; Fanout = 4; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:13:G2:halfadder3|sum'
        Info: 31: + IC(1.470 ns) + CELL(0.177 ns) = 38.349 ns; Loc. = LCCOMB_X30_Y25_N18; Fanout = 3; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout'
        Info: 32: + IC(0.322 ns) + CELL(0.521 ns) = 39.192 ns; Loc. = LCCOMB_X30_Y25_N20; Fanout = 4; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:11:G2:halfadder3|sum'
        Info: 33: + IC(0.847 ns) + CELL(0.521 ns) = 40.560 ns; Loc. = LCCOMB_X28_Y25_N18; Fanout = 5; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:9:G2:halfadder3|sum'
        Info: 34: + IC(0.297 ns) + CELL(0.516 ns) = 41.373 ns; Loc. = LCCOMB_X28_Y25_N20; Fanout = 3; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:7:G2:halfadder3|sum'
        Info: 35: + IC(0.339 ns) + CELL(0.545 ns) = 42.257 ns; Loc. = LCCOMB_X28_Y25_N6; Fanout = 3; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3|sum'
        Info: 36: + IC(1.156 ns) + CELL(0.322 ns) = 43.735 ns; Loc. = LCCOMB_X30_Y24_N6; Fanout = 5; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:4:G2:halfadder3|carryout'
        Info: 37: + IC(0.848 ns) + CELL(0.544 ns) = 45.127 ns; Loc. = LCCOMB_X28_Y24_N26; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:3:G2:halfadder3|sum'
        Info: 38: + IC(0.535 ns) + CELL(0.516 ns) = 46.178 ns; Loc. = LCCOMB_X29_Y24_N2; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:2:IFF3:0:G2:halfadder3|carryout~0'
        Info: 39: + IC(0.547 ns) + CELL(0.278 ns) = 47.003 ns; Loc. = LCCOMB_X29_Y24_N28; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:2:IFF3:0:G2:halfadder3|carryout~1'
        Info: 40: + IC(0.307 ns) + CELL(0.521 ns) = 47.831 ns; Loc. = LCCOMB_X29_Y24_N12; Fanout = 1; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum'
        Info: 41: + IC(0.298 ns) + CELL(0.178 ns) = 48.307 ns; Loc. = LCCOMB_X29_Y24_N30; Fanout = 2; COMB Node = 'reg_32:PC_set_val|dflipflop:\G1:5:d|output~0'
        Info: 42: + IC(0.307 ns) + CELL(0.178 ns) = 48.792 ns; Loc. = LCCOMB_X29_Y24_N6; Fanout = 12; COMB Node = 'pc_set_val_buff[0]~7'
        Info: 43: + IC(1.421 ns) + CELL(0.178 ns) = 50.391 ns; Loc. = LCCOMB_X38_Y24_N0; Fanout = 1; COMB Node = 'pc_set_val_buff[3]~14'
        Info: 44: + IC(0.000 ns) + CELL(0.096 ns) = 50.487 ns; Loc. = LCFF_X38_Y24_N1; Fanout = 1; REG Node = 'reg_32:PC_set_val|dflipflop:\G1:3:d|output'
        Info: Total cell delay = 15.424 ns ( 30.55 % )
        Info: Total interconnect delay = 35.063 ns ( 69.45 % )
    Info: - Smallest clock skew is 0.158 ns
        Info: + Shortest clock path from clock "clock" to destination register is 4.441 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'
            Info: 2: + IC(2.955 ns) + CELL(0.602 ns) = 4.441 ns; Loc. = LCFF_X38_Y24_N1; Fanout = 1; REG Node = 'reg_32:PC_set_val|dflipflop:\G1:3:d|output'
            Info: Total cell delay = 1.486 ns ( 33.46 % )
            Info: Total interconnect delay = 2.955 ns ( 66.54 % )
        Info: - Longest clock path from clock "clock" to source register is 4.283 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'
            Info: 2: + IC(2.797 ns) + CELL(0.602 ns) = 4.283 ns; Loc. = LCFF_X41_Y19_N1; Fanout = 6; REG Node = 'reg_32:IRlatch_DX|dflipflop:\G1:25:d|output'
            Info: Total cell delay = 1.486 ns ( 34.70 % )
            Info: Total interconnect delay = 2.797 ns ( 65.30 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: No valid register-to-register data paths exist for clock "reset"
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "reg_32:Olatch_XM|dflipflop:\G1:0:d|output" and destination pin or register "led_ctrl:output_control|assert_signal:assert4|output" for clock "clock" (Hold time is 20.42 ns)
    Info: + Largest clock skew is 24.115 ns
        Info: + Longest clock path from clock "clock" to destination register is 28.050 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'
            Info: 2: + IC(26.564 ns) + CELL(0.602 ns) = 28.050 ns; Loc. = LCFF_X51_Y17_N23; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert4|output'
            Info: Total cell delay = 1.486 ns ( 5.30 % )
            Info: Total interconnect delay = 26.564 ns ( 94.70 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.935 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'
            Info: 2: + IC(2.449 ns) + CELL(0.602 ns) = 3.935 ns; Loc. = LCFF_X42_Y17_N1; Fanout = 37; REG Node = 'reg_32:Olatch_XM|dflipflop:\G1:0:d|output'
            Info: Total cell delay = 1.486 ns ( 37.76 % )
            Info: Total interconnect delay = 2.449 ns ( 62.24 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 3.704 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y17_N1; Fanout = 37; REG Node = 'reg_32:Olatch_XM|dflipflop:\G1:0:d|output'
        Info: 2: + IC(0.374 ns) + CELL(0.178 ns) = 0.552 ns; Loc. = LCCOMB_X42_Y17_N12; Fanout = 1; COMB Node = 'regFile_rA~24'
        Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 1.033 ns; Loc. = LCCOMB_X42_Y17_N6; Fanout = 29; COMB Node = 'regFile_rA[0]'
        Info: 4: + IC(1.457 ns) + CELL(0.322 ns) = 2.812 ns; Loc. = LCCOMB_X51_Y17_N4; Fanout = 2; COMB Node = 'led_ctrl:output_control|comb~63'
        Info: 5: + IC(0.305 ns) + CELL(0.491 ns) = 3.608 ns; Loc. = LCCOMB_X51_Y17_N22; Fanout = 1; COMB Node = 'led_ctrl:output_control|assert_signal:assert4|output~0'
        Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 3.704 ns; Loc. = LCFF_X51_Y17_N23; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert4|output'
        Info: Total cell delay = 1.265 ns ( 34.15 % )
        Info: Total interconnect delay = 2.439 ns ( 65.85 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "input_ctrl:input_control|check[0]" (data pin = "keyboard_in[3]", clock pin = "clock") is 5.008 ns
    Info: + Longest pin to register delay is 9.744 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W26; Fanout = 2; PIN Node = 'keyboard_in[3]'
        Info: 2: + IC(7.777 ns) + CELL(0.512 ns) = 9.173 ns; Loc. = LCCOMB_X31_Y28_N26; Fanout = 2; COMB Node = 'input_ctrl:input_control|process_0~4'
        Info: 3: + IC(0.297 ns) + CELL(0.178 ns) = 9.648 ns; Loc. = LCCOMB_X31_Y28_N22; Fanout = 1; COMB Node = 'input_ctrl:input_control|check[0]~0'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 9.744 ns; Loc. = LCFF_X31_Y28_N23; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.670 ns ( 17.14 % )
        Info: Total interconnect delay = 8.074 ns ( 82.86 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 4.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'
        Info: 2: + IC(3.212 ns) + CELL(0.602 ns) = 4.698 ns; Loc. = LCFF_X31_Y28_N23; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.486 ns ( 31.63 % )
        Info: Total interconnect delay = 3.212 ns ( 68.37 % )
Info: tco from clock "clock" to destination pin "led_14[2]" through register "led_ctrl:output_control|assert_signal:assert2|output" is 33.631 ns
    Info: + Longest clock path from clock "clock" to source register is 28.023 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'
        Info: 2: + IC(26.537 ns) + CELL(0.602 ns) = 28.023 ns; Loc. = LCFF_X49_Y17_N25; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert2|output'
        Info: Total cell delay = 1.486 ns ( 5.30 % )
        Info: Total interconnect delay = 26.537 ns ( 94.70 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.331 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y17_N25; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert2|output'
        Info: 2: + IC(2.501 ns) + CELL(2.830 ns) = 5.331 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'led_14[2]'
        Info: Total cell delay = 2.830 ns ( 53.09 % )
        Info: Total interconnect delay = 2.501 ns ( 46.91 % )
Info: th for register "input_ctrl:input_control|check[0]" (data pin = "keyboard_in[0]", clock pin = "clock") is -3.266 ns
    Info: + Longest clock path from clock "clock" to destination register is 4.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'
        Info: 2: + IC(3.212 ns) + CELL(0.602 ns) = 4.698 ns; Loc. = LCFF_X31_Y28_N23; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.486 ns ( 31.63 % )
        Info: Total interconnect delay = 3.212 ns ( 68.37 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 8.250 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'keyboard_in[0]'
        Info: 2: + IC(6.617 ns) + CELL(0.178 ns) = 7.679 ns; Loc. = LCCOMB_X31_Y28_N26; Fanout = 2; COMB Node = 'input_ctrl:input_control|process_0~4'
        Info: 3: + IC(0.297 ns) + CELL(0.178 ns) = 8.154 ns; Loc. = LCCOMB_X31_Y28_N22; Fanout = 1; COMB Node = 'input_ctrl:input_control|check[0]~0'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.250 ns; Loc. = LCFF_X31_Y28_N23; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.336 ns ( 16.19 % )
        Info: Total interconnect delay = 6.914 ns ( 83.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 204 megabytes
    Info: Processing ended: Sat Apr 27 04:09:40 2013
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


