-- generated by newgenasym Fri Nov 10 10:35:57 2006

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity zq is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC);
end zq;
