{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687283350450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687283350460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 20 14:49:10 2023 " "Processing started: Tue Jun 20 14:49:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687283350460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283350460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Frame_buffer -c Frame_buffer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Frame_buffer -c Frame_buffer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283350460 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687283351364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687283351364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Toplevel-rtl " "Found design unit 1: Toplevel-rtl" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361735 ""} { "Info" "ISGN_ENTITY_NAME" "1 Toplevel " "Found entity 1: Toplevel" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283361735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xess_common.vhd 2 0 " "Found 2 design units, including 0 entities, in source file xess_common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CommonPckg (xess) " "Found design unit 1: CommonPckg (xess)" {  } { { "XESS_Common.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/XESS_Common.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361736 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CommonPckg-body " "Found design unit 2: CommonPckg-body" {  } { { "XESS_Common.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/XESS_Common.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283361736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xess_sdcard.vhd 3 1 " "Found 3 design units, including 1 entities, in source file xess_sdcard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SdCardPckg (xess) " "Found design unit 1: SdCardPckg (xess)" {  } { { "XESS_SDCard.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/XESS_SDCard.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361739 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SdCardCtrl-arch " "Found design unit 2: SdCardCtrl-arch" {  } { { "XESS_SDCard.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/XESS_SDCard.vhd" 196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361739 ""} { "Info" "ISGN_ENTITY_NAME" "1 SdCardCtrl " "Found entity 1: SdCardCtrl" {  } { { "XESS_SDCard.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/XESS_SDCard.vhd" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283361739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-arch " "Found design unit 1: vga_sync-arch" {  } { { "VGA_Sync.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/VGA_Sync.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361762 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "VGA_Sync.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/VGA_Sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283361762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_linha-arch " "Found design unit 1: rom_linha-arch" {  } { { "Rom.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Rom.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361764 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_linha " "Found entity 1: rom_linha" {  } { { "Rom.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283361764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectorborda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detectorborda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detector_borda-rlt " "Found design unit 1: detector_borda-rlt" {  } { { "DetectorBorda.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DetectorBorda.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361765 ""} { "Info" "ISGN_ENTITY_NAME" "1 detector_borda " "Found entity 1: detector_borda" {  } { { "DetectorBorda.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DetectorBorda.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283361765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockVGA-rtl " "Found design unit 1: ClockVGA-rtl" {  } { { "ClockVGA.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/ClockVGA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361767 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockVGA " "Found entity 1: ClockVGA" {  } { { "ClockVGA.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/ClockVGA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283361767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockvga/clockvga_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clockvga/clockvga_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockVGA_0002 " "Found entity 1: ClockVGA_0002" {  } { { "ClockVGA/ClockVGA_0002.v" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/ClockVGA/ClockVGA_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283361769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX2Seg-Behavioral " "Found design unit 1: HEX2Seg-Behavioral" {  } { { "Hex_7Seg.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Hex_7Seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361772 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX2Seg " "Found entity 1: HEX2Seg" {  } { { "Hex_7Seg.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Hex_7Seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283361772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file img_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 img_rom-SYN " "Found design unit 1: img_rom-SYN" {  } { { "IMG_ROM.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/IMG_ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361773 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMG_ROM " "Found entity 1: IMG_ROM" {  } { { "IMG_ROM.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/IMG_ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283361773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAM-rtl " "Found design unit 1: SDRAM-rtl" {  } { { "SDRAM.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/SDRAM.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361775 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDRAM " "Found entity 1: SDRAM" {  } { { "SDRAM.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/SDRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283361775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sdram_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_control-rtl " "Found design unit 1: sdram_control-rtl" {  } { { "SDRAM_CONTROL.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/SDRAM_CONTROL.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361777 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "SDRAM_CONTROL.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/SDRAM_CONTROL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283361777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_clock-SYN " "Found design unit 1: ram_clock-SYN" {  } { { "RAM_CLOCK.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_CLOCK.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361782 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_CLOCK " "Found entity 1: RAM_CLOCK" {  } { { "RAM_CLOCK.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_CLOCK.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283361782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_r_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_r_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_R_CACHE-rtl " "Found design unit 1: RAM_R_CACHE-rtl" {  } { { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361787 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_R_CACHE " "Found entity 1: RAM_R_CACHE" {  } { { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283361787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram_4kx16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dpram_4kx16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram_4kx16b-SYN " "Found design unit 1: dpram_4kx16b-SYN" {  } { { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361791 ""} { "Info" "ISGN_ENTITY_NAME" "1 DPRAM_4Kx16b " "Found entity 1: DPRAM_4Kx16b" {  } { { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283361791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram_1kx16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dpram_1kx16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram_1kx16b-SYN " "Found design unit 1: dpram_1kx16b-SYN" {  } { { "DPRAM_1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_1Kx16b.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361795 ""} { "Info" "ISGN_ENTITY_NAME" "1 DPRAM_1Kx16b " "Found entity 1: DPRAM_1Kx16b" {  } { { "DPRAM_1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_1Kx16b.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283361795 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RAM_W_CACHE.vhd " "Can't analyze file -- file RAM_W_CACHE.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1687283361807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo1kx16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo1kx16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo1kx16b-SYN " "Found design unit 1: fifo1kx16b-SYN" {  } { { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361810 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO1Kx16b " "Found entity 1: FIFO1Kx16b" {  } { { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283361810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283361810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Toplevel " "Elaborating entity \"Toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687283362445 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex3 Toplevel.vhd(13) " "VHDL Signal Declaration warning at Toplevel.vhd(13): used implicit default value for signal \"hex3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687283362466 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex4 Toplevel.vhd(14) " "VHDL Signal Declaration warning at Toplevel.vhd(14): used implicit default value for signal \"hex4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687283362466 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hex5 Toplevel.vhd(15) " "VHDL Signal Declaration warning at Toplevel.vhd(15): used implicit default value for signal \"hex5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687283362466 "|Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hori_valid Toplevel.vhd(174) " "Verilog HDL or VHDL warning at Toplevel.vhd(174): object \"hori_valid\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687283362467 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rstf1 Toplevel.vhd(191) " "VHDL Signal Declaration warning at Toplevel.vhd(191): used explicit default value for signal \"rstf1\" because signal was never assigned a value" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 191 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1687283362467 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rstf2 Toplevel.vhd(192) " "VHDL Signal Declaration warning at Toplevel.vhd(192): used explicit default value for signal \"rstf2\" because signal was never assigned a value" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 192 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1687283362467 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wef1 Toplevel.vhd(193) " "VHDL Signal Declaration warning at Toplevel.vhd(193): used explicit default value for signal \"wef1\" because signal was never assigned a value" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 193 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1687283362467 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wef2 Toplevel.vhd(194) " "VHDL Signal Declaration warning at Toplevel.vhd(194): used explicit default value for signal \"wef2\" because signal was never assigned a value" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 194 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1687283362476 "|Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntf1 Toplevel.vhd(195) " "Verilog HDL or VHDL warning at Toplevel.vhd(195): object \"cntf1\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687283362476 "|Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntf2 Toplevel.vhd(196) " "Verilog HDL or VHDL warning at Toplevel.vhd(196): object \"cntf2\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687283362476 "|Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "doutf1 Toplevel.vhd(197) " "Verilog HDL or VHDL warning at Toplevel.vhd(197): object \"doutf1\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687283362476 "|Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "doutf2 Toplevel.vhd(198) " "Verilog HDL or VHDL warning at Toplevel.vhd(198): object \"doutf2\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687283362476 "|Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f1e Toplevel.vhd(199) " "Verilog HDL or VHDL warning at Toplevel.vhd(199): object \"f1e\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687283362476 "|Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f2e Toplevel.vhd(200) " "Verilog HDL or VHDL warning at Toplevel.vhd(200): object \"f2e\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687283362476 "|Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f1f Toplevel.vhd(201) " "Verilog HDL or VHDL warning at Toplevel.vhd(201): object \"f1f\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687283362476 "|Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f2f Toplevel.vhd(202) " "Verilog HDL or VHDL warning at Toplevel.vhd(202): object \"f2f\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687283362476 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rdreqwf1 Toplevel.vhd(208) " "VHDL Signal Declaration warning at Toplevel.vhd(208): used implicit default value for signal \"rdreqwf1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687283362485 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rdreqwf2 Toplevel.vhd(209) " "VHDL Signal Declaration warning at Toplevel.vhd(209): used implicit default value for signal \"rdreqwf2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 209 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687283362485 "|Toplevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "doutwf2 Toplevel.vhd(213) " "Verilog HDL or VHDL warning at Toplevel.vhd(213): object \"doutwf2\" assigned a value but never read" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687283362485 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vert_valid Toplevel.vhd(260) " "VHDL Process Statement warning at Toplevel.vhd(260): signal \"vert_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687283362486 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_update Toplevel.vhd(278) " "VHDL Process Statement warning at Toplevel.vhd(278): signal \"c_update\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687283362486 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color_en Toplevel.vhd(280) " "VHDL Process Statement warning at Toplevel.vhd(280): signal \"color_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687283362486 "|Toplevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sd_w_fifo_state Toplevel.vhd(451) " "VHDL Process Statement warning at Toplevel.vhd(451): signal \"sd_w_fifo_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687283362489 "|Toplevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LED\[5..0\] Toplevel.vhd(16) " "Using initial value X (don't care) for net \"LED\[5..0\]\" at Toplevel.vhd(16)" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283362499 "|Toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vga_s " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vga_s\"" {  } { { "Toplevel.vhd" "vga_s" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283362714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockVGA vga_sync:vga_s\|ClockVGA:clk_vga " "Elaborating entity \"ClockVGA\" for hierarchy \"vga_sync:vga_s\|ClockVGA:clk_vga\"" {  } { { "VGA_Sync.vhd" "clk_vga" { Text "D:/LABDIG/PROJETO/Frame_buffer/VGA_Sync.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283362715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockVGA_0002 vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst " "Elaborating entity \"ClockVGA_0002\" for hierarchy \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\"" {  } { { "ClockVGA.vhd" "clockvga_inst" { Text "D:/LABDIG/PROJETO/Frame_buffer/ClockVGA.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283362717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockVGA/ClockVGA_0002.v" "altera_pll_i" { Text "D:/LABDIG/PROJETO/Frame_buffer/ClockVGA/ClockVGA_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283362752 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1687283362756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\"" {  } { { "ClockVGA/ClockVGA_0002.v" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/ClockVGA/ClockVGA_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283362756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 85.500000 MHz " "Parameter \"output_clock_frequency0\" = \"85.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283362756 ""}  } { { "ClockVGA/ClockVGA_0002.v" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/ClockVGA/ClockVGA_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687283362756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector_borda detector_borda:borda_vs " "Elaborating entity \"detector_borda\" for hierarchy \"detector_borda:borda_vs\"" {  } { { "Toplevel.vhd" "borda_vs" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283362813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_R_CACHE RAM_R_CACHE:RF1 " "Elaborating entity \"RAM_R_CACHE\" for hierarchy \"RAM_R_CACHE:RF1\"" {  } { { "Toplevel.vhd" "RF1" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283362814 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "we RAM_R_CACHE.vhd(42) " "VHDL Process Statement warning at RAM_R_CACHE.vhd(42): signal \"we\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687283362815 "|Toplevel|RAM_R_CACHE:RF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DPRAM_4Kx16b RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache " "Elaborating entity \"DPRAM_4Kx16b\" for hierarchy \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\"" {  } { { "RAM_R_CACHE.vhd" "Read_cache" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283362831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\"" {  } { { "DPRAM_4Kx16b.vhd" "altsyncram_component" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283362885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\"" {  } { { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283363116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363116 ""}  } { { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687283363116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2vu3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2vu3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2vu3 " "Found entity 1: altsyncram_2vu3" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283363214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283363214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2vu3 RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated " "Elaborating entity \"altsyncram_2vu3\" for hierarchy \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283363215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM SDRAM:RAM " "Elaborating entity \"SDRAM\" for hierarchy \"SDRAM:RAM\"" {  } { { "Toplevel.vhd" "RAM" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283363237 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_clk SDRAM.vhd(91) " "VHDL Signal Declaration warning at SDRAM.vhd(91): used implicit default value for signal \"ram_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SDRAM.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/SDRAM.vhd" 91 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687283363238 "|Toplevel|SDRAM:RAM"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "RDREQ SDRAM.vhd(18) " "Using initial value X (don't care) for net \"RDREQ\" at SDRAM.vhd(18)" {  } { { "SDRAM.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/SDRAM.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283363238 "|Toplevel|SDRAM:RAM"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "WRREQ SDRAM.vhd(22) " "Using initial value X (don't care) for net \"WRREQ\" at SDRAM.vhd(22)" {  } { { "SDRAM.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/SDRAM.vhd" 22 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283363238 "|Toplevel|SDRAM:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control SDRAM:RAM\|sdram_control:ram_ctrl " "Elaborating entity \"sdram_control\" for hierarchy \"SDRAM:RAM\|sdram_control:ram_ctrl\"" {  } { { "SDRAM.vhd" "ram_ctrl" { Text "D:/LABDIG/PROJETO/Frame_buffer/SDRAM.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283363238 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_buff SDRAM_CONTROL.vhd(72) " "Verilog HDL or VHDL warning at SDRAM_CONTROL.vhd(72): object \"write_buff\" assigned a value but never read" {  } { { "SDRAM_CONTROL.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/SDRAM_CONTROL.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687283363240 "|Toplevel|SDRAM:RAM|sdram_control:ram_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO1Kx16b FIFO1Kx16b:WF1 " "Elaborating entity \"FIFO1Kx16b\" for hierarchy \"FIFO1Kx16b:WF1\"" {  } { { "Toplevel.vhd" "WF1" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283363248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO1Kx16b:WF1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\"" {  } { { "FIFO1Kx16b.vhd" "dcfifo_component" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283363561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO1Kx16b:WF1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\"" {  } { { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283363562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO1Kx16b:WF1\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283363562 ""}  } { { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687283363562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ial1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ial1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ial1 " "Found entity 1: dcfifo_ial1" {  } { { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283363614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283363614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ial1 FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated " "Elaborating entity \"dcfifo_ial1\" for hierarchy \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283363623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mh6 " "Found entity 1: a_graycounter_mh6" {  } { { "db/a_graycounter_mh6.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/a_graycounter_mh6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283363678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283363678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mh6 FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|a_graycounter_mh6:rdptr_g1p " "Elaborating entity \"a_graycounter_mh6\" for hierarchy \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|a_graycounter_mh6:rdptr_g1p\"" {  } { { "db/dcfifo_ial1.tdf" "rdptr_g1p" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283363678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ivb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ivb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ivb " "Found entity 1: a_graycounter_ivb" {  } { { "db/a_graycounter_ivb.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/a_graycounter_ivb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283363731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283363731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ivb FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|a_graycounter_ivb:wrptr_g1p " "Elaborating entity \"a_graycounter_ivb\" for hierarchy \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|a_graycounter_ivb:wrptr_g1p\"" {  } { { "db/dcfifo_ial1.tdf" "wrptr_g1p" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283363731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4la1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4la1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4la1 " "Found entity 1: altsyncram_4la1" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283363789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283363789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4la1 FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram " "Elaborating entity \"altsyncram_4la1\" for hierarchy \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\"" {  } { { "db/dcfifo_ial1.tdf" "fifo_ram" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283363789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sal " "Found entity 1: alt_synch_pipe_sal" {  } { { "db/alt_synch_pipe_sal.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/alt_synch_pipe_sal.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283363805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283363805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sal FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|alt_synch_pipe_sal:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sal\" for hierarchy \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\"" {  } { { "db/dcfifo_ial1.tdf" "rs_dgwp" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283363813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dffpipe_d09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283363829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283363829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\|dffpipe_d09:dffpipe12 " "Elaborating entity \"dffpipe_d09\" for hierarchy \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|alt_synch_pipe_sal:rs_dgwp\|dffpipe_d09:dffpipe12\"" {  } { { "db/alt_synch_pipe_sal.tdf" "dffpipe12" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/alt_synch_pipe_sal.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283363829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tal.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tal.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tal " "Found entity 1: alt_synch_pipe_tal" {  } { { "db/alt_synch_pipe_tal.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/alt_synch_pipe_tal.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283363845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283363845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tal FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|alt_synch_pipe_tal:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tal\" for hierarchy \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\"" {  } { { "db/dcfifo_ial1.tdf" "ws_dgrp" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283363846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e09 " "Found entity 1: dffpipe_e09" {  } { { "db/dffpipe_e09.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dffpipe_e09.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283363862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283363862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e09 FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\|dffpipe_e09:dffpipe15 " "Elaborating entity \"dffpipe_e09\" for hierarchy \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|alt_synch_pipe_tal:ws_dgrp\|dffpipe_e09:dffpipe15\"" {  } { { "db/alt_synch_pipe_tal.tdf" "dffpipe15" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/alt_synch_pipe_tal.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283363862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a06 " "Found entity 1: cmpr_a06" {  } { { "db/cmpr_a06.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/cmpr_a06.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283363925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283363925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a06 FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|cmpr_a06:rdempty_eq_comp " "Elaborating entity \"cmpr_a06\" for hierarchy \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|cmpr_a06:rdempty_eq_comp\"" {  } { { "db/dcfifo_ial1.tdf" "rdempty_eq_comp" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283363925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector_borda detector_borda:borda_bot1 " "Elaborating entity \"detector_borda\" for hierarchy \"detector_borda:borda_bot1\"" {  } { { "Toplevel.vhd" "borda_bot1" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283364212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMG_ROM IMG_ROM:imagem_rom " "Elaborating entity \"IMG_ROM\" for hierarchy \"IMG_ROM:imagem_rom\"" {  } { { "Toplevel.vhd" "imagem_rom" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283364220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IMG_ROM:imagem_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IMG_ROM:imagem_rom\|altsyncram:altsyncram_component\"" {  } { { "IMG_ROM.vhd" "altsyncram_component" { Text "D:/LABDIG/PROJETO/Frame_buffer/IMG_ROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283364447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMG_ROM:imagem_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IMG_ROM:imagem_rom\|altsyncram:altsyncram_component\"" {  } { { "IMG_ROM.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/IMG_ROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283364677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMG_ROM:imagem_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"IMG_ROM:imagem_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./IMG/SW_SMALL.mif " "Parameter \"init_file\" = \"./IMG/SW_SMALL.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 120832 " "Parameter \"numwords_a\" = \"120832\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283364677 ""}  } { { "IMG_ROM.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/IMG_ROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687283364677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s924.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s924.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s924 " "Found entity 1: altsyncram_s924" {  } { { "db/altsyncram_s924.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_s924.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283364776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283364776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s924 IMG_ROM:imagem_rom\|altsyncram:altsyncram_component\|altsyncram_s924:auto_generated " "Elaborating entity \"altsyncram_s924\" for hierarchy \"IMG_ROM:imagem_rom\|altsyncram:altsyncram_component\|altsyncram_s924:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283364777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l2a " "Found entity 1: decode_l2a" {  } { { "db/decode_l2a.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/decode_l2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283364845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283364845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l2a IMG_ROM:imagem_rom\|altsyncram:altsyncram_component\|altsyncram_s924:auto_generated\|decode_l2a:rden_decode " "Elaborating entity \"decode_l2a\" for hierarchy \"IMG_ROM:imagem_rom\|altsyncram:altsyncram_component\|altsyncram_s924:auto_generated\|decode_l2a:rden_decode\"" {  } { { "db/altsyncram_s924.tdf" "rden_decode" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_s924.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283364845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nib " "Found entity 1: mux_nib" {  } { { "db/mux_nib.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/mux_nib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283364901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283364901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nib IMG_ROM:imagem_rom\|altsyncram:altsyncram_component\|altsyncram_s924:auto_generated\|mux_nib:mux2 " "Elaborating entity \"mux_nib\" for hierarchy \"IMG_ROM:imagem_rom\|altsyncram:altsyncram_component\|altsyncram_s924:auto_generated\|mux_nib:mux2\"" {  } { { "db/altsyncram_s924.tdf" "mux2" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_s924.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283364903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX2Seg HEX2Seg:max_h0 " "Elaborating entity \"HEX2Seg\" for hierarchy \"HEX2Seg:max_h0\"" {  } { { "Toplevel.vhd" "max_h0" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283364919 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[0\] " "Synthesized away node \"FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 41 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 386 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[1\] " "Synthesized away node \"FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 73 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 386 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[2\] " "Synthesized away node \"FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 105 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 386 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[3\] " "Synthesized away node \"FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 137 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 386 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[4\] " "Synthesized away node \"FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 169 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 386 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[5\] " "Synthesized away node \"FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 201 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 386 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[6\] " "Synthesized away node \"FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 233 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 386 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[7\] " "Synthesized away node \"FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 265 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 386 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[8\] " "Synthesized away node \"FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 297 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 386 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[9\] " "Synthesized away node \"FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 329 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 386 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[10\] " "Synthesized away node \"FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 361 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 386 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[11\] " "Synthesized away node \"FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 393 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 386 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[12\] " "Synthesized away node \"FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 425 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 386 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[13\] " "Synthesized away node \"FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 457 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 386 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[14\] " "Synthesized away node \"FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 489 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 386 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[15\] " "Synthesized away node \"FIFO1Kx16b:WF2\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 521 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 386 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|FIFO1Kx16b:WF2|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[0\] " "Synthesized away node \"RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 323 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[1\] " "Synthesized away node \"RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 323 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[2\] " "Synthesized away node \"RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 323 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[3\] " "Synthesized away node \"RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 323 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[4\] " "Synthesized away node \"RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 323 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[5\] " "Synthesized away node \"RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 323 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[6\] " "Synthesized away node \"RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 323 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[7\] " "Synthesized away node \"RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 323 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[8\] " "Synthesized away node \"RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 323 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[9\] " "Synthesized away node \"RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 323 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[10\] " "Synthesized away node \"RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 323 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[11\] " "Synthesized away node \"RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 323 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[12\] " "Synthesized away node \"RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 323 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[13\] " "Synthesized away node \"RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 323 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[14\] " "Synthesized away node \"RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 323 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[15\] " "Synthesized away node \"RAM_R_CACHE:RF2\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 323 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF2|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[0\] " "Synthesized away node \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[1\] " "Synthesized away node \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[2\] " "Synthesized away node \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[3\] " "Synthesized away node \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[4\] " "Synthesized away node \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 171 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[5\] " "Synthesized away node \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[6\] " "Synthesized away node \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[7\] " "Synthesized away node \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[8\] " "Synthesized away node \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[9\] " "Synthesized away node \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[10\] " "Synthesized away node \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[11\] " "Synthesized away node \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[12\] " "Synthesized away node \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[13\] " "Synthesized away node \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 468 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[14\] " "Synthesized away node \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[15\] " "Synthesized away node \"RAM_R_CACHE:RF1\|DPRAM_4Kx16b:Read_cache\|altsyncram:altsyncram_component\|altsyncram_2vu3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_2vu3.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_2vu3.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DPRAM_4Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/DPRAM_4Kx16b.vhd" 64 0 0 } } { "RAM_R_CACHE.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/RAM_R_CACHE.vhd" 47 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367200 "|Toplevel|RAM_R_CACHE:RF1|DPRAM_4Kx16b:Read_cache|altsyncram:altsyncram_component|altsyncram_2vu3:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1687283367200 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1687283367200 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[0\] " "Synthesized away node \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 41 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 373 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367798 "|Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[1\] " "Synthesized away node \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 73 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 373 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367798 "|Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[2\] " "Synthesized away node \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 105 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 373 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367798 "|Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[3\] " "Synthesized away node \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 137 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 373 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367798 "|Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[4\] " "Synthesized away node \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 169 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 373 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367798 "|Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[5\] " "Synthesized away node \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 201 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 373 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367798 "|Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[6\] " "Synthesized away node \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 233 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 373 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367798 "|Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[7\] " "Synthesized away node \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 265 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 373 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367798 "|Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[8\] " "Synthesized away node \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 297 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 373 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367798 "|Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[9\] " "Synthesized away node \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 329 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 373 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367798 "|Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[10\] " "Synthesized away node \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 361 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 373 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367798 "|Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[11\] " "Synthesized away node \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 393 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 373 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367798 "|Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[12\] " "Synthesized away node \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 425 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 373 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367798 "|Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[13\] " "Synthesized away node \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 457 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 373 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367798 "|Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[14\] " "Synthesized away node \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 489 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 373 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367798 "|Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[15\] " "Synthesized away node \"FIFO1Kx16b:WF1\|dcfifo:dcfifo_component\|dcfifo_ial1:auto_generated\|altsyncram_4la1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_4la1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/altsyncram_4la1.tdf" 521 2 0 } } { "db/dcfifo_ial1.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/dcfifo_ial1.tdf" 51 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "FIFO1Kx16b.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/FIFO1Kx16b.vhd" 97 0 0 } } { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 373 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283367798 "|Toplevel|FIFO1Kx16b:WF1|dcfifo:dcfifo_component|dcfifo_ial1:auto_generated|altsyncram_4la1:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1687283367798 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1687283367798 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Toplevel.vhd" "Div0" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 458 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283368086 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1687283368086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 458 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283368141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283368141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283368141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283368141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687283368141 ""}  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 458 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687283368141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/lpm_divide_ebm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283368192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283368192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283368208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283368208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/alt_u_div_ihe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283368227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283368227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283368283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283368283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687283368409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283368409 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] GND " "Pin \"hex3\[0\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] GND " "Pin \"hex3\[3\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] GND " "Pin \"hex3\[6\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[0\] GND " "Pin \"hex4\[0\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[1\] GND " "Pin \"hex4\[1\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[2\] GND " "Pin \"hex4\[2\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[3\] GND " "Pin \"hex4\[3\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[4\] GND " "Pin \"hex4\[4\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[5\] GND " "Pin \"hex4\[5\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[6\] GND " "Pin \"hex4\[6\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[0\] GND " "Pin \"hex5\[0\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[1\] GND " "Pin \"hex5\[1\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[2\] GND " "Pin \"hex5\[2\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[3\] GND " "Pin \"hex5\[3\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[4\] GND " "Pin \"hex5\[4\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[5\] GND " "Pin \"hex5\[5\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[6\] GND " "Pin \"hex5\[6\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N VCC " "Pin \"DRAM_WE_N\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N VCC " "Pin \"DRAM_CAS_N\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N VCC " "Pin \"DRAM_RAS_N\" is stuck at VCC" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687283369360 "|Toplevel|DRAM_CS_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1687283369360 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687283369538 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_v\[7\] High " "Register count_px_v\[7\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687283369710 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_v\[4\] High " "Register count_px_v\[4\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687283369710 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_v\[5\] High " "Register count_px_v\[5\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687283369710 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_v\[6\] High " "Register count_px_v\[6\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687283369710 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_v\[0\] High " "Register count_px_v\[0\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687283369710 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_v\[1\] High " "Register count_px_v\[1\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687283369710 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_v\[2\] High " "Register count_px_v\[2\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687283369710 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "count_px_v\[3\] High " "Register count_px_v\[3\] will power up to High" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 256 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1687283369710 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1687283369710 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "55 " "55 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687283370034 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687283372593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687283372593 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vga_sync:vga_s\|ClockVGA:clk_vga\|ClockVGA_0002:clockvga_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1687283373550 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1687283373550 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283374282 "|Toplevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283374282 "|Toplevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283374282 "|Toplevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283374282 "|Toplevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283374282 "|Toplevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283374282 "|Toplevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283374282 "|Toplevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283374282 "|Toplevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283374282 "|Toplevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "Toplevel.vhd" "" { Text "D:/LABDIG/PROJETO/Frame_buffer/Toplevel.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687283374282 "|Toplevel|KEY1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1687283374282 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "780 " "Implemented 780 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687283374288 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687283374288 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1687283374288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "481 " "Implemented 481 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687283374288 ""} { "Info" "ICUT_CUT_TM_RAMS" "180 " "Implemented 180 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1687283374288 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1687283374288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687283374288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 171 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 171 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687283375352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 20 14:49:35 2023 " "Processing ended: Tue Jun 20 14:49:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687283375352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687283375352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687283375352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687283375352 ""}
