<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>VPIntrinsics.def source code [llvm/llvm/include/llvm/IR/VPIntrinsics.def] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/IR/VPIntrinsics.def'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>IR</a>/<a href='VPIntrinsics.def.html'>VPIntrinsics.def</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- IR/VPIntrinsics.def - Describes llvm.vp.* Intrinsics -*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains descriptions of the various Vector Predication intrinsics.</i></td></tr>
<tr><th id="10">10</th><td><i>// This is used as a central place for enumerating the different instructions</i></td></tr>
<tr><th id="11">11</th><td><i>// and should eventually be the place to put comments about the instructions.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td><i></i></td></tr>
<tr><th id="15">15</th><td><i>// NOTE: NO INCLUDE GUARD DESIRED!</i></td></tr>
<tr><th id="16">16</th><td><i></i></td></tr>
<tr><th id="17">17</th><td><i>// Provide definitions of macros so that users of this file do not have to</i></td></tr>
<tr><th id="18">18</th><td><i>// define everything to use it...</i></td></tr>
<tr><th id="19">19</th><td><i>//</i></td></tr>
<tr><th id="20">20</th><td><i>// Register a VP intrinsic and begin its property scope.</i></td></tr>
<tr><th id="21">21</th><td><i>// All VP intrinsic scopes are top level, ie it is illegal to place a</i></td></tr>
<tr><th id="22">22</th><td><i>// BEGIN_REGISTER_VP_INTRINSIC within a VP intrinsic scope.</i></td></tr>
<tr><th id="23">23</th><td><i>// \p VPID     The VP intrinsic id.</i></td></tr>
<tr><th id="24">24</th><td><i>// \p MASKPOS  The mask operand position.</i></td></tr>
<tr><th id="25">25</th><td><i>// \p EVLPOS   The explicit vector length operand position.</i></td></tr>
<tr><th id="26">26</th><td><u>#<span data-ppcond="26">ifndef</span> <span class="macro" data-ref="_M/BEGIN_REGISTER_VP_INTRINSIC">BEGIN_REGISTER_VP_INTRINSIC</span></u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/BEGIN_REGISTER_VP_INTRINSIC" data-ref="_M/BEGIN_REGISTER_VP_INTRINSIC">BEGIN_REGISTER_VP_INTRINSIC</dfn>(VPID, MASKPOS, EVLPOS)</u></td></tr>
<tr><th id="28">28</th><td><u>#<span data-ppcond="26">endif</span></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><i>// End the property scope of a VP intrinsic.</i></td></tr>
<tr><th id="31">31</th><td><u>#<span data-ppcond="31">ifndef</span> <span class="macro" data-ref="_M/END_REGISTER_VP_INTRINSIC">END_REGISTER_VP_INTRINSIC</span></u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/END_REGISTER_VP_INTRINSIC" data-ref="_M/END_REGISTER_VP_INTRINSIC">END_REGISTER_VP_INTRINSIC</dfn>(VPID)</u></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="31">endif</span></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>// Register a new VP SDNode and begin its property scope.</i></td></tr>
<tr><th id="36">36</th><td><i>// When the SDNode scope is nested within a VP intrinsic scope, it is implicitly registered as the canonical SDNode for this VP intrinsic.</i></td></tr>
<tr><th id="37">37</th><td><i>// There is one VP intrinsic that maps directly to one SDNode that goes by the</i></td></tr>
<tr><th id="38">38</th><td><i>// same name.  Since the operands are also the same, we open the property</i></td></tr>
<tr><th id="39">39</th><td><i>// scopes for both the VPIntrinsic and the SDNode at once.</i></td></tr>
<tr><th id="40">40</th><td><i>// \p SDOPC     The SelectionDAG Node id (eg VP_ADD).</i></td></tr>
<tr><th id="41">41</th><td><i>// \p LEGALPOS The operand position of the SDNode that is used for legalizing</i></td></tr>
<tr><th id="42">42</th><td><i>//             this SDNode. This can be `-1`, in which case the return type of</i></td></tr>
<tr><th id="43">43</th><td><i>//             the SDNode is used.</i></td></tr>
<tr><th id="44">44</th><td><i>// \p TDNAME   The name of the TableGen definition of this SDNode.</i></td></tr>
<tr><th id="45">45</th><td><i>// \p MASKPOS  The mask operand position.</i></td></tr>
<tr><th id="46">46</th><td><i>// \p EVLPOS   The explicit vector length operand position.</i></td></tr>
<tr><th id="47">47</th><td><u>#<span data-ppcond="47">ifndef</span> <a class="macro" href="../CodeGen/ISDOpcodes.h.html#1181" data-ref="_M/BEGIN_REGISTER_VP_SDNODE">BEGIN_REGISTER_VP_SDNODE</a></u></td></tr>
<tr><th id="48">48</th><td><u>#define BEGIN_REGISTER_VP_SDNODE(SDOPC, LEGALPOS, TDNAME, MASKPOS, EVLPOS)</u></td></tr>
<tr><th id="49">49</th><td><u>#<span data-ppcond="47">endif</span></u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i>// End the property scope of a new VP SDNode.</i></td></tr>
<tr><th id="52">52</th><td><u>#<span data-ppcond="52">ifndef</span> <span class="macro" data-ref="_M/END_REGISTER_VP_SDNODE">END_REGISTER_VP_SDNODE</span></u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/END_REGISTER_VP_SDNODE" data-ref="_M/END_REGISTER_VP_SDNODE">END_REGISTER_VP_SDNODE</dfn>(SDOPC)</u></td></tr>
<tr><th id="54">54</th><td><u>#<span data-ppcond="52">endif</span></u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i>// Helper macros for the common "1:1 - Intrinsic : SDNode" case.</i></td></tr>
<tr><th id="57">57</th><td><i>//</i></td></tr>
<tr><th id="58">58</th><td><i>// There is one VP intrinsic that maps directly to one SDNode that goes by the</i></td></tr>
<tr><th id="59">59</th><td><i>// same name.  Since the operands are also the same, we open the property</i></td></tr>
<tr><th id="60">60</th><td><i>// scopes for both the VPIntrinsic and the SDNode at once.</i></td></tr>
<tr><th id="61">61</th><td><i>//</i></td></tr>
<tr><th id="62">62</th><td><i>// \p INTRIN   The canonical name (eg `vp_add`, which at the same time is the</i></td></tr>
<tr><th id="63">63</th><td><i>//             name of the intrinsic and the TableGen def of the SDNode).</i></td></tr>
<tr><th id="64">64</th><td><i>// \p MASKPOS  The mask operand position.</i></td></tr>
<tr><th id="65">65</th><td><i>// \p EVLPOS   The explicit vector length operand position.</i></td></tr>
<tr><th id="66">66</th><td><i>// \p SDOPC    The SelectionDAG Node id (eg VP_ADD).</i></td></tr>
<tr><th id="67">67</th><td><i>// \p LEGALPOS The operand position of the SDNode that is used for legalizing</i></td></tr>
<tr><th id="68">68</th><td><i>//             this SDNode. This can be `-1`, in which case the return type of</i></td></tr>
<tr><th id="69">69</th><td><i>//             the SDNode is used.</i></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/BEGIN_REGISTER_VP" data-ref="_M/BEGIN_REGISTER_VP">BEGIN_REGISTER_VP</dfn>(INTRIN, MASKPOS, EVLPOS, SDOPC, LEGALPOS) \</u></td></tr>
<tr><th id="71">71</th><td><u>BEGIN_REGISTER_VP_INTRINSIC(INTRIN, MASKPOS, EVLPOS) \</u></td></tr>
<tr><th id="72">72</th><td><u>BEGIN_REGISTER_VP_SDNODE(SDOPC, LEGALPOS, INTRIN, MASKPOS, EVLPOS)</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/END_REGISTER_VP" data-ref="_M/END_REGISTER_VP">END_REGISTER_VP</dfn>(INTRIN, SDOPC) \</u></td></tr>
<tr><th id="75">75</th><td><u>END_REGISTER_VP_INTRINSIC(INTRIN) \</u></td></tr>
<tr><th id="76">76</th><td><u>END_REGISTER_VP_SDNODE(SDOPC)</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>// The following macros attach properties to the scope they are placed in. This</i></td></tr>
<tr><th id="80">80</th><td><i>// assigns the property to the VP Intrinsic and/or SDNode that belongs to the</i></td></tr>
<tr><th id="81">81</th><td><i>// scope.</i></td></tr>
<tr><th id="82">82</th><td><i>//</i></td></tr>
<tr><th id="83">83</th><td><i>// Property Macros {</i></td></tr>
<tr><th id="84">84</th><td><i></i></td></tr>
<tr><th id="85">85</th><td><i>// The intrinsic and/or SDNode has the same function as this LLVM IR Opcode.</i></td></tr>
<tr><th id="86">86</th><td><i>// \p OPC  The standard IR opcode.</i></td></tr>
<tr><th id="87">87</th><td><u>#<span data-ppcond="87">ifndef</span> <span class="macro" data-ref="_M/HANDLE_VP_TO_OPC">HANDLE_VP_TO_OPC</span></u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/HANDLE_VP_TO_OPC" data-ref="_M/HANDLE_VP_TO_OPC">HANDLE_VP_TO_OPC</dfn>(OPC)</u></td></tr>
<tr><th id="89">89</th><td><u>#<span data-ppcond="87">endif</span></u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><i class="doc">/// } Property Macros</i></td></tr>
<tr><th id="92">92</th><td><i class="doc"></i></td></tr>
<tr><th id="93">93</th><td><i class="doc">///// Integer Arithmetic {</i></td></tr>
<tr><th id="94">94</th><td><i class="doc"></i></td></tr>
<tr><th id="95">95</th><td><i class="doc">// Specialized helper macro for integer binary operators (%x, %y, %mask, %evl).</i></td></tr>
<tr><th id="96">96</th><td><u>#<span data-ppcond="96">ifdef</span> <span class="macro" data-ref="_M/HELPER_REGISTER_BINARY_INT_VP">HELPER_REGISTER_BINARY_INT_VP</span></u></td></tr>
<tr><th id="97">97</th><td><u>#error "The internal helper macro HELPER_REGISTER_BINARY_INT_VP is already defined!"</u></td></tr>
<tr><th id="98">98</th><td><u>#<span data-ppcond="96">endif</span></u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/HELPER_REGISTER_BINARY_INT_VP" data-ref="_M/HELPER_REGISTER_BINARY_INT_VP">HELPER_REGISTER_BINARY_INT_VP</dfn>(INTRIN, SDOPC, OPC) \</u></td></tr>
<tr><th id="100">100</th><td><u>BEGIN_REGISTER_VP(INTRIN, 2, 3, SDOPC, -1) \</u></td></tr>
<tr><th id="101">101</th><td><u>HANDLE_VP_TO_OPC(OPC) \</u></td></tr>
<tr><th id="102">102</th><td><u>END_REGISTER_VP(INTRIN, SDOPC)</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i>// llvm.vp.add(x,y,mask,vlen)</i></td></tr>
<tr><th id="107">107</th><td><a class="macro" href="#99" title=" VP_ADD," data-ref="_M/HELPER_REGISTER_BINARY_INT_VP">HELPER_REGISTER_BINARY_INT_VP</a>(vp_add, <dfn class="enum" id="llvm::ISD::VP_ADD" title='llvm::ISD::VP_ADD' data-ref="llvm::ISD::VP_ADD" data-ref-filename="llvm..ISD..VP_ADD">VP_ADD</dfn>, Add)</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><i>// llvm.vp.and(x,y,mask,vlen)</i></td></tr>
<tr><th id="110">110</th><td><a class="macro" href="#99" title=" VP_AND," data-ref="_M/HELPER_REGISTER_BINARY_INT_VP">HELPER_REGISTER_BINARY_INT_VP</a>(vp_and, <dfn class="enum" id="llvm::ISD::VP_AND" title='llvm::ISD::VP_AND' data-ref="llvm::ISD::VP_AND" data-ref-filename="llvm..ISD..VP_AND">VP_AND</dfn>, And)</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><i>// llvm.vp.ashr(x,y,mask,vlen)</i></td></tr>
<tr><th id="113">113</th><td><a class="macro" href="#99" title=" VP_ASHR," data-ref="_M/HELPER_REGISTER_BINARY_INT_VP">HELPER_REGISTER_BINARY_INT_VP</a>(vp_ashr, <dfn class="enum" id="llvm::ISD::VP_ASHR" title='llvm::ISD::VP_ASHR' data-ref="llvm::ISD::VP_ASHR" data-ref-filename="llvm..ISD..VP_ASHR">VP_ASHR</dfn>, AShr)</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><i>// llvm.vp.lshr(x,y,mask,vlen)</i></td></tr>
<tr><th id="116">116</th><td><a class="macro" href="#99" title=" VP_LSHR," data-ref="_M/HELPER_REGISTER_BINARY_INT_VP">HELPER_REGISTER_BINARY_INT_VP</a>(vp_lshr, <dfn class="enum" id="llvm::ISD::VP_LSHR" title='llvm::ISD::VP_LSHR' data-ref="llvm::ISD::VP_LSHR" data-ref-filename="llvm..ISD..VP_LSHR">VP_LSHR</dfn>, LShr)</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><i>// llvm.vp.mul(x,y,mask,vlen)</i></td></tr>
<tr><th id="119">119</th><td><a class="macro" href="#99" title=" VP_MUL," data-ref="_M/HELPER_REGISTER_BINARY_INT_VP">HELPER_REGISTER_BINARY_INT_VP</a>(vp_mul, <dfn class="enum" id="llvm::ISD::VP_MUL" title='llvm::ISD::VP_MUL' data-ref="llvm::ISD::VP_MUL" data-ref-filename="llvm..ISD..VP_MUL">VP_MUL</dfn>, Mul)</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><i>// llvm.vp.or(x,y,mask,vlen)</i></td></tr>
<tr><th id="122">122</th><td><a class="macro" href="#99" title=" VP_OR," data-ref="_M/HELPER_REGISTER_BINARY_INT_VP">HELPER_REGISTER_BINARY_INT_VP</a>(vp_or, <dfn class="enum" id="llvm::ISD::VP_OR" title='llvm::ISD::VP_OR' data-ref="llvm::ISD::VP_OR" data-ref-filename="llvm..ISD..VP_OR">VP_OR</dfn>, Or)</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i>// llvm.vp.sdiv(x,y,mask,vlen)</i></td></tr>
<tr><th id="125">125</th><td><a class="macro" href="#99" title=" VP_SDIV," data-ref="_M/HELPER_REGISTER_BINARY_INT_VP">HELPER_REGISTER_BINARY_INT_VP</a>(vp_sdiv, <dfn class="enum" id="llvm::ISD::VP_SDIV" title='llvm::ISD::VP_SDIV' data-ref="llvm::ISD::VP_SDIV" data-ref-filename="llvm..ISD..VP_SDIV">VP_SDIV</dfn>, SDiv)</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><i>// llvm.vp.shl(x,y,mask,vlen)</i></td></tr>
<tr><th id="128">128</th><td><a class="macro" href="#99" title=" VP_SHL," data-ref="_M/HELPER_REGISTER_BINARY_INT_VP">HELPER_REGISTER_BINARY_INT_VP</a>(vp_shl, <dfn class="enum" id="llvm::ISD::VP_SHL" title='llvm::ISD::VP_SHL' data-ref="llvm::ISD::VP_SHL" data-ref-filename="llvm..ISD..VP_SHL">VP_SHL</dfn>, Shl)</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><i>// llvm.vp.srem(x,y,mask,vlen)</i></td></tr>
<tr><th id="131">131</th><td><a class="macro" href="#99" title=" VP_SREM," data-ref="_M/HELPER_REGISTER_BINARY_INT_VP">HELPER_REGISTER_BINARY_INT_VP</a>(vp_srem, <dfn class="enum" id="llvm::ISD::VP_SREM" title='llvm::ISD::VP_SREM' data-ref="llvm::ISD::VP_SREM" data-ref-filename="llvm..ISD..VP_SREM">VP_SREM</dfn>, SRem)</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><i>// llvm.vp.sub(x,y,mask,vlen)</i></td></tr>
<tr><th id="134">134</th><td><a class="macro" href="#99" title=" VP_SUB," data-ref="_M/HELPER_REGISTER_BINARY_INT_VP">HELPER_REGISTER_BINARY_INT_VP</a>(vp_sub, <dfn class="enum" id="llvm::ISD::VP_SUB" title='llvm::ISD::VP_SUB' data-ref="llvm::ISD::VP_SUB" data-ref-filename="llvm..ISD..VP_SUB">VP_SUB</dfn>, Sub)</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><i>// llvm.vp.udiv(x,y,mask,vlen)</i></td></tr>
<tr><th id="137">137</th><td><a class="macro" href="#99" title=" VP_UDIV," data-ref="_M/HELPER_REGISTER_BINARY_INT_VP">HELPER_REGISTER_BINARY_INT_VP</a>(vp_udiv, <dfn class="enum" id="llvm::ISD::VP_UDIV" title='llvm::ISD::VP_UDIV' data-ref="llvm::ISD::VP_UDIV" data-ref-filename="llvm..ISD..VP_UDIV">VP_UDIV</dfn>, UDiv)</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i>// llvm.vp.urem(x,y,mask,vlen)</i></td></tr>
<tr><th id="140">140</th><td><a class="macro" href="#99" title=" VP_UREM," data-ref="_M/HELPER_REGISTER_BINARY_INT_VP">HELPER_REGISTER_BINARY_INT_VP</a>(vp_urem, <dfn class="enum" id="llvm::ISD::VP_UREM" title='llvm::ISD::VP_UREM' data-ref="llvm::ISD::VP_UREM" data-ref-filename="llvm..ISD..VP_UREM">VP_UREM</dfn>, URem)</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><i>// llvm.vp.xor(x,y,mask,vlen)</i></td></tr>
<tr><th id="143">143</th><td><a class="macro" href="#99" title=" VP_XOR," data-ref="_M/HELPER_REGISTER_BINARY_INT_VP">HELPER_REGISTER_BINARY_INT_VP</a>(vp_xor, <dfn class="enum" id="llvm::ISD::VP_XOR" title='llvm::ISD::VP_XOR' data-ref="llvm::ISD::VP_XOR" data-ref-filename="llvm..ISD..VP_XOR">VP_XOR</dfn>, Xor)</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><u>#undef <a class="macro" href="#99" data-ref="_M/HELPER_REGISTER_BINARY_INT_VP">HELPER_REGISTER_BINARY_INT_VP</a></u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i>///// } Integer Arithmetic</i></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#undef <a class="macro" href="#70" data-ref="_M/BEGIN_REGISTER_VP">BEGIN_REGISTER_VP</a></u></td></tr>
<tr><th id="151">151</th><td><u>#undef <a class="macro" href="#27" data-ref="_M/BEGIN_REGISTER_VP_INTRINSIC">BEGIN_REGISTER_VP_INTRINSIC</a></u></td></tr>
<tr><th id="152">152</th><td><u>#undef <a class="macro" href="../CodeGen/ISDOpcodes.h.html#1181" data-ref="_M/BEGIN_REGISTER_VP_SDNODE">BEGIN_REGISTER_VP_SDNODE</a></u></td></tr>
<tr><th id="153">153</th><td><u>#undef <a class="macro" href="#74" data-ref="_M/END_REGISTER_VP">END_REGISTER_VP</a></u></td></tr>
<tr><th id="154">154</th><td><u>#undef <a class="macro" href="#32" data-ref="_M/END_REGISTER_VP_INTRINSIC">END_REGISTER_VP_INTRINSIC</a></u></td></tr>
<tr><th id="155">155</th><td><u>#undef <a class="macro" href="#53" data-ref="_M/END_REGISTER_VP_SDNODE">END_REGISTER_VP_SDNODE</a></u></td></tr>
<tr><th id="156">156</th><td><u>#undef <a class="macro" href="#88" data-ref="_M/HANDLE_VP_TO_OPC">HANDLE_VP_TO_OPC</a></u></td></tr>
<tr><th id="157">157</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../lld/ELF/InputFiles.cpp.html'>llvm/lld/ELF/InputFiles.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>