dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../7 minimipsb3/minimips/minimips.ip_user_files/ipstatic/simulation/dist_mem_gen_v8_0.v,
inst_rom.v,verilog,xil_defaultlib,../../../mimiMIPS_B3_v1.2/project_1/project_1.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
