# General Timer Regression Results

Generated on: 2025-12-22 18:52:48

**Overall Status: PASSED**
**Passed: 22 / 22**

| Test Name | Status | Description |
| :--- | :---: | :--- |
| SV_Cocotb_AXI | ✅ PASS | SystemVerilog AXI Cocotb via Verilator |
| SV_Cocotb_APB | ✅ PASS | SystemVerilog APB Cocotb via Verilator |
| SV_Cocotb_WB | ✅ PASS | SystemVerilog WB Cocotb via Verilator |
| VHDL_Cocotb_AXI | ✅ PASS | VHDL AXI Cocotb via GHDL |
| VHDL_Cocotb_APB | ✅ PASS | VHDL APB Cocotb via GHDL |
| VHDL_Cocotb_WB | ✅ PASS | VHDL WB Cocotb via GHDL |
| ModelSim_SV | ✅ PASS | ModelSim SystemVerilog Native TB |
| ModelSim_VHDL | ✅ PASS | ModelSim VHDL Native TB |
| Xilinx_SV | ✅ PASS | Xilinx xsim SystemVerilog Native TB |
| Xilinx_VHDL | ✅ PASS | Xilinx xsim VHDL Native TB |
| Icarus_Verilog | ✅ PASS | Icarus Verilog Native TB |
| GHDL_Native | ✅ PASS | GHDL VHDL Native TB |
| Linting | ✅ PASS | Verilator & GHDL Linting |
| Formal_AXI | ✅ PASS | Formal Verification (AXI) via SymbiYosys |
| Formal_APB | ✅ PASS | Formal Verification (APB) via SymbiYosys |
| Formal_WB | ✅ PASS | Formal Verification (WB) via SymbiYosys |
| UVM_VERILOG_AXI | ✅ PASS | UVM Verification (VERILOG AXI) via Xilinx xsim |
| UVM_VERILOG_APB | ✅ PASS | UVM Verification (VERILOG APB) via Xilinx xsim |
| UVM_VERILOG_WB | ✅ PASS | UVM Verification (VERILOG WB) via Xilinx xsim |
| UVM_VHDL_AXI | ✅ PASS | UVM Verification (VHDL AXI) via Xilinx xsim |
| UVM_VHDL_APB | ✅ PASS | UVM Verification (VHDL APB) via Xilinx xsim |
| UVM_VHDL_WB | ✅ PASS | UVM Verification (VHDL WB) via Xilinx xsim |
