<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-8363</identifier><datestamp>2013-11-13T09:09:35Z</datestamp><dc:title>Isolation of NBTI Stress Generated Interface Trap and Hole-Trapping Components in PNO p-MOSFETs</dc:title><dc:creator>MAHAPATRA, S</dc:creator><dc:creator>MAHETA, VD</dc:creator><dc:creator>ISLAM, AE</dc:creator><dc:creator>ALAM, MA</dc:creator><dc:subject>bias temperature instability</dc:subject><dc:subject>i-dlin technique</dc:subject><dc:subject>degradation</dc:subject><dc:subject>dependence</dc:subject><dc:subject>diffusion</dc:subject><dc:subject>mechanism</dc:subject><dc:subject>hydrogen</dc:subject><dc:subject>model</dc:subject><dc:subject>activation energy</dc:subject><dc:subject>field acceleration</dc:subject><dc:subject>hole trapping</dc:subject><dc:subject>interface traps</dc:subject><dc:subject>negative bias temperature instability (nbti)</dc:subject><dc:subject>plasma oxynitride</dc:subject><dc:subject>p-mosfet</dc:subject><dc:subject>reaction-diffusion (r-d) model</dc:subject><dc:subject>time exponent</dc:subject><dc:description>In this paper, a simple phenomenological technique is used to isolate the hole-trapping and interface trap generation components during negative bias temperature instability (NBTI) stress in plasma nitrided oxide (PNO) p-MOSFETs. This isolation methodology reconciles the apparent differences between experimentally measured NBTI power-law time exponents obtained by ultrafast on-the-fly I(DLIN) method, which are the ones obtained using slightly delayed but very long-time measurements, and the corresponding exponents predicted by the reaction-diffusion model. A systematic validation of the isolation technique is provided through degradation data taken over a broad range of operating conditions and a wide variety of PNO processes, to establish the robustness and uniqueness of the separation procedure.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2011-08-01T06:12:24Z</dc:date><dc:date>2011-12-26T12:53:17Z</dc:date><dc:date>2011-12-27T05:40:34Z</dc:date><dc:date>2011-08-01T06:12:24Z</dc:date><dc:date>2011-12-26T12:53:17Z</dc:date><dc:date>2011-12-27T05:40:34Z</dc:date><dc:date>2009</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE TRANSACTIONS ON ELECTRON DEVICES, 56(2), 236-242</dc:identifier><dc:identifier>0018-9383</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/TED.2008.2010569</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/8363</dc:identifier><dc:identifier>http://hdl.handle.net/10054/8363</dc:identifier><dc:language>en</dc:language></oai_dc:dc>