

================================================================
== Vivado HLS Report for 'rms_norm'
================================================================
* Date:           Wed Dec 11 23:46:45 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.386 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    33854|    33854| 0.339 ms | 0.339 ms |  33854|  33854|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_pow_generic_float_s_fu_137  |pow_generic_float_s  |       24|       24| 0.240 us | 0.240 us |    1|    1| function |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_0_i   |    16896|    16896|        11|          -|          -|  1536|    no    |
        |- l_S_i_1_i1  |    16896|    16896|        11|          -|          -|  1536|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     52|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       13|     20|    5073|   6109|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    507|    -|
|Register         |        -|      -|     331|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       13|     20|    5404|   6668|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        4|      9|       5|     12|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |attention_fadd_32pcA_U24        |attention_fadd_32pcA  |        0|      2|   205|   390|    0|
    |attention_fdiv_32rcU_U26        |attention_fdiv_32rcU  |        0|      0|   761|   994|    0|
    |attention_fmul_32qcK_U25        |attention_fmul_32qcK  |        0|      3|   143|   321|    0|
    |grp_pow_generic_float_s_fu_137  |pow_generic_float_s   |       13|     15|  3964|  4404|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                           |                      |       13|     20|  5073|  6109|    0|
    +--------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln25_fu_207_p2   |     +    |      0|  0|  13|          11|           1|
    |add_ln38_fu_224_p2   |     +    |      0|  0|  13|          11|           1|
    |icmp_ln25_fu_201_p2  |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln38_fu_218_p2  |   icmp   |      0|  0|  13|          11|          11|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  52|          44|          24|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm       |  369|         84|    1|         84|
    |grp_fu_158_p0   |   15|          3|   32|         96|
    |grp_fu_158_p1   |   15|          3|   32|         96|
    |grp_fu_164_p0   |   15|          3|   32|         96|
    |grp_fu_164_p1   |   21|          4|   32|        128|
    |grp_fu_168_p0   |   15|          3|   32|         96|
    |grp_fu_168_p1   |   15|          3|   32|         96|
    |i1_0_0_reg_126  |    9|          2|   11|         22|
    |i_0_0_reg_115   |    9|          2|   11|         22|
    |v0_address0     |   15|          3|   11|         33|
    |v9_0_reg_103    |    9|          2|   32|         64|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  507|        112|  258|        833|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |add_ln25_reg_239                             |  11|   0|   11|          0|
    |add_ln38_reg_257                             |  11|   0|   11|          0|
    |ap_CS_fsm                                    |  83|   0|   83|          0|
    |grp_pow_generic_float_s_fu_137_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_0_reg_126                               |  11|   0|   11|          0|
    |i_0_0_reg_115                                |  11|   0|   11|          0|
    |reg_176                                      |  32|   0|   32|          0|
    |reg_182                                      |  32|   0|   32|          0|
    |reg_189                                      |  32|   0|   32|          0|
    |reg_195                                      |  32|   0|   32|          0|
    |v1_load_reg_277                              |  32|   0|   32|          0|
    |v9_0_reg_103                                 |  32|   0|   32|          0|
    |zext_ln39_reg_262                            |  11|   0|   64|         53|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 331|   0|  384|         53|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |   rms_norm   | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |   rms_norm   | return value |
|ap_start       |  in |    1| ap_ctrl_hs |   rms_norm   | return value |
|ap_done        | out |    1| ap_ctrl_hs |   rms_norm   | return value |
|ap_idle        | out |    1| ap_ctrl_hs |   rms_norm   | return value |
|ap_ready       | out |    1| ap_ctrl_hs |   rms_norm   | return value |
|v0_address0    | out |   11|  ap_memory |      v0      |     array    |
|v0_ce0         | out |    1|  ap_memory |      v0      |     array    |
|v0_q0          |  in |   32|  ap_memory |      v0      |     array    |
|v1_address0    | out |   11|  ap_memory |      v1      |     array    |
|v1_ce0         | out |    1|  ap_memory |      v1      |     array    |
|v1_q0          |  in |   32|  ap_memory |      v1      |     array    |
|v3_0_address0  | out |   11|  ap_memory |     v3_0     |     array    |
|v3_0_ce0       | out |    1|  ap_memory |     v3_0     |     array    |
|v3_0_we0       | out |    1|  ap_memory |     v3_0     |     array    |
|v3_0_d0        | out |   32|  ap_memory |     v3_0     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

