Analysis & Synthesis report for pwm1
Tue Nov  7 16:05:25 2006
Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Analysis & Synthesis Equations
  9. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Tue Nov  7 16:05:25 2006         ;
; Quartus II Version          ; 5.0 Build 171 11/03/2005 SP 2 SJ Full Version ;
; Revision Name               ; pwm1                                          ;
; Top-level Entity Name       ; pwm1                                          ;
; Family                      ; APEX20KE                                      ;
; Total logic elements        ; 21                                            ;
; Total pins                  ; 16                                            ;
; Total virtual pins          ; 0                                             ;
; Total memory bits           ; 0                                             ;
; Total PLLs                  ; 0                                             ;
+-----------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                  ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+
; Option                                                                                     ; Setting           ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+
; Device                                                                                     ; EP20K200EFC484-2X ;               ;
; Top-level entity name                                                                      ; pwm1              ; pwm1          ;
; Family name                                                                                ; APEX20KE          ; Stratix       ;
; Use smart compilation                                                                      ; Off               ; Off           ;
; Create Debugging Nodes for IP Cores                                                        ; off               ; off           ;
; Preserve fewer node names                                                                  ; On                ; On            ;
; Disable OpenCore Plus hardware evaluation                                                  ; Off               ; Off           ;
; Verilog Version                                                                            ; Verilog_2001      ; Verilog_2001  ;
; VHDL Version                                                                               ; VHDL93            ; VHDL93        ;
; State Machine Processing                                                                   ; Auto              ; Auto          ;
; Extract Verilog State Machines                                                             ; On                ; On            ;
; Extract VHDL State Machines                                                                ; On                ; On            ;
; Add Pass-Through Logic to Inferred RAMs                                                    ; On                ; On            ;
; NOT Gate Push-Back                                                                         ; On                ; On            ;
; Power-Up Don't Care                                                                        ; On                ; On            ;
; Remove Redundant Logic Cells                                                               ; Off               ; Off           ;
; Remove Duplicate Registers                                                                 ; On                ; On            ;
; Ignore CARRY Buffers                                                                       ; Off               ; Off           ;
; Ignore CASCADE Buffers                                                                     ; Off               ; Off           ;
; Ignore GLOBAL Buffers                                                                      ; Off               ; Off           ;
; Ignore ROW GLOBAL Buffers                                                                  ; Off               ; Off           ;
; Ignore LCELL Buffers                                                                       ; Off               ; Off           ;
; Ignore SOFT Buffers                                                                        ; On                ; On            ;
; Limit AHDL Integers to 32 Bits                                                             ; Off               ; Off           ;
; Auto Implement in ROM                                                                      ; Off               ; Off           ;
; Technology Mapper -- APEX 20K/APEX 20KE/APEX 20KC/APEX II/ARM-based Excalibur              ; LUT               ; LUT           ;
; Optimization Technique -- APEX 20K/APEX 20KE/APEX 20KC/APEX II/ARM-based Excalibur         ; Balanced          ; Balanced      ;
; Allow XOR Gate Usage                                                                       ; On                ; On            ;
; Carry Chain Length                                                                         ; 48                ; 48            ;
; Cascade Chain Length                                                                       ; 2                 ; 2             ;
; Parallel Expander Chain Length -- APEX 20K/APEX 20KE/APEX 20KC/APEX II/ARM-based Excalibur ; 16                ; 16            ;
; Auto Carry Chains                                                                          ; On                ; On            ;
; Auto Parallel Expanders                                                                    ; On                ; On            ;
; Auto Open-Drain Pins                                                                       ; On                ; On            ;
; Remove Duplicate Logic                                                                     ; On                ; On            ;
; Perform WYSIWYG Primitive Resynthesis                                                      ; Off               ; Off           ;
; Perform gate-level register retiming                                                       ; Off               ; Off           ;
; Allow register retiming to trade off Tsu/Tco with Fmax                                     ; On                ; On            ;
; Auto ROM Replacement                                                                       ; On                ; On            ;
; Auto RAM Replacement                                                                       ; On                ; On            ;
; Auto Shift Register Replacement                                                            ; On                ; On            ;
; Auto Clock Enable Replacement                                                              ; On                ; On            ;
; Auto Resource Sharing                                                                      ; Off               ; Off           ;
; Allow Any RAM Size For Recognition                                                         ; Off               ; Off           ;
; Allow Any ROM Size For Recognition                                                         ; Off               ; Off           ;
; Allow Any Shift Register Size For Recognition                                              ; Off               ; Off           ;
; Ignore translate_off and translate_on Synthesis Directives                                 ; Off               ; Off           ;
; Show Parameter Settings Tables in Synthesis Report                                         ; On                ; On            ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                              ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path              ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------+
; pwm1.bdf                         ; yes             ; User Block Diagram/Schematic File  ; /home/lattice/nios/pwm1/pwm1.bdf          ;
; ../Altera_Pwms/1c20/pwm.v        ; yes             ; User Verilog HDL File              ; /home/lattice/nios/Altera_Pwms/1c20/pwm.v ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+-----------------------------------+---------+
; Resource                          ; Usage   ;
+-----------------------------------+---------+
; Total logic elements              ; 21      ;
; Total combinational functions     ; 21      ;
;     -- Total 4-input functions    ; 2       ;
;     -- Total 3-input functions    ; 1       ;
;     -- Total 2-input functions    ; 12      ;
;     -- Total 1-input functions    ; 6       ;
;     -- Total 0-input functions    ; 0       ;
; Combinational cells for routing   ; 0       ;
; Total registers                   ; 7       ;
; Total logic cells in carry chains ; 18      ;
; I/O pins                          ; 16      ;
; Maximum fan-out node              ; pwm_en  ;
; Maximum fan-out                   ; 7       ;
; Total fan-out                     ; 83      ;
; Average fan-out                   ; 2.24    ;
+-----------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                       ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+---------------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Full Hierarchy Name ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+---------------------+
; |pwm1                      ; 21 (0)      ; 7            ; 0           ; 16   ; 0            ; 14 (0)       ; 0 (0)             ; 7 (0)            ; 18 (0)          ; |pwm1               ;
;    |pwm:inst|              ; 21 (21)     ; 7            ; 0           ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 7 (7)            ; 18 (18)         ; |pwm1|pwm:inst      ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+---------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7     ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 7     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in /home/lattice/nios/pwm1/pwm1.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Nov  7 16:05:25 2006
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pwm1 -c pwm1
Info: Found 1 design units, including 1 entities, in source file pwm1.bdf
    Info: Found entity 1: pwm1
Info: Found 1 design units, including 1 entities, in source file ../Altera_Pwms/1c20/pwm.v
    Info: Found entity 1: pwm
Info: Elaborating entity "pwm1" for the top level hierarchy
Info: Elaborating entity "pwm" for hierarchy "pwm:inst"
Warning: Verilog HDL assignment warning at pwm.v(50): truncated value with size 32 to match size of target (6)
Warning: Verilog HDL assignment warning at pwm.v(54): truncated value with size 32 to match size of target (6)
Warning: Verilog HDL assignment warning at pwm.v(57): truncated value with size 32 to match size of target (6)
Warning: Verilog HDL assignment warning at pwm.v(70): truncated value with size 32 to match size of target (1)
Warning: Verilog HDL assignment warning at pwm.v(78): truncated value with size 32 to match size of target (1)
Info: Implemented 37 device resources after synthesis - the final resource count might be different
    Info: Implemented 15 input pins
    Info: Implemented 1 output pins
    Info: Implemented 21 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Processing ended: Tue Nov  7 16:05:25 2006
    Info: Elapsed time: 00:00:01


