{
  "title": "GitHub Verilog Languages Daily Trending",
  "description": "Daily Trending of Verilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Mon, 07 Oct 2024 07:15:01 GMT",
  "items": [
    {
      "title": "sheldonucr/ucr-eecs168-lab",
      "url": "https://github.com/sheldonucr/ucr-eecs168-lab",
      "description": "The lab schedules for EECS168 at UC Riverside",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "490",
      "forks": "32",
      "addStars": "2",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/16601970?s=40&v=4",
          "name": "craje92",
          "url": "https://github.com/craje92"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/33165412?s=40&v=4",
          "name": "hzhou012",
          "url": "https://github.com/hzhou012"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/22084012?s=40&v=4",
          "name": "hzhouplus",
          "url": "https://github.com/hzhouplus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/22083843?s=40&v=4",
          "name": "psythefirst",
          "url": "https://github.com/psythefirst"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/49456654?s=40&v=4",
          "name": "jinweizhang001",
          "url": "https://github.com/jinweizhang001"
        }
      ]
    },
    {
      "title": "The-OpenROAD-Project/OpenROAD-flow-scripts",
      "url": "https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts",
      "description": "OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "322",
      "forks": "280",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/761514?s=40&v=4",
          "name": "maliberty",
          "url": "https://github.com/maliberty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/9001905?s=40&v=4",
          "name": "vvbandeira",
          "url": "https://github.com/vvbandeira"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2798822?s=40&v=4",
          "name": "oharboe",
          "url": "https://github.com/oharboe"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/71403620?s=40&v=4",
          "name": "ravi-varadarajan",
          "url": "https://github.com/ravi-varadarajan"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43450810?s=40&v=4",
          "name": "eder-matheus",
          "url": "https://github.com/eder-matheus"
        }
      ]
    },
    {
      "title": "The-OpenROAD-Project/OpenROAD",
      "url": "https://github.com/The-OpenROAD-Project/OpenROAD",
      "description": "OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,532",
      "forks": "536",
      "addStars": "2",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/761514?s=40&v=4",
          "name": "maliberty",
          "url": "https://github.com/maliberty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43450810?s=40&v=4",
          "name": "eder-matheus",
          "url": "https://github.com/eder-matheus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/34749589?s=40&v=4",
          "name": "jjcherry56",
          "url": "https://github.com/jjcherry56"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/46405338?s=40&v=4",
          "name": "gadfort",
          "url": "https://github.com/gadfort"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56893454?s=40&v=4",
          "name": "osamahammad21",
          "url": "https://github.com/osamahammad21"
        }
      ]
    },
    {
      "title": "vortexgpgpu/vortex",
      "url": "https://github.com/vortexgpgpu/vortex",
      "description": "",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,203",
      "forks": "255",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/2282163?s=40&v=4",
          "name": "tinebp",
          "url": "https://github.com/tinebp"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/60236720?s=40&v=4",
          "name": "jaewon-lee-github",
          "url": "https://github.com/jaewon-lee-github"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/44707773?s=40&v=4",
          "name": "SantoshSrivatsan24",
          "url": "https://github.com/SantoshSrivatsan24"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/42877662?s=40&v=4",
          "name": "MalikBurton",
          "url": "https://github.com/MalikBurton"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/34752929?s=40&v=4",
          "name": "troibe",
          "url": "https://github.com/troibe"
        }
      ]
    },
    {
      "title": "chipsalliance/synlig",
      "url": "https://github.com/chipsalliance/synlig",
      "description": "SystemVerilog support for Yosys",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "160",
      "forks": "21",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/11210823?s=40&v=4",
          "name": "kamilrakoczy",
          "url": "https://github.com/kamilrakoczy"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/4888536?s=40&v=4",
          "name": "mglb",
          "url": "https://github.com/mglb"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/54976862?s=40&v=4",
          "name": "rkapuscik",
          "url": "https://github.com/rkapuscik"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/8438531?s=40&v=4",
          "name": "tgorochowik",
          "url": "https://github.com/tgorochowik"
        }
      ]
    },
    {
      "title": "YosysHQ/picorv32",
      "url": "https://github.com/YosysHQ/picorv32",
      "description": "PicoRV32 - A Size-Optimized RISC-V CPU",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "3,083",
      "forks": "749",
      "addStars": "2",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/619764?s=40&v=4",
          "name": "cliffordwolf",
          "url": "https://github.com/cliffordwolf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/70348?s=40&v=4",
          "name": "wallclimber21",
          "url": "https://github.com/wallclimber21"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2194902?s=40&v=4",
          "name": "olofk",
          "url": "https://github.com/olofk"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3416?s=40&v=4",
          "name": "thoughtpolice",
          "url": "https://github.com/thoughtpolice"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1768286?s=40&v=4",
          "name": "ldoolitt",
          "url": "https://github.com/ldoolitt"
        }
      ]
    },
    {
      "title": "efabless/caravel_user_project",
      "url": "https://github.com/efabless/caravel_user_project",
      "description": "https://caravel-user-project.readthedocs.io",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "180",
      "forks": "330",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/42048757?s=40&v=4",
          "name": "jeffdi",
          "url": "https://github.com/jeffdi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/67271180?s=40&v=4",
          "name": "marwaneltoukhy",
          "url": "https://github.com/marwaneltoukhy"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/25064257?s=40&v=4",
          "name": "Manarabdelaty",
          "url": "https://github.com/Manarabdelaty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/12303699?s=40&v=4",
          "name": "kareefardi",
          "url": "https://github.com/kareefardi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/47463234?s=40&v=4",
          "name": "a-omla",
          "url": "https://github.com/a-omla"
        }
      ]
    },
    {
      "title": "corundum/corundum",
      "url": "https://github.com/corundum/corundum",
      "description": "Open source FPGA-based NIC and platform for in-network compute",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,657",
      "forks": "412",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/508807?s=40&v=4",
          "name": "alexforencich",
          "url": "https://github.com/alexforencich"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56249772?s=40&v=4",
          "name": "joft-mle",
          "url": "https://github.com/joft-mle"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/10325586?s=40&v=4",
          "name": "Basseuph",
          "url": "https://github.com/Basseuph"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56433206?s=40&v=4",
          "name": "andreasbraun90",
          "url": "https://github.com/andreasbraun90"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/37203263?s=40&v=4",
          "name": "minseongg",
          "url": "https://github.com/minseongg"
        }
      ]
    },
    {
      "title": "riscv-mcu/e203_hbirdv2",
      "url": "https://github.com/riscv-mcu/e203_hbirdv2",
      "description": "The Ultra-Low Power RISC-V Core",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,218",
      "forks": "338",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/13828612?s=40&v=4",
          "name": "hucan7",
          "url": "https://github.com/hucan7"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1538922?s=40&v=4",
          "name": "fanghuaqi",
          "url": "https://github.com/fanghuaqi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/144345?s=40&v=4",
          "name": "Carton",
          "url": "https://github.com/Carton"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/766788?s=40&v=4",
          "name": "howard0su",
          "url": "https://github.com/howard0su"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1916518?s=40&v=4",
          "name": "Icenowy",
          "url": "https://github.com/Icenowy"
        }
      ]
    }
  ]
}