==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'src_buff' (Big_Data_Ser/top.cpp:4:54)
WARNING: [HLS 207-5292] unused parameter 'src_sz' (Big_Data_Ser/top.cpp:4:68)
WARNING: [HLS 207-5292] unused parameter 'dst_buff' (Big_Data_Ser/top.cpp:4:82)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.293 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.134 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'dut' (Big_Data_Ser/top.cpp:4) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.367 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_buff' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_sz' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/dst_buff' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dut/src_buff' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dut/src_sz' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dut/dst_buff' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.367 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.043 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.045 seconds; peak allocated memory: 1.367 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.434 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.544 seconds; peak allocated memory: 1.402 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.432 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.944 seconds; peak allocated memory: 1.390 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.261 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.007 seconds; peak allocated memory: 1.446 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.495 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.975 seconds; peak allocated memory: 1.391 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.302 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.023 seconds; peak allocated memory: 1.376 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.747 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.121 seconds; peak allocated memory: 1.391 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.374 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.957 seconds; peak allocated memory: 1.415 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.061 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.259 seconds; peak allocated memory: 1.391 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.158 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.636 seconds; peak allocated memory: 1.393 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.762 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.022 seconds; peak allocated memory: 1.392 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.771 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.933 seconds; peak allocated memory: 1.397 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 18.527 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 24.257 seconds; peak allocated memory: 1.406 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.498 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.916 seconds; peak allocated memory: 1.413 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.572 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.313 seconds; peak allocated memory: 1.422 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.384 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.924 seconds; peak allocated memory: 1.384 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.643 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.086 seconds; peak allocated memory: 1.450 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.975 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.817 seconds; peak allocated memory: 1.409 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.739 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.828 seconds; peak allocated memory: 1.440 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.379 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.631 seconds; peak allocated memory: 1.398 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.657 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.681 seconds; peak allocated memory: 1.415 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.337 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.011 seconds; peak allocated memory: 1.413 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.497 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.034 seconds; peak allocated memory: 1.387 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.668 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.467 seconds; peak allocated memory: 1.398 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.056 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.684 seconds; peak allocated memory: 1.399 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.734 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.128 seconds; peak allocated memory: 1.438 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.489 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.543 seconds; peak allocated memory: 1.407 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.721 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.727 seconds; peak allocated memory: 1.427 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.646 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.276 seconds; peak allocated memory: 1.335 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.786 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 15.247 seconds; peak allocated memory: 1.321 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.727 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.884 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.448 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.733 seconds; peak allocated memory: 1.429 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.22 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.266 seconds; peak allocated memory: 1.416 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.128 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.457 seconds; peak allocated memory: 1.386 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.974 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.132 seconds; peak allocated memory: 1.343 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.702 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.528 seconds; peak allocated memory: 1.411 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.951 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.981 seconds; peak allocated memory: 1.422 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.232 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.963 seconds; peak allocated memory: 1.418 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.723 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.238 seconds; peak allocated memory: 1.447 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.876 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.435 seconds; peak allocated memory: 1.404 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.93 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.205 seconds; peak allocated memory: 1.404 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.515 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.976 seconds; peak allocated memory: 1.395 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.697 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.317 seconds; peak allocated memory: 1.413 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.266 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.734 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.275 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.809 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.903 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.901 seconds; peak allocated memory: 1.396 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.167 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.668 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.173 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.604 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.979 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.333 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.104 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.52 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.723 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.08 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.127 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.506 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.143 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.531 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.076 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.555 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.405 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.946 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.396 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.882 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.511 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.977 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.283 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.632 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.257 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.741 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.328 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.723 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.052 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.503 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.462 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.963 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.654 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.206 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.068 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.505 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.818 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.195 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.33 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.936 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.811 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.286 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.042 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.735 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.618 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.023 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.656 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.043 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.558 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.994 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.005 seconds; current allocated memory: 0.133 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.378 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.293 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.729 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.313 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.784 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.127 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.567 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.654 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.1 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.039 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.532 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.007 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.452 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.95 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.37 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.887 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.431 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.308 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.735 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.663 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.234 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.014 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.496 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.105 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.507 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.973 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.705 seconds; peak allocated memory: 1.425 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.974 seconds; current allocated memory: 0.098 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.364 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.21 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.591 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.604 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.99 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.251 seconds; current allocated memory: 0.008 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.716 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.425 seconds; current allocated memory: 0.121 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.842 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.29 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.691 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.544 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.635 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.151 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.109 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.598 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.467 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.628 seconds; peak allocated memory: 1.396 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.26 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.83 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.663 seconds; current allocated memory: 0.086 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.137 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.223 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.676 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:84:22)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:84:35)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:84:48)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:84:61)
WARNING: [HLS 207-5292] unused parameter 'src_sz' (Big_Data_Ser/top.cpp:16:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.19 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:27:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:118:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:111:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:110:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:109:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:107:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:106:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:105:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:104:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:104:24)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:102:46)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:102:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:98:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:95:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:93:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:92:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:88:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:88:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:72:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:71:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:70:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:67:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:66:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:65:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:58:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:52:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:50:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:48:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:46:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:46:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:38:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:35:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:31:21)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:92:38)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:93:77)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.403 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (Big_Data_Ser/top.cpp:31) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (Big_Data_Ser/top.cpp:65) in function 'dut' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_60_2' (Big_Data_Ser/top.cpp:65) in function 'dut' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_90_3' (Big_Data_Ser/top.cpp:90) in function 'dut' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_115_4' in function 'dut' completely with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.465 GB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_60_2' (Big_Data_Ser/top.cpp:65:32) in function 'dut' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:40:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:44:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.829 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_60_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_60_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_buff' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_sz' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/dst_buff' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dut/src_sz' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.465 GB.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 18.784 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.195 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.127 seconds; current allocated memory: 2.566 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.524 seconds; peak allocated memory: 1.467 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '47726'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.854 seconds; current allocated memory: 2.152 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.228 seconds; peak allocated memory: 1.467 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.581 seconds; current allocated memory: 138.988 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.399 seconds; peak allocated memory: 874.332 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.992 seconds; current allocated memory: 361.594 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.498 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:90:22)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:90:35)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:90:48)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:90:61)
WARNING: [HLS 207-5292] unused parameter 'src_sz' (Big_Data_Ser/top.cpp:16:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 12.536 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:27:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:124:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:123:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:122:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:120:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:118:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:115:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:113:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:113:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:111:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:110:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:109:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:104:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:101:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:99:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:98:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:94:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:94:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:78:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:77:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:76:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:73:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:71:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:70:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:63:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:62:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:58:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:52:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:51:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:50:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:48:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:46:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:46:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:38:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:35:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:31:21)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:98:38)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:99:77)
ERROR: [HLS 214-323] Address computation on scalar port 'src_buff' is not supported (Big_Data_Ser/top.cpp:16:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 22.207 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 26.244 seconds; peak allocated memory: 1.400 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.008 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.589 seconds; peak allocated memory: 1.449 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.343 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 6.487 seconds; peak allocated memory: 1.420 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.503 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 6.316 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 9.165 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.43 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.412 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.263 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'src_sz' (Big_Data_Ser/top.cpp:16:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 10.603 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator!=<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:2234)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator!=<8, true>(ap_int_base<8, true> const&) const' into 'bool operator!=<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:2231)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:27:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:128:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:127:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:126:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:125:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:123:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:115:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:113:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:105:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:103:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:102:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:98:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:98:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:82:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:81:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:80:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:77:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:76:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:75:18)
INFO: [HLS 214-131] Inlining function 'bool operator!=<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:66:36)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:64:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:63:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:62:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:58:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:52:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:51:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:50:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:48:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:46:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:46:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:38:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:35:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:31:21)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
ERROR: [HLS 214-323] Address computation on scalar port 'src_buff' is not supported (Big_Data_Ser/top.cpp:16:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 20.485 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 23.563 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.931 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.931 seconds; peak allocated memory: 1.432 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'src_sz' (Big_Data_Ser/top.cpp:16:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 7.006 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator!=<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:2234)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator!=<8, true>(ap_int_base<8, true> const&) const' into 'bool operator!=<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:2231)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:27:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:128:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:127:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:126:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:125:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:123:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:115:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:113:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:105:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:103:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:102:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:98:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:98:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:82:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:81:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:80:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:77:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:76:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:75:18)
INFO: [HLS 214-131] Inlining function 'bool operator!=<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:66:36)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:64:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:63:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:62:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:58:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:38:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:35:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:31:21)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
ERROR: [HLS 214-323] Address computation on scalar port 'src_buff' is not supported (Big_Data_Ser/top.cpp:16:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 13.292 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 16.594 seconds; peak allocated memory: 1.447 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'src_sz' (Big_Data_Ser/top.cpp:16:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 7.138 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator!=<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:2234)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator!=<8, true>(ap_int_base<8, true> const&) const' into 'bool operator!=<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:2231)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:26:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:127:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:126:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:125:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:123:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:120:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:120:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:118:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:107:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:104:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:102:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:101:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:97:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:97:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:81:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:80:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:79:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:76:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:75:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:74:18)
INFO: [HLS 214-131] Inlining function 'bool operator!=<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:65:36)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:63:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:62:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:61:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:56:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:48:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:46:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:43:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:43:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:43:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:39:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:39:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:37:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:34:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:30:21)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
ERROR: [HLS 214-323] Address computation on scalar port 'src_buff' is not supported (Big_Data_Ser/top.cpp:16:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 13.455 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 16.64 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.545 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.229 seconds; peak allocated memory: 1.416 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:80:22)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:80:35)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:80:48)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:80:61)
WARNING: [HLS 207-5292] unused parameter 'src_sz' (Big_Data_Ser/top.cpp:16:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 6.994 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:27:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:113:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:107:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:106:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:105:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:104:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:103:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:102:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:101:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:100:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:100:24)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:98:46)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:98:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:94:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:91:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:88:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:84:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:84:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:68:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:67:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:66:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:63:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:62:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:25)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:48:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:46:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:46:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:38:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:38:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:35:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:31:21)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:88:38)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:89:77)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 7.138 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.446 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (Big_Data_Ser/top.cpp:31) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_2' (Big_Data_Ser/top.cpp:61) in function 'dut' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_56_2' (Big_Data_Ser/top.cpp:61) in function 'dut' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_3' (Big_Data_Ser/top.cpp:86) in function 'dut' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_110_4' in function 'dut' completely with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.446 GB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_56_2' (Big_Data_Ser/top.cpp:61:32) in function 'dut' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:40:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 1.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_56_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_56_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_56_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_buff' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_sz' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/dst_buff' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'dut/src_sz' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'dut/dst_buff' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.446 GB.
INFO: [RTMG 210-278] Implementing memory 'dut_dut_Pipeline_VITIS_LOOP_29_1_ptr_col_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.446 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 170.88 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 18.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 21.447 seconds; peak allocated memory: 1.446 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.319 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.674 seconds; peak allocated memory: 1.409 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.498 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.27 seconds; peak allocated memory: 1.431 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:96:22)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:96:35)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:96:48)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:96:61)
WARNING: [HLS 207-5292] unused parameter 'src_sz' (Big_Data_Ser/top.cpp:16:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 7.103 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:26:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:130:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:129:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:128:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:127:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:126:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:125:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:124:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:123:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:123:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:115:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:105:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:104:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:100:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:100:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:84:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:83:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:82:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:79:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:77:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:76:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:69:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:68:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:48:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:46:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:43:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:43:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:43:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:39:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:39:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:37:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:34:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:30:21)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:104:38)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:105:77)
ERROR: [HLS 214-323] Address computation on scalar port 'src_buff' is not supported (Big_Data_Ser/top.cpp:16:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 13.646 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 16.81 seconds; peak allocated memory: 1.449 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.847 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.153 seconds; peak allocated memory: 1.454 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.71 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 6.476 seconds; peak allocated memory: 1.446 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.702 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.25 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.753 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:26:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:120:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:118:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:115:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:106:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:105:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:104:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:99:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:96:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:94:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:93:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:73:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:72:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:71:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:68:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:65:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:52:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:50:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:43:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:43:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:43:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:39:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:39:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:37:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:34:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:30:21)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:93:38)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:94:77)
ERROR: [HLS 214-323] Address computation on scalar port 'src_buff' is not supported (Big_Data_Ser/top.cpp:16:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 12.54 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 15.669 seconds; peak allocated memory: 1.462 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.641 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:26:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:120:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:118:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:115:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:106:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:105:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:104:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:99:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:96:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:94:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:93:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:73:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:72:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:71:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:65:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:52:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:50:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:43:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:43:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:43:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:39:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:39:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:37:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:34:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:30:21)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:93:38)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:94:77)
ERROR: [HLS 214-323] Address computation on scalar port 'src_buff' is not supported (Big_Data_Ser/top.cpp:16:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.818 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 15.804 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 6.587 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:26:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:120:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:118:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:115:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:106:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:105:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:104:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:99:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:96:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:94:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:93:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:73:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:72:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:71:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:68:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:65:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:52:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:43:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:43:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:43:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:39:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:39:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:37:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:34:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:30:21)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:93:38)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:94:77)
ERROR: [HLS 214-323] Address computation on scalar port 'src_buff' is not supported (Big_Data_Ser/top.cpp:16:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 13.645 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 3 seconds. Total elapsed time: 16.917 seconds; peak allocated memory: 1.455 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.806 seconds; current allocated memory: 549.898 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.9 seconds; peak allocated memory: 1.471 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:97:22)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:97:35)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:97:48)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:97:61)
WARNING: [HLS 207-5292] unused parameter 'src_sz' (Big_Data_Ser/top.cpp:16:68)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.637 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:27:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:131:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:130:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:129:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:128:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:127:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:126:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:125:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:124:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:124:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:122:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:120:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:120:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:118:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:111:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:106:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:105:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:101:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:101:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:85:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:84:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:83:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:80:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:78:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:77:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:70:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:69:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:50:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:46:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:46:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:38:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:35:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:31:21)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:105:38)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:106:77)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 8 in loop 'VITIS_LOOP_103_3'(Big_Data_Ser/top.cpp:103:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:103:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.716 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.462 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_29_1' (Big_Data_Ser/top.cpp:31) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_72_2' (Big_Data_Ser/top.cpp:77) in function 'dut' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_72_2' (Big_Data_Ser/top.cpp:77) in function 'dut' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_103_3' (Big_Data_Ser/top.cpp:103) in function 'dut' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_114_4' in function 'dut' completely with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:40:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:44:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:45:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' (Big_Data_Ser/top.cpp:46:27)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:47:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:108:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:120:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:131:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln29', Big_Data_Ser/top.cpp:29)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln29', Big_Data_Ser/top.cpp:29)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln29', Big_Data_Ser/top.cpp:29)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln29', Big_Data_Ser/top.cpp:29)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln29', Big_Data_Ser/top.cpp:29)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln29', Big_Data_Ser/top.cpp:29)) in the first pipeline iteration (II = 9 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 20, loop 'VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_72_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_72_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln72', Big_Data_Ser/top.cpp:72)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln72', Big_Data_Ser/top.cpp:72)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln72', Big_Data_Ser/top.cpp:72)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln72', Big_Data_Ser/top.cpp:72)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_72_2' (loop 'VITIS_LOOP_72_2'): Unable to schedule bus read operation ('gmem_addr_5_read_1', Big_Data_Ser/top.cpp:105) on port 'gmem' (Big_Data_Ser/top.cpp:105) due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_72_2' (loop 'VITIS_LOOP_72_2'): Unable to schedule bus read operation ('gmem_addr_5_read_4', Big_Data_Ser/top.cpp:105) on port 'gmem' (Big_Data_Ser/top.cpp:105) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_72_2' (loop 'VITIS_LOOP_72_2'): Unable to schedule bus request operation ('gmem_load_6_req', Big_Data_Ser/top.cpp:117) on port 'gmem' (Big_Data_Ser/top.cpp:117) due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 28, loop 'VITIS_LOOP_72_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_72_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_72_2' pipeline 'VITIS_LOOP_72_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_72_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_sz' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/dst_buff' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src_buff' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'dut/src_sz' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 1.462 GB.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.842 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.623 seconds; current allocated memory: 1.462 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 21.668 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 24.443 seconds; peak allocated memory: 1.462 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 22.206 seconds; current allocated memory: 777.148 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 31.345 seconds; peak allocated memory: 1.475 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:98:22)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:98:35)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:98:48)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:98:61)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.889 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:36:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:132:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:131:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:130:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:129:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:128:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:127:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:126:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:125:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:125:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:123:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:118:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:109:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:107:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:106:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:102:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:102:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:86:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:85:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:84:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:81:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:79:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:78:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:71:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:67:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:66:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:64:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:63:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:62:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:60:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:59:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:58:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:56:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:21)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:106:38)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:107:77)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:60:29)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 8 in loop 'VITIS_LOOP_104_3'(Big_Data_Ser/top.cpp:104:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:104:22)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:132:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.725 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.544 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (Big_Data_Ser/top.cpp:40) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_2' (Big_Data_Ser/top.cpp:78) in function 'dut' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_73_2' (Big_Data_Ser/top.cpp:78) in function 'dut' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_104_3' (Big_Data_Ser/top.cpp:104) in function 'dut' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_115_4' in function 'dut' completely with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:49:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:53:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:54:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' (Big_Data_Ser/top.cpp:55:27)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:109:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:121:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:132:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 9 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 34, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_73_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln73', Big_Data_Ser/top.cpp:73)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln73', Big_Data_Ser/top.cpp:73)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln73', Big_Data_Ser/top.cpp:73)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln73', Big_Data_Ser/top.cpp:73)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to schedule bus read operation ('gmem_addr_18_read', Big_Data_Ser/top.cpp:118) on port 'gmem' (Big_Data_Ser/top.cpp:118) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to schedule bus read operation ('gmem_addr_22_read', Big_Data_Ser/top.cpp:118) on port 'gmem' (Big_Data_Ser/top.cpp:118) due to limited memory ports (II = 37). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 38, Depth = 132, loop 'VITIS_LOOP_73_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.984 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_38_1' pipeline 'VITIS_LOOP_38_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_73_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_73_2' pipeline 'VITIS_LOOP_73_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_73_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_sz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/dst_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src_buff', 'src_sz' and 'dst_buff' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.023 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.687 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 25.947 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 2 seconds. Total elapsed time: 28.454 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 90.94 seconds; current allocated memory: 0.023 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 93.331 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 34.775 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 37.285 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.453 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.859 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:98:22)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:98:35)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:98:48)
WARNING: [HLS 207-5167] shift count >= width of type (Big_Data_Ser/top.cpp:98:61)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.591 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:36:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:132:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:131:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:130:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:129:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:128:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:127:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:126:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:125:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:125:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:123:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:118:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:109:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:107:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:106:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:102:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:102:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:86:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:85:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:84:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:81:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:79:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:78:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:71:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:67:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:66:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:64:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:63:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:62:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:60:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:59:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:58:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:56:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:21)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:106:38)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:107:77)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:60:29)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 8 in loop 'VITIS_LOOP_104_3'(Big_Data_Ser/top.cpp:104:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:104:22)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:132:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.517 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (Big_Data_Ser/top.cpp:40) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_2' (Big_Data_Ser/top.cpp:71) in function 'dut' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_73_2' (Big_Data_Ser/top.cpp:71) in function 'dut' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_104_3' (Big_Data_Ser/top.cpp:104) in function 'dut' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_115_4' in function 'dut' completely with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:49:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:53:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:54:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' (Big_Data_Ser/top.cpp:55:27)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:109:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:121:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:132:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 9 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 34, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_73_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('ptr_col_addr_1_write_ln132', Big_Data_Ser/top.cpp:132) of variable 'add_ln132', Big_Data_Ser/top.cpp:132 on array 'ptr_col' and 'load' operation ('ptr_col_load_1', Big_Data_Ser/top.cpp:126) on array 'ptr_col'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('idx283_write_ln73', Big_Data_Ser/top.cpp:73) of variable 'add_ln136', Big_Data_Ser/top.cpp:136 on local variable 'idx283' and 'load' operation ('idx283_load_1', Big_Data_Ser/top.cpp:71) on local variable 'idx283'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('idx283_write_ln73', Big_Data_Ser/top.cpp:73) of variable 'add_ln136', Big_Data_Ser/top.cpp:136 on local variable 'idx283' and 'load' operation ('idx283_load_1', Big_Data_Ser/top.cpp:71) on local variable 'idx283'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('idx283_write_ln73', Big_Data_Ser/top.cpp:73) of variable 'add_ln136', Big_Data_Ser/top.cpp:136 on local variable 'idx283' and 'load' operation ('idx283_load_1', Big_Data_Ser/top.cpp:71) on local variable 'idx283'.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to schedule bus read operation ('gmem_addr_18_read', Big_Data_Ser/top.cpp:118) on port 'gmem' (Big_Data_Ser/top.cpp:118) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to schedule bus read operation ('gmem_addr_2_read_7', Big_Data_Ser/top.cpp:106) on port 'gmem' (Big_Data_Ser/top.cpp:106) due to limited memory ports (II = 37). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 38, Depth = 130, loop 'VITIS_LOOP_73_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.952 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_38_1' pipeline 'VITIS_LOOP_38_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_73_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_73_2' pipeline 'VITIS_LOOP_73_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_73_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_sz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/dst_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src_buff', 'src_sz' and 'dst_buff' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.138 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.879 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 17.836 seconds; current allocated memory: 0.051 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.152 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 33.09 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 35.415 seconds; peak allocated memory: 1.466 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 231.676 seconds; current allocated memory: 1.961 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 234.026 seconds; peak allocated memory: 1.467 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 725.777 MB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
WARNING: [HLS 207-4709] using the result of an assignment as a condition without parentheses (Big_Data_Ser/top.cpp:73:11)
INFO: [HLS 207-4136] place parentheses around the assignment to silence this warning (Big_Data_Ser/top.cpp:73:11)
INFO: [HLS 207-4137] use '==' to turn this assignment into an equality comparison (Big_Data_Ser/top.cpp:73:11)
ERROR: [HLS 207-7] expected ')' (Big_Data_Ser/top.cpp:73:14)
INFO: [HLS 207-66] to match this '(' (Big_Data_Ser/top.cpp:73:7)
ERROR: [HLS 207-1213] expected ';' after expression (Big_Data_Ser/top.cpp:73:40)
ERROR: [HLS 207-1186] expected expression (Big_Data_Ser/top.cpp:73:41)
WARNING: [HLS 207-5282] relational comparison result unused (Big_Data_Ser/top.cpp:73:18)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.171 seconds; current allocated memory: 176.680 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.535 seconds; peak allocated memory: 902.070 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.836 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:36:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:118:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:115:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:113:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:110:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:106:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:105:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:104:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:99:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:96:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:94:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:93:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:87:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:86:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:85:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:82:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:80:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:79:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:71:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:67:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:66:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:64:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:63:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:62:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:60:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:59:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:58:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:56:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:21)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:93:38)
WARNING: [HLS 214-167] The program may have out of bound array access (Big_Data_Ser/top.cpp:94:77)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:60:29)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 8 in loop 'VITIS_LOOP_91_3'(Big_Data_Ser/top.cpp:91:21) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:91:21)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:119:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.759 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.419 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (Big_Data_Ser/top.cpp:40) in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_2' (Big_Data_Ser/top.cpp:71) in function 'dut' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_73_2' (Big_Data_Ser/top.cpp:71) in function 'dut' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_91_3' (Big_Data_Ser/top.cpp:91) in function 'dut' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_102_4' in function 'dut' completely with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:49:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:53:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:54:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' (Big_Data_Ser/top.cpp:55:27)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:96:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:108:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:119:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 9 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 34, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_73_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('ptr_col_addr_1_write_ln119', Big_Data_Ser/top.cpp:119) of variable 'add_ln119', Big_Data_Ser/top.cpp:119 on array 'ptr_col' and 'load' operation ('ptr_col_load_1', Big_Data_Ser/top.cpp:113) on array 'ptr_col'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('idx278_write_ln73', Big_Data_Ser/top.cpp:73) of variable 'add_ln123', Big_Data_Ser/top.cpp:123 on local variable 'idx278' and 'load' operation ('idx278_load_1', Big_Data_Ser/top.cpp:71) on local variable 'idx278'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('idx278_write_ln73', Big_Data_Ser/top.cpp:73) of variable 'add_ln123', Big_Data_Ser/top.cpp:123 on local variable 'idx278' and 'load' operation ('idx278_load_1', Big_Data_Ser/top.cpp:71) on local variable 'idx278'.
WARNING: [HLS 200-880] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('idx278_write_ln73', Big_Data_Ser/top.cpp:73) of variable 'add_ln123', Big_Data_Ser/top.cpp:123 on local variable 'idx278' and 'load' operation ('idx278_load_1', Big_Data_Ser/top.cpp:71) on local variable 'idx278'.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to schedule bus read operation ('gmem_addr_18_read', Big_Data_Ser/top.cpp:105) on port 'gmem' (Big_Data_Ser/top.cpp:105) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to schedule bus read operation ('gmem_addr_2_read_7', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) due to limited memory ports (II = 37). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 38, Depth = 130, loop 'VITIS_LOOP_73_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.864 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_38_1' pipeline 'VITIS_LOOP_38_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_73_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_73_2' pipeline 'VITIS_LOOP_73_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_73_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_sz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/dst_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src_buff', 'src_sz' and 'dst_buff' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.206 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.042 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 24.793 seconds; current allocated memory: 209.895 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 2 seconds. Total elapsed time: 27.248 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 1.547 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.8 seconds; peak allocated memory: 1.466 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.703 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:36:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:118:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:115:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:113:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:110:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:106:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:105:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:104:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:99:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:96:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:94:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:93:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:87:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:86:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:85:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:82:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:80:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:79:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:71:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:67:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:66:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:64:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:63:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:62:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:60:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:59:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:58:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:56:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_4' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:102:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_91_3' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:91:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_4' (Big_Data_Ser/top.cpp:102:22) in function 'dut' completely with a factor of 8 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_3' (Big_Data_Ser/top.cpp:91:21) in function 'dut' completely with a factor of 8 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:60:29)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:93:38)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:91:31)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:119:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.679 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (Big_Data_Ser/top.cpp:40) in function 'dut' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:49:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:53:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:54:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' (Big_Data_Ser/top.cpp:55:27)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:96:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:108:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:119:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 9 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 34, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_73_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to schedule bus read operation ('gmem_addr_2_read_2', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to schedule bus read operation ('gmem_addr_2_read_3', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) due to limited memory ports (II = 13). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to schedule bus read operation ('gmem_addr_2_read_4', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) due to limited memory ports (II = 14). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to schedule bus read operation ('gmem_addr_2_read_5', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to schedule bus read operation ('gmem_addr_2_read_3', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) due to limited memory ports (II = 30). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to schedule bus write operation ('gmem_addr_7_write_ln105', Big_Data_Ser/top.cpp:105) on port 'gmem' (Big_Data_Ser/top.cpp:105) due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 12, Final II = 32, Depth = 142, loop 'VITIS_LOOP_73_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.531 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_38_1' pipeline 'VITIS_LOOP_38_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_73_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_73_2' pipeline 'VITIS_LOOP_73_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_73_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_sz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/dst_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src_buff', 'src_sz' and 'dst_buff' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.021 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.898 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.621 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 19.729 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 13 seconds. Total CPU system time: 2 seconds. Total elapsed time: 22.085 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 198.772 seconds; current allocated memory: 1.855 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 201.233 seconds; peak allocated memory: 1.466 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.55 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:36:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:118:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:115:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:113:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:110:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:106:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:105:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:104:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:99:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:96:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:94:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:93:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:87:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:86:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:85:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:82:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:80:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:79:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:71:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:67:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:66:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:64:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:63:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:62:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:60:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:59:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:58:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:56:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_4' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:102:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_91_3' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:91:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_4' (Big_Data_Ser/top.cpp:102:22) in function 'dut' completely with a factor of 8 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_3' (Big_Data_Ser/top.cpp:91:21) in function 'dut' completely with a factor of 8 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:60:29)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:93:38)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:91:31)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:119:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.467 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (Big_Data_Ser/top.cpp:40) in function 'dut' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:49:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:53:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:54:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' (Big_Data_Ser/top.cpp:55:27)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:96:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:108:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:119:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 9 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 34, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_73_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to schedule bus read operation ('gmem_addr_2_read_2', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to schedule bus read operation ('gmem_addr_2_read_3', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) due to limited memory ports (II = 13). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to schedule bus read operation ('gmem_addr_2_read_4', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) due to limited memory ports (II = 14). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to schedule bus read operation ('gmem_addr_2_read_5', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to schedule bus read operation ('gmem_addr_2_read_3', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) due to limited memory ports (II = 30). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_73_2' (loop 'VITIS_LOOP_73_2'): Unable to schedule bus write operation ('gmem_addr_7_write_ln105', Big_Data_Ser/top.cpp:105) on port 'gmem' (Big_Data_Ser/top.cpp:105) due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 12, Final II = 32, Depth = 142, loop 'VITIS_LOOP_73_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.269 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_38_1' pipeline 'VITIS_LOOP_38_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_73_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_73_2' pipeline 'VITIS_LOOP_73_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_73_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_sz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/dst_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src_buff', 'src_sz' and 'dst_buff' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.002 seconds; current allocated memory: 1.465 GB.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.866 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 18.537 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 13 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.972 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (Big_Data_Ser/top.cpp:91:9)
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (Big_Data_Ser/top.cpp:103:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.734 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:36:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:120:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:118:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:115:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:110:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:110:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:107:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:106:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:100:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:97:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:95:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:94:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:87:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:86:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:85:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:82:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:80:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:79:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:71:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:67:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:66:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:64:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:63:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:62:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:60:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:59:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:58:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:56:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_74_2' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:74:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_4' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:104:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_92_3' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:92:19)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:38:19)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:33:6)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:32:6)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:31:6)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_4' (Big_Data_Ser/top.cpp:104:20) in function 'dut' completely with a factor of 8 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_3' (Big_Data_Ser/top.cpp:92:19) in function 'dut' completely with a factor of 8 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Big_Data_Ser/top.cpp:33:6) in function 'dut' completely with a factor of 7 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Big_Data_Ser/top.cpp:32:6) in function 'dut' completely with a factor of 7 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Big_Data_Ser/top.cpp:31:6) in function 'dut' completely with a factor of 7 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:60:29)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:94:38)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:92:29)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:121:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.584 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dut' (Big_Data_Ser/top.cpp:21).
WARNING: [HLS 200-932] Cannot unroll loop 'Loop-1' (Big_Data_Ser/top.cpp:38) in function 'dut' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_74_2' (Big_Data_Ser/top.cpp:71) in function 'dut': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:49:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:53:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:54:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' (Big_Data_Ser/top.cpp:55:27)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:97:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:110:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:121:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dut': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dut': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.805 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_sz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/dst_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src_buff', 'src_sz' and 'dst_buff' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 1.465 GB.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.198 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 13.722 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 1 seconds. Total elapsed time: 16.282 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 50.431 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 52.766 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (Big_Data_Ser/top.cpp:91:9)
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (Big_Data_Ser/top.cpp:103:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.642 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:36:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:120:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:118:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:115:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:110:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:110:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:107:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:106:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:100:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:97:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:95:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:94:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:87:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:86:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:85:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:82:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:80:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:79:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:71:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:67:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:66:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:64:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:63:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:62:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:60:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:59:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:58:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:56:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_4' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:104:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_92_3' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:92:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_4' (Big_Data_Ser/top.cpp:104:20) in function 'dut' completely with a factor of 8 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_3' (Big_Data_Ser/top.cpp:92:19) in function 'dut' completely with a factor of 8 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:60:29)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:94:38)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:92:29)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:121:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.982 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (Big_Data_Ser/top.cpp:40) in function 'dut' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:49:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:53:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:54:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' (Big_Data_Ser/top.cpp:55:27)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:97:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:110:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:121:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 9 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 34, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_73_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 20, Final II = 20, Depth = 172, loop 'VITIS_LOOP_73_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.641 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_38_1' pipeline 'VITIS_LOOP_38_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_73_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_73_2' pipeline 'VITIS_LOOP_73_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_73_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_sz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/dst_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src_buff', 'src_sz' and 'dst_buff' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.068 seconds; current allocated memory: 1.465 GB.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.876 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 15.874 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 18.215 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 33.868 seconds; current allocated memory: 1.531 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 36.241 seconds; peak allocated memory: 1.467 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 32.898 seconds; current allocated memory: 1.930 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 35.189 seconds; peak allocated memory: 1.467 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (Big_Data_Ser/top.cpp:93:9)
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (Big_Data_Ser/top.cpp:105:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.558 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:36:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:123:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:122:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:120:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:118:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:110:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:109:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:102:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:99:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:97:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:96:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:91:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:91:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:88:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:87:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:84:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:82:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:81:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:73:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:69:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:68:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:66:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:65:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:63:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:62:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:60:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:59:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:58:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:56:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:56:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:51:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:51:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:51:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:46:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:42:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_2' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:75:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_106_4' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:106:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_3' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:94:19)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:39:19)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:33:6)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:32:6)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:31:6)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_4' (Big_Data_Ser/top.cpp:106:20) in function 'dut' completely with a factor of 8 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_3' (Big_Data_Ser/top.cpp:94:19) in function 'dut' completely with a factor of 8 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Big_Data_Ser/top.cpp:33:6) in function 'dut' completely with a factor of 7 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Big_Data_Ser/top.cpp:32:6) in function 'dut' completely with a factor of 7 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (Big_Data_Ser/top.cpp:31:6) in function 'dut' completely with a factor of 7 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:62:29)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:66:21)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:96:38)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:94:29)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:123:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.517 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dut' (Big_Data_Ser/top.cpp:21).
WARNING: [HLS 200-932] Cannot unroll loop 'Loop-1' (Big_Data_Ser/top.cpp:39) in function 'dut' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_75_2' (Big_Data_Ser/top.cpp:73) in function 'dut': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:51:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:55:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:56:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' (Big_Data_Ser/top.cpp:57:27)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:66:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:99:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:112:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:123:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_75_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dut_Pipeline_VITIS_LOOP_75_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_2'.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to schedule bus read operation ('gmem_addr_2_read_2', Big_Data_Ser/top.cpp:96) on port 'gmem' (Big_Data_Ser/top.cpp:96) due to limited memory ports (II = 24). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to schedule bus read operation ('gmem_addr_2_read_6', Big_Data_Ser/top.cpp:96) on port 'gmem' (Big_Data_Ser/top.cpp:96) due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to schedule bus read operation ('gmem_addr_2_read_4', Big_Data_Ser/top.cpp:96) on port 'gmem' (Big_Data_Ser/top.cpp:96) due to limited memory ports (II = 26). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to schedule bus read operation ('gmem_addr_8_read', Big_Data_Ser/top.cpp:109) on port 'gmem' (Big_Data_Ser/top.cpp:109) due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to schedule bus write operation ('gmem_addr_7_write_ln109', Big_Data_Ser/top.cpp:109) on port 'gmem' (Big_Data_Ser/top.cpp:109) due to limited memory ports (II = 84). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to schedule bus write operation ('gmem_addr_20_write_ln123', Big_Data_Ser/top.cpp:123) on port 'gmem' (Big_Data_Ser/top.cpp:123) due to limited memory ports (II = 55). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_75_2' (loop 'VITIS_LOOP_75_2'): Unable to schedule bus write operation ('gmem_addr_20_write_ln123', Big_Data_Ser/top.cpp:123) on port 'gmem' (Big_Data_Ser/top.cpp:123) due to limited memory ports (II = 69). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 70, Depth = 118, loop 'VITIS_LOOP_75_2'
WARNING: [HLS 200-871] Estimated clock period (14.6ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'dut_Pipeline_VITIS_LOOP_75_2' consists of the following:	bus read operation ('gmem_addr_4_read', Big_Data_Ser/top.cpp:109) on port 'gmem' (Big_Data_Ser/top.cpp:109) [66]  (7.3 ns)
	bus write operation ('gmem_addr_5_write_ln109', Big_Data_Ser/top.cpp:109) on port 'gmem' (Big_Data_Ser/top.cpp:109) [70]  (7.3 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.551 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dut': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dut': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_75_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_75_2' pipeline 'VITIS_LOOP_75_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_75_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_sz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/dst_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src_buff', 'src_sz' and 'dst_buff' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.962 seconds; current allocated memory: 1.465 GB.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.927 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 16.971 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.288 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (Big_Data_Ser/top.cpp:92:9)
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (Big_Data_Ser/top.cpp:104:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.489 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:36:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:122:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:120:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:118:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:115:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:115:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:113:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:111:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:111:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:109:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:107:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:101:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:98:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:96:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:95:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:90:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:90:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:88:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:87:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:86:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:83:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:81:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:80:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:72:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:68:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:67:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:65:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:63:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:62:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:60:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:59:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:58:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:56:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:56:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:50:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:50:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:50:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:48:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:48:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:45:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:41:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_4' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:105:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_3' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:93:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_4' (Big_Data_Ser/top.cpp:105:20) in function 'dut' completely with a factor of 8 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_3' (Big_Data_Ser/top.cpp:93:19) in function 'dut' completely with a factor of 8 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:61:29)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:65:21)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:95:38)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:93:29)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:122:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.419 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (Big_Data_Ser/top.cpp:41) in function 'dut' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:50:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:54:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:55:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' (Big_Data_Ser/top.cpp:56:27)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:65:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:98:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:111:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:122:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 9 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 34, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to schedule bus request operation ('gmem_load_6_req', Big_Data_Ser/top.cpp:108) on port 'gmem' (Big_Data_Ser/top.cpp:108) due to limited memory ports (II = 24). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to schedule bus read operation ('gmem_addr_12_read', Big_Data_Ser/top.cpp:108) on port 'gmem' (Big_Data_Ser/top.cpp:108) due to limited memory ports (II = 25). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to schedule bus write operation ('gmem_addr_3_write_ln93', Big_Data_Ser/top.cpp:93) on port 'gmem' (Big_Data_Ser/top.cpp:93) due to limited memory ports (II = 26). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to schedule bus write operation ('gmem_addr_9_write_ln108', Big_Data_Ser/top.cpp:108) on port 'gmem' (Big_Data_Ser/top.cpp:108) due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to schedule bus write operation ('gmem_addr_13_write_ln108', Big_Data_Ser/top.cpp:108) on port 'gmem' (Big_Data_Ser/top.cpp:108) due to limited memory ports (II = 55). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'dut_Pipeline_VITIS_LOOP_74_2' (loop 'VITIS_LOOP_74_2'): Unable to schedule bus read operation ('gmem_addr_2_read_6', Big_Data_Ser/top.cpp:95) on port 'gmem' (Big_Data_Ser/top.cpp:95) due to limited memory ports (II = 58). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 24, Final II = 59, Depth = 131, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.672 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_38_1' pipeline 'VITIS_LOOP_38_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_74_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_74_2' pipeline 'VITIS_LOOP_74_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_74_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_sz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/dst_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src_buff', 'src_sz' and 'dst_buff' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.928 seconds; current allocated memory: 1.465 GB.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 18.729 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 13 seconds. Total CPU system time: 2 seconds. Total elapsed time: 21.087 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 44.444 seconds; current allocated memory: 1.926 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 46.717 seconds; peak allocated memory: 1.467 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (Big_Data_Ser/top.cpp:91:9)
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (Big_Data_Ser/top.cpp:103:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.546 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:36:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:120:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:118:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:115:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:110:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:110:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:107:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:106:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:100:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:97:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:95:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:94:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:87:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:86:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:85:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:82:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:80:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:79:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:71:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:67:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:66:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:64:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:63:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:62:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:60:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:59:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:58:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:56:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_4' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:104:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_92_3' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:92:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_4' (Big_Data_Ser/top.cpp:104:20) in function 'dut' completely with a factor of 8 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_3' (Big_Data_Ser/top.cpp:92:19) in function 'dut' completely with a factor of 8 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:60:29)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:94:38)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:92:29)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:121:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.593 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (Big_Data_Ser/top.cpp:40) in function 'dut' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:49:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:53:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:54:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' (Big_Data_Ser/top.cpp:55:27)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:97:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:110:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:121:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 9 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 34, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_73_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 32, Final II = 32, Depth = 142, loop 'VITIS_LOOP_73_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_38_1' pipeline 'VITIS_LOOP_38_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_73_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_73_2' pipeline 'VITIS_LOOP_73_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_73_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_sz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/dst_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src_buff', 'src_sz' and 'dst_buff' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.998 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.879 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 15.295 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 17.723 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 38.41 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 41.168 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (Big_Data_Ser/top.cpp:91:9)
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (Big_Data_Ser/top.cpp:103:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.51 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:36:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:120:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:118:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:115:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:110:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:110:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:107:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:106:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:100:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:97:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:95:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:94:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:87:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:86:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:85:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:82:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:80:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:79:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:71:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:67:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:66:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:64:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:63:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:62:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:60:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:59:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:58:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:56:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_4' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:104:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_92_3' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:92:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_4' (Big_Data_Ser/top.cpp:104:20) in function 'dut' completely with a factor of 8 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_3' (Big_Data_Ser/top.cpp:92:19) in function 'dut' completely with a factor of 8 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:60:29)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:94:38)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:92:29)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:121:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.605 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (Big_Data_Ser/top.cpp:40) in function 'dut' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:49:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:53:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:54:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' (Big_Data_Ser/top.cpp:55:27)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:97:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:110:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:121:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 9 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 34, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_73_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 20, Final II = 20, Depth = 172, loop 'VITIS_LOOP_73_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.642 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_38_1' pipeline 'VITIS_LOOP_38_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_73_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_73_2' pipeline 'VITIS_LOOP_73_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_73_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_sz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/dst_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src_buff', 'src_sz' and 'dst_buff' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.011 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 15.112 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.503 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 33.825 seconds; current allocated memory: 1.922 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 36.161 seconds; peak allocated memory: 1.467 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7.5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 7.5 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (Big_Data_Ser/top.cpp:91:9)
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (Big_Data_Ser/top.cpp:103:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.338 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:36:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:121:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:120:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:119:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:118:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:115:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:110:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:110:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:108:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:107:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:106:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:100:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:97:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:95:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:94:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:87:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:86:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:85:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:82:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:80:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:79:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:71:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:67:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:66:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:64:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:63:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:62:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:60:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:59:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:58:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:56:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_4' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:104:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_92_3' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:92:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_4' (Big_Data_Ser/top.cpp:104:20) in function 'dut' completely with a factor of 8 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_92_3' (Big_Data_Ser/top.cpp:92:19) in function 'dut' completely with a factor of 8 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:60:29)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:94:38)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:92:29)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:121:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.537 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (Big_Data_Ser/top.cpp:40) in function 'dut' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:49:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:53:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:54:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' (Big_Data_Ser/top.cpp:55:27)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:97:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:110:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:121:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 9 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 35, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_73_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 20, Final II = 20, Depth = 173, loop 'VITIS_LOOP_73_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_38_1' pipeline 'VITIS_LOOP_38_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_73_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_73_2' pipeline 'VITIS_LOOP_73_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_73_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_sz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/dst_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src_buff', 'src_sz' and 'dst_buff' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.465 GB.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.986 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.606 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.65 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 16.694 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.041 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7.6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 7.6 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file 'Big_Data_Ser/top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.791 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_uint<3>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4ELb0EEC2EDq4_j' into 'ap_int_base<4, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::ap_int_base(int)' into 'ap_uint<4>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi3ELb0EEC2EDq3_j' into 'ap_int_base<3, false>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(char)' into 'ap_uint<3>::ap_uint(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:328:59)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:255:68)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(char)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1854)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<8, true>(ap_int_base<8, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1829:1851)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<3, false>(ap_int_base<3, false> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<32, true>::plus operator+<3, false, 32, true>(ap_int_base<3, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<4, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:897)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator>=<4, false>(ap_int_base<4, false> const&) const' into 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:935)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:36:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:118:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:117:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:116:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:115:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:114:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:113:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:112:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:111:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:111:24)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator!=<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:109:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:107:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:107:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:105:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:104:23)
INFO: [HLS 214-131] Inlining function 'bool operator>=<4, false>(int, ap_int_base<4, false> const&)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:103:12)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:99:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:96:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:94:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:93:22)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:26)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:89:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:87:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:86:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:85:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:82:18)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:80:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:79:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:71:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:67:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:66:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:64:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:63:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:62:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:61:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:60:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:59:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:58:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:57:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:56:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:55:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:54:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:53:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::RType<($_0)32, true>::plus operator+<3, false>(ap_int_base<3, false> const&, int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::operator unsigned long long() const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:49:33)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:30)
INFO: [HLS 214-131] Inlining function 'bool operator==<4, false>(ap_int_base<4, false> const&, char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:47:13)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator==<3, false>(ap_int_base<3, false> const&) const' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:44:15)
INFO: [HLS 214-131] Inlining function 'ap_uint<3>::ap_uint(char)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'ap_uint<4>::ap_uint(int)' into 'dut(char*, int, char*)' (Big_Data_Ser/top.cpp:40:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_4' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:101:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_91_3' is marked as complete unroll implied by the pipeline pragma (Big_Data_Ser/top.cpp:91:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_4' (Big_Data_Ser/top.cpp:101:22) in function 'dut' completely with a factor of 8 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_3' (Big_Data_Ser/top.cpp:91:21) in function 'dut' completely with a factor of 8 (Big_Data_Ser/top.cpp:21:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:666:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (E:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/ios_base.h:1027:0)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:60:29)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:93:38)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:91:31)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Big_Data_Ser/top.cpp:118:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.872 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'dut' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_38_1' (Big_Data_Ser/top.cpp:40) in function 'dut' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' 
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:49:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:53:23)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:54:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2_base' (Big_Data_Ser/top.cpp:55:27)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:64:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:96:21)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col2' (Big_Data_Ser/top.cpp:107:22)
INFO: [HLS 200-472] Inferring partial write operation for 'ptr_col' (Big_Data_Ser/top.cpp:118:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln38', Big_Data_Ser/top.cpp:38)) in the first pipeline iteration (II = 9 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 35, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut_Pipeline_VITIS_LOOP_73_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 20, Final II = 20, Depth = 173, loop 'VITIS_LOOP_73_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.671 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_38_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_38_1' pipeline 'VITIS_LOOP_38_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_38_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut_Pipeline_VITIS_LOOP_73_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dut_Pipeline_VITIS_LOOP_73_2' pipeline 'VITIS_LOOP_73_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut_Pipeline_VITIS_LOOP_73_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/src_sz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/dst_buff' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'src_buff', 'src_sz' and 'dst_buff' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_34ns_65_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.065 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_ptr_col2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.585 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 180.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 16.038 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 2 seconds. Total elapsed time: 18.58 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7.6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 7.6 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 35.428 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 37.907 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7.6ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 7.6 -name default 
INFO: [HLS 200-1510] Running: source ./Big_Data_Ser/baseline/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: cosim_design -trace_level port 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 80.682 seconds; current allocated memory: 803.195 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 88.758 seconds; peak allocated memory: 1.476 GB.
