Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: Clock.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Clock.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Clock"
Output Format                      : NGC
Target Device                      : xc6slx9-3-ftg256

---- Source Options
Top Module Name                    : Clock
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Study\POTSP\Clock\Real_timer.vhd" into library work
Parsing entity <Real_timer>.
Parsing architecture <Behavioral> of entity <real_timer>.
Parsing VHDL file "D:\Study\POTSP\Clock\Converter.vhd" into library work
Parsing entity <Converter>.
Parsing architecture <BEHAVIORAL> of entity <converter>.
Parsing VHDL file "D:\Study\POTSP\Clock\Clk_generator.vhd" into library work
Parsing entity <Clk_generator>.
Parsing architecture <Behavioral> of entity <clk_generator>.
Parsing VHDL file "D:\Study\POTSP\Clock\Anode_display.vhd" into library work
Parsing entity <Anode_display>.
Parsing architecture <BEHAVIORAL> of entity <anode_display>.
Parsing VHDL file "D:\Study\POTSP\Clock\Clock.vhd" into library work
Parsing entity <Clock>.
Parsing architecture <Struct> of entity <clock>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Clock> (architecture <Struct>) from library <work>.

Elaborating entity <Clk_generator> (architecture <Behavioral>) from library <work>.

Elaborating entity <Anode_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Converter> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Real_timer> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Clock>.
    Related source file is "D:\Study\POTSP\Clock\Clock.vhd".
    Summary:
	no macro.
Unit <Clock> synthesized.

Synthesizing Unit <Clk_generator>.
    Related source file is "D:\Study\POTSP\Clock\Clk_generator.vhd".
    Found 1-bit register for signal <CLK_display_tmp>.
    Found 32-bit register for signal <counter_time>.
    Found 1-bit register for signal <CLK_time_tmp>.
    Found 32-bit register for signal <counter_display>.
    Found 32-bit adder for signal <counter_display[31]_GND_7_o_add_0_OUT> created at line 58.
    Found 32-bit adder for signal <counter_time[31]_GND_7_o_add_4_OUT> created at line 70.
    Found 32-bit comparator greater for signal <GND_7_o_counter_display[31]_LessThan_2_o> created at line 59
    Found 32-bit comparator greater for signal <GND_7_o_counter_time[31]_LessThan_6_o> created at line 71
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Clk_generator> synthesized.

Synthesizing Unit <Anode_display>.
    Related source file is "D:\Study\POTSP\Clock\Anode_display.vhd".
    Found 3-bit register for signal <COUNTER>.
    Found 3-bit adder for signal <COUNTER[2]_GND_8_o_add_0_OUT> created at line 60.
    Found 8x6-bit Read Only RAM for signal <selected_anode>
    Found 4x1-bit Read Only RAM for signal <period_needed>
    Found 4-bit 7-to-1 multiplexer for signal <selected_value> created at line 68.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Anode_display> synthesized.

Synthesizing Unit <Converter>.
    Related source file is "D:\Study\POTSP\Clock\Converter.vhd".
    Found 8-bit 12-to-1 multiplexer for signal <cathode> created at line 46.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Converter> synthesized.

Synthesizing Unit <Real_timer>.
    Related source file is "D:\Study\POTSP\Clock\Real_timer.vhd".
    Found 4-bit register for signal <s1>.
    Found 4-bit register for signal <m>.
    Found 4-bit register for signal <m1>.
    Found 4-bit register for signal <h>.
    Found 4-bit register for signal <h1>.
    Found 4-bit register for signal <s>.
    Found 4-bit adder for signal <s[3]_GND_10_o_add_0_OUT> created at line 61.
    Found 4-bit adder for signal <s1[3]_GND_10_o_add_2_OUT> created at line 64.
    Found 4-bit adder for signal <m[3]_GND_10_o_add_4_OUT> created at line 66.
    Found 4-bit adder for signal <m1[3]_GND_10_o_add_6_OUT> created at line 70.
    Found 4-bit adder for signal <h[3]_GND_10_o_add_8_OUT> created at line 73.
    Found 4-bit adder for signal <h1[3]_GND_10_o_add_10_OUT> created at line 76.
    Found 4-bit comparator greater for signal <GND_10_o_h1[3]_LessThan_12_o> created at line 77
    Found 4-bit comparator greater for signal <GND_10_o_h[3]_LessThan_13_o> created at line 77
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Real_timer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port Read Only RAM                     : 1
 8x6-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 9
 3-bit adder                                           : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 6
# Registers                                            : 11
 1-bit register                                        : 2
 3-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 6
# Comparators                                          : 4
 32-bit comparator greater                             : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 2
 4-bit 7-to-1 multiplexer                              : 1
 8-bit 12-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Anode_display>.
The following registers are absorbed into counter <COUNTER>: 1 register on signal <COUNTER>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_selected_anode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 6-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <COUNTER>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <selected_anode> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_period_needed> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(COUNTER<2>,COUNTER<0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <period_needed> |          |
    -----------------------------------------------------------------------
Unit <Anode_display> synthesized (advanced).

Synthesizing (advanced) Unit <Clk_generator>.
The following registers are absorbed into counter <counter_time>: 1 register on signal <counter_time>.
The following registers are absorbed into counter <counter_display>: 1 register on signal <counter_display>.
Unit <Clk_generator> synthesized (advanced).

Synthesizing (advanced) Unit <Real_timer>.
The following registers are absorbed into counter <s>: 1 register on signal <s>.
The following registers are absorbed into counter <s1>: 1 register on signal <s1>.
The following registers are absorbed into counter <m>: 1 register on signal <m>.
The following registers are absorbed into counter <m1>: 1 register on signal <m1>.
The following registers are absorbed into counter <h1>: 1 register on signal <h1>.
The following registers are absorbed into counter <h>: 1 register on signal <h>.
Unit <Real_timer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port distributed Read Only RAM         : 1
 8x6-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 9
 3-bit up counter                                      : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 6
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 4
 32-bit comparator greater                             : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 1
 4-bit 7-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Clock> ...

Optimizing unit <Real_timer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Clock, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 93
 Flip-Flops                                            : 93

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Clock.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 367
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 62
#      LUT2                        : 68
#      LUT3                        : 16
#      LUT4                        : 17
#      LUT5                        : 33
#      LUT6                        : 21
#      MUXCY                       : 74
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 93
#      FD                          : 78
#      FDE                         : 2
#      FDR                         : 7
#      FDRE                        : 6
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:              93  out of  11440     0%  
 Number of Slice LUTs:                  223  out of   5720     3%  
    Number used as Logic:               223  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    224
   Number with an unused Flip Flop:     131  out of    224    58%  
   Number with an unused LUT:             1  out of    224     0%  
   Number of fully used LUT-FF pairs:    92  out of    224    41%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    186     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
CLK                                | BUFGP                        | 66    |
Clk_generator/CLK_display_tmp      | NONE(Anode_display/COUNTER_0)| 3     |
Clk_generator/CLK_time_tmp         | BUFG                         | 24    |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.279ns (Maximum Frequency: 233.672MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.348ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.279ns (frequency: 233.672MHz)
  Total number of paths / destination ports: 4125 / 66
-------------------------------------------------------------------------
Delay:               4.279ns (Levels of Logic = 7)
  Source:            Clk_generator/counter_time_8 (FF)
  Destination:       Clk_generator/CLK_time_tmp (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Clk_generator/counter_time_8 to Clk_generator/CLK_time_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  Clk_generator/counter_time_8 (Clk_generator/counter_time_8)
     LUT5:I0->O            1   0.203   0.000  Clk_generator/Mcompar_GND_7_o_counter_time[31]_LessThan_6_o_lut<0> (Clk_generator/Mcompar_GND_7_o_counter_time[31]_LessThan_6_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Clk_generator/Mcompar_GND_7_o_counter_time[31]_LessThan_6_o_cy<0> (Clk_generator/Mcompar_GND_7_o_counter_time[31]_LessThan_6_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Clk_generator/Mcompar_GND_7_o_counter_time[31]_LessThan_6_o_cy<1> (Clk_generator/Mcompar_GND_7_o_counter_time[31]_LessThan_6_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Clk_generator/Mcompar_GND_7_o_counter_time[31]_LessThan_6_o_cy<2> (Clk_generator/Mcompar_GND_7_o_counter_time[31]_LessThan_6_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Clk_generator/Mcompar_GND_7_o_counter_time[31]_LessThan_6_o_cy<3> (Clk_generator/Mcompar_GND_7_o_counter_time[31]_LessThan_6_o_cy<3>)
     MUXCY:CI->O          33   0.213   1.305  Clk_generator/Mcompar_GND_7_o_counter_time[31]_LessThan_6_o_cy<4> (Clk_generator/GND_7_o_counter_time[31]_LessThan_6_o_inv)
     INV:I->O              1   0.206   0.579  Clk_generator/Mcompar_GND_7_o_counter_time[31]_LessThan_6_o_cy<4>_inv1_INV_0 (Clk_generator/GND_7_o_counter_time[31]_LessThan_6_o)
     FD:D                      0.102          Clk_generator/CLK_time_tmp
    ----------------------------------------
    Total                      4.279ns (1.400ns logic, 2.879ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_generator/CLK_display_tmp'
  Clock period: 2.988ns (frequency: 334.666MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               2.988ns (Levels of Logic = 1)
  Source:            Anode_display/COUNTER_2 (FF)
  Destination:       Anode_display/COUNTER_0 (FF)
  Source Clock:      Clk_generator/CLK_display_tmp rising
  Destination Clock: Clk_generator/CLK_display_tmp rising

  Data Path: Anode_display/COUNTER_2 to Anode_display/COUNTER_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             17   0.447   1.256  Anode_display/COUNTER_2 (Anode_display/COUNTER_2)
     LUT3:I0->O            3   0.205   0.650  Anode_display/COUNTER[2]_PWR_8_o_equal_2_o<2>1 (Anode_display/COUNTER[2]_PWR_8_o_equal_2_o)
     FDR:R                     0.430          Anode_display/COUNTER_0
    ----------------------------------------
    Total                      2.988ns (1.082ns logic, 1.906ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_generator/CLK_time_tmp'
  Clock period: 3.936ns (frequency: 254.094MHz)
  Total number of paths / destination ports: 659 / 42
-------------------------------------------------------------------------
Delay:               3.936ns (Levels of Logic = 2)
  Source:            Real_timer/s_2 (FF)
  Destination:       Real_timer/h_3 (FF)
  Source Clock:      Clk_generator/CLK_time_tmp rising
  Destination Clock: Clk_generator/CLK_time_tmp rising

  Data Path: Real_timer/s_2 to Real_timer/h_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.447   0.973  Real_timer/s_2 (Real_timer/s_2)
     LUT4:I1->O            3   0.205   0.995  Real_timer/s[3]_PWR_10_o_equal_2_o<3>1_2 (Real_timer/s[3]_PWR_10_o_equal_2_o<3>11)
     LUT6:I1->O            4   0.203   0.683  Real_timer/Mcount_h_val (Real_timer/Mcount_h_val)
     FDRE:R                    0.430          Real_timer/h_3
    ----------------------------------------
    Total                      3.936ns (1.285ns logic, 2.651ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_generator/CLK_display_tmp'
  Total number of paths / destination ports: 183 / 14
-------------------------------------------------------------------------
Offset:              7.348ns (Levels of Logic = 4)
  Source:            Anode_display/COUNTER_0 (FF)
  Destination:       seven_segment_cathode<6> (PAD)
  Source Clock:      Clk_generator/CLK_display_tmp rising

  Data Path: Anode_display/COUNTER_0 to seven_segment_cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.447   1.414  Anode_display/COUNTER_0 (Anode_display/COUNTER_0)
     LUT6:I0->O            1   0.203   0.580  Anode_display/Mmux_selected_value21 (Anode_display/Mmux_selected_value2)
     LUT6:I5->O            8   0.205   1.147  Anode_display/Mmux_selected_value22 (wire_segment_value<1>)
     LUT5:I0->O            1   0.203   0.579  Converter/Mmux_cathode51 (seven_segment_cathode_4_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_4_OBUF (seven_segment_cathode<4>)
    ----------------------------------------
    Total                      7.348ns (3.629ns logic, 3.719ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_generator/CLK_time_tmp'
  Total number of paths / destination ports: 186 / 8
-------------------------------------------------------------------------
Offset:              6.996ns (Levels of Logic = 4)
  Source:            Real_timer/s1_2 (FF)
  Destination:       seven_segment_cathode<6> (PAD)
  Source Clock:      Clk_generator/CLK_time_tmp rising

  Data Path: Real_timer/s1_2 to seven_segment_cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.447   1.062  Real_timer/s1_2 (Real_timer/s1_2)
     LUT6:I4->O            1   0.203   0.580  Anode_display/Mmux_selected_value31 (Anode_display/Mmux_selected_value3)
     LUT6:I5->O            8   0.205   1.147  Anode_display/Mmux_selected_value32 (wire_segment_value<2>)
     LUT5:I0->O            1   0.203   0.579  Converter/Mmux_cathode21 (seven_segment_cathode_1_OBUF)
     OBUF:I->O                 2.571          seven_segment_cathode_1_OBUF (seven_segment_cathode<1>)
    ----------------------------------------
    Total                      6.996ns (3.629ns logic, 3.367ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.279|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clk_generator/CLK_display_tmp
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
Clk_generator/CLK_display_tmp|    2.988|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clk_generator/CLK_time_tmp
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
Clk_generator/CLK_time_tmp|    3.936|         |         |         |
--------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.13 secs
 
--> 

Total memory usage is 4523676 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

