{
    "cells": [
        {
            "cell_type": "code",
            "execution_count": 7,
            "source": [
                "import os\n",
                "os.environ[\"GOWINHOME\"] = \"/home/pepijn/bin/gowin\"\n",
                "os.environ[\"DEVICE\"] = \"GW1N-1\"\n",
                "from apycula import tiled_fuzzer\n",
                "from apycula import codegen\n",
                "from apycula import pindef\n",
                "from apycula import bslib\n",
                "from apycula import chipdb\n",
                "from apycula import fuse_h4x\n",
                "from apycula import gowin_unpack\n",
                "from apycula.wirenames import wirenames\n",
                "from PIL import Image\n",
                "import numpy as np\n",
                "import pickle\n",
                "import json\n",
                "\n",
                "# a semi-dual-port bram as generated by the vendor\n",
                "\n",
                "#   SDPB memory_ins130 (\n",
                "#     .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,data_in_33,data_in_31,data_in_29,data_in_27,data_in_25,data_in_23,data_in_21,data_in_19,data_in_17,data_in_15,data_in_13,data_in_11,data_in_9,data_in_7,data_in_5,data_in_3}),\n",
                "#     .BLKSELA({GND,GND,GND}),\n",
                "#     .BLKSELB({GND,GND,GND}),\n",
                "#     .ADA({GND,GND,wr_addr_17,wr_addr_15,wr_addr_13,wr_addr_11,wr_addr_9,wr_addr_7,wr_addr_5,wr_addr_3,GND,GND,VCC,VCC}),\n",
                "#     .ADB({GND,GND,rd_addr_17,rd_addr_15,rd_addr_13,rd_addr_11,rd_addr_9,rd_addr_7,rd_addr_5,rd_addr_3,GND,GND,GND,GND}),\n",
                "#     .CLKA(clk_3),\n",
                "#     .CLKB(clk_3),\n",
                "#     .CEA(wr_en_3),\n",
                "#     .CEB(rd_en_3),\n",
                "#     .OCE(GND),\n",
                "#     .RESETA(GND),\n",
                "#     .RESETB(GND),\n",
                "#     .DO({memory_6_DO31,memory_6_DO30,memory_6_DO29,memory_6_DO28,memory_6_DO27,memory_6_DO26,memory_6_DO25,memory_6_DO24,memory_6_DO23,memory_6_DO22,memory_6_DO21,memory_6_DO20,memory_6_DO19,memory_6_DO18,memory_6_DO17,memory_6_DO16,\\data_out[15]_8 ,\\data_out[14]_8 ,\\data_out[13]_8 ,\\data_out[12]_8 ,\\data_out[11]_8 ,\\data_out[10]_8 ,\\data_out[9]_8 ,\\data_out[8]_8 ,\\data_out[7]_8 ,\\data_out[6]_8 ,\\data_out[5]_8 ,\\data_out[4]_8 ,\\data_out[3]_8 ,\\data_out[2]_8 ,\\data_out[1]_8 ,\\data_out[0]_9 }) \n",
                "# );\n",
                "# defparam memory_ins130.BIT_WIDTH_0=16;\n",
                "# defparam memory_ins130.BIT_WIDTH_1=16;\n",
                "# defparam memory_ins130.READ_MODE=1'b0;\n",
                "# defparam memory_ins130.RESET_MODE=\"SYNC\";\n",
                "\n",
                "def bram(mod, cst, row, col):\n",
                "    \"make a bram\"\n",
                "    name = tiled_fuzzer.make_name(\"SDPB\", \"SDPB\")\n",
                "    bram = codegen.Primitive(\"SDPB\", name)\n",
                "    bram.portmap['DI'] = tuple(f\"{name}_DI{i}\" for i in range(32))\n",
                "    bram.portmap['BLKSELA'] = tuple(f\"{name}_BLKSELA{i}\" for i in range(3))\n",
                "    bram.portmap['BLKSELB'] = tuple(f\"{name}_BLKSELB{i}\" for i in range(3))\n",
                "    bram.portmap['ADA'] = tuple(f\"{name}_ADA{i}\" for i in range(14))\n",
                "    bram.portmap['ADB'] = tuple(f\"{name}_ADB{i}\" for i in range(14))\n",
                "    bram.portmap['DO'] = tuple(f\"{name}_DO{i}\" for i in range(32))\n",
                "    bram.portmap['CLKA'] = name+\"_CLKA\"\n",
                "    bram.portmap['CLKB'] = name+\"_CLKB\"\n",
                "    bram.portmap['CEA'] = name+\"_CEA\"\n",
                "    bram.portmap['CEB'] = name+\"_CEB\"\n",
                "    bram.portmap['OCE'] = name+\"_OCE\"\n",
                "    bram.portmap['RESETA'] = name+\"_RESETA\"\n",
                "    bram.portmap['RESETB'] = name+\"_RESETB\"\n",
                "    bram.params[\"READ_MODE\"] = \"1'b0\"\n",
                "    bram.params[\"BIT_WIDTH_0\"] = \"16\"\n",
                "    bram.params[\"BIT_WIDTH_1\"] = \"16\"\n",
                "    bram.params[\"RESET_MODE\"] = \"\\\"SYNC\\\"\"\n",
                "    mod.wires.update(bram.portmap.values())\n",
                "    mod.primitives[name] = bram\n",
                "    cst.cells[name] = f\"R{row}C{col}\"\n",
                "    return bram.portmap\n",
                "\n",
                "with open(f\"{tiled_fuzzer.gowinhome}/IDE/share/device/{tiled_fuzzer.device}/{tiled_fuzzer.device}.fse\", 'rb') as f:\n",
                "    fse = fuse_h4x.readFse(f)\n",
                "    \n",
                "with open(f\"apycula/{tiled_fuzzer.device}.pickle\", 'rb') as f:\n",
                "    db = pickle.load(f)\n",
                "\n",
                "with open(f\"{tiled_fuzzer.device}.json\") as f:\n",
                "    dat = json.load(f)\n"
            ],
            "outputs": [
                {
                    "output_type": "stream",
                    "name": "stdout",
                    "text": [
                        "check 19199191\n"
                    ]
                }
            ],
            "metadata": {}
        },
        {
            "cell_type": "code",
            "execution_count": 14,
            "source": [
                "# pipe cleaning, can we generate a BRAM without the vendor tools yelling at us?\n",
                "mod = codegen.Module()\n",
                "cst = codegen.Constraints()\n",
                "\n",
                "brams = [bram(mod, cst, row, col) for row, col in [(6, 2), (6, 3)]]\n",
                "\n",
                "# import io\n",
                "# f = io.StringIO()\n",
                "# mod.write(f)\n",
                "# print(f.getvalue())\n",
                "\n",
                "res = tiled_fuzzer.run_pnr(mod, cst, {})\n",
                "bslib.display(None, res.bitmap)"
            ],
            "outputs": [
                {
                    "output_type": "execute_result",
                    "data": {
                        "image/png": "iVBORw0KGgoAAAANSUhEUgAABMAAAAISAQAAAAACF44lAAABVklEQVR4nO3csU3DUBAAUAdDiIQEKUCio2GADECRETICbMAIWYFNGCEl41CmpLCNbOWnILI/5/i95uzT6etk33fnXxSci4/n66//7mFMln0uNutzsYs+F+NcmDGGZsYYWq8zNglhd2XYxsIK+8Ti7cpFFeI1Fl3YjeRVAgAAAAAAAAAAAAAAAADAmKyS2TJvE0XiF+plsiz/D80Hja2TZZdD9zFKR+ZolbWJX61XeZWu2GTpY5QW6fQ2axMAwGnu6/jQyc7Wddy0sy9VKN+bxN13c3W765T04KaOb9tO+rMK88d2sr4p901i/tpcPe06JQAAAAAAAAAAAAAAAAAAUBRFz0fVHJxCA2aM4Zkxhpb/WLexm8gTO3Lq2CnCfnrCfmDjzVg9DvEai24aww8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAH/1AzTBCxVLj0tSAAAAAElFTkSuQmCC",
                        "text/plain": [
                            "<PIL.Image.Image image mode=1 size=1216x530 at 0x7F0F5063DB50>"
                        ]
                    },
                    "metadata": {},
                    "execution_count": 14
                }
            ],
            "metadata": {}
        },
        {
            "cell_type": "code",
            "execution_count": 77,
            "source": [
                "# these are the dat file entries related to Bsram.\n",
                "# in the case of IOB these were a trivial portmap.\n",
                "inputs = [wirenames[n] for n in dat[\"BsramIn\"]]\n",
                "outputs = [wirenames[n] for n in dat[\"BsramOut\"]]\n",
                "inputsdlt = dat[\"BsramInDlt\"]\n",
                "outputsdlt = dat[\"BsramOutDlt\"]\n",
                "\n",
                "inputs = [f\"{w}:{t}\" for t, w in zip(inputs, inputsdlt)]\n",
                "output = [f\"{w}:{t}\" for t, w in zip(outputs, outputsdlt)]\n",
                "# these appear to be control signals of some sort. Weird that they repeat.\n",
                "ctl = inputs[:18]\n",
                "# Maybe which of the 3 tiles the wire is in\n",
                "# Every BRAM seems to take up 3 tiles, so the numbers make sense\n",
                "print(len(ctl))\n",
                "print(ctl)\n",
                "# these seems to kinda line up\n",
                "# But still two CLK0 in tile 0, which doesn't make a lot of sense\n",
                "print(ctl[0::5], ctl[1::5], ctl[2::5], ctl[3::5], ctl[4::5])\n",
                "print(ctl[:5]) # this seems to repeat 3 times\n",
                "print(ctl[-3:]) # these 3 are special\n",
                "# It'd make sense if\n",
                "# CLKA/CLKB => CLK0\n",
                "# RESETA/RESETB => LSR0/LSR1\n",
                "# CEA/CEB/OCE => CE0/CE1\n",
                "# BLKSELA/BLKSELB??? (3 bits each)\n",
                "\n",
                "# these appear to be the \"normal\" inputs, I'm guessing the address and data lines\n",
                "# .DI .ADA .ADB .DO\n",
                "# .D[I0] = 32 bits\n",
                "# .AD[AB] = 14 bits\n",
                "no = 32 + 32 + 14 + 14 + 3 +3 # inputs\n",
                "addr = inputs[18:]\n",
                "l = len(addr)\n",
                "# how many inputs are there? Does this make sense with the inputs we know about?\n",
                "print(l, no, l - no)\n",
                "# Hmmm the numbers don't really seem to add up\n",
                "print(addr)\n",
                "# hmmm how many duplicates are there?\n",
                "print(len(addr)-len(set(addr)))\n",
                "# well that's also not a logical number\n",
                "# I'm guessing some random ports just need to be connected to all 3 tiles?\n",
                "# Maybe I'll just need to fuzz which wire seems to go where.\n",
                "# Hook up one wire, unpack and inspect the routing muxes, see what matches what."
            ],
            "outputs": [
                {
                    "output_type": "stream",
                    "name": "stdout",
                    "text": [
                        "18\n",
                        "['0:CLK0', '0:CE0', '0:CE1', '0:LSR0', '0:LSR1', '1:CLK0', '1:CE0', '1:CE1', '1:LSR0', '1:LSR1', '0:CLK0', '0:CE0', '0:CE1', '0:LSR0', '0:LSR1', '0:CE2', '0:LSR2', '2:CE0']\n",
                        "['0:CLK0', '1:CLK0', '0:CLK0', '0:CE2'] ['0:CE0', '1:CE0', '0:CE0', '0:LSR2'] ['0:CE1', '1:CE1', '0:CE1', '2:CE0'] ['0:LSR0', '1:LSR0', '0:LSR0'] ['0:LSR1', '1:LSR1', '0:LSR1']\n",
                        "['0:CLK0', '0:CE0', '0:CE1', '0:LSR0', '0:LSR1']\n",
                        "['0:CE2', '0:LSR2', '2:CE0']\n",
                        "114 98 16\n",
                        "['1:C4', '1:C5', '1:C6', '1:C7', '1:C0', '1:C1', '0:C0', '0:C1', '0:C2', '0:C3', '0:C4', '0:C5', '1:C2', '1:C3', '1:C4', '1:C5', '1:C6', '1:C7', '1:C0', '1:C1', '0:C0', '0:C1', '0:C2', '0:C3', '0:C4', '0:C5', '1:C2', '1:C3', '0:D0', '0:D1', '0:D2', '0:D3', '0:D4', '0:D5', '0:D6', '0:D7', '0:B6', '0:B7', '1:B0', '1:D0', '1:B1', '1:D1', '1:B2', '1:D2', '1:B3', '1:D3', '0:D0', '0:D1', '0:D2', '0:D3', '0:D4', '0:D5', '0:D6', '0:D7', '0:B6', '0:B7', '1:B0', '1:D0', '1:B1', '1:D1', '1:B2', '1:D2', '1:B3', '1:D3', '1:B4', '1:D4', '1:B5', '1:D5', '1:B6', '1:D6', '1:B7', '1:D7', '2:B0', '2:B1', '2:B2', '2:B3', '2:B4', '2:B5', '2:B6', '2:B7', '2:D6', '2:D7', '2:A0', '2:A1', '2:A2', '2:A3', '1:A0', '1:A1', '0:A0', '0:A1', '0:A2', '0:A3', '0:A4', '0:A5', '1:A2', '1:A3', '1:B4', '1:D4', '1:B5', '1:D5', '1:B6', '1:D6', '1:B7', '1:D7', '2:B0', '2:B1', '2:B2', '2:B3', '2:B4', '2:B5', '2:B6', '2:B7', '2:D6', '2:D7']\n",
                        "50\n"
                    ]
                }
            ],
            "metadata": {}
        }
    ],
    "metadata": {
        "orig_nbformat": 4,
        "language_info": {
            "name": "python",
            "version": "3.9.7",
            "mimetype": "text/x-python",
            "codemirror_mode": {
                "name": "ipython",
                "version": 3
            },
            "pygments_lexer": "ipython3",
            "nbconvert_exporter": "python",
            "file_extension": ".py"
        },
        "kernelspec": {
            "name": "python3",
            "display_name": "Python 3.9.6 64-bit"
        },
        "interpreter": {
            "hash": "e7370f93d1d0cde622a1f8e1c04877d8463912d04d973331ad4851f04de6915a"
        }
    },
    "nbformat": 4,
    "nbformat_minor": 2
}