Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 13:51:42 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file bd_0_wrapper_timing_summary_postroute_physopted.rpt -pb bd_0_wrapper_timing_summary_postroute_physopted.pb -rpx bd_0_wrapper_timing_summary_postroute_physopted.rpx
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 90 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 119 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.862        0.000                      0                 1332        0.081        0.000                      0                 1332        1.220        0.000                       0                   828  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.862        0.000                      0                 1332        0.081        0.000                      0                 1332        1.220        0.000                       0                   828  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.440ns (16.855%)  route 2.170ns (83.145%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y123        FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/Q
                         net (fo=1, routed)           0.706     1.647    bd_0_i/hls_inst/inst/srem_ln108_reg_383[27]
    SLICE_X21Y123        LUT6 (Prop_lut6_I2_O)        0.053     1.700 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9/O
                         net (fo=1, routed)           0.306     2.006    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I0_O)        0.053     2.059 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5/O
                         net (fo=11, routed)          0.780     2.839    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5_n_1
    SLICE_X18Y120        LUT5 (Prop_lut5_I0_O)        0.065     2.904 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[27]_i_1/O
                         net (fo=4, routed)           0.379     3.282    bd_0_i/hls_inst/inst/shl_ln108_reg_393[27]_i_1_n_1
    SLICE_X18Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[11]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X18Y119        FDRE (Setup_fdre_C_R)       -0.459     4.144    bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[11]
  -------------------------------------------------------------------
                         required time                          4.144    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.440ns (16.855%)  route 2.170ns (83.145%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y123        FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/Q
                         net (fo=1, routed)           0.706     1.647    bd_0_i/hls_inst/inst/srem_ln108_reg_383[27]
    SLICE_X21Y123        LUT6 (Prop_lut6_I2_O)        0.053     1.700 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9/O
                         net (fo=1, routed)           0.306     2.006    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I0_O)        0.053     2.059 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5/O
                         net (fo=11, routed)          0.780     2.839    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5_n_1
    SLICE_X18Y120        LUT5 (Prop_lut5_I0_O)        0.065     2.904 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[27]_i_1/O
                         net (fo=4, routed)           0.379     3.282    bd_0_i/hls_inst/inst/shl_ln108_reg_393[27]_i_1_n_1
    SLICE_X18Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[19]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X18Y119        FDRE (Setup_fdre_C_R)       -0.459     4.144    bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[19]
  -------------------------------------------------------------------
                         required time                          4.144    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.440ns (16.855%)  route 2.170ns (83.145%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y123        FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/Q
                         net (fo=1, routed)           0.706     1.647    bd_0_i/hls_inst/inst/srem_ln108_reg_383[27]
    SLICE_X21Y123        LUT6 (Prop_lut6_I2_O)        0.053     1.700 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9/O
                         net (fo=1, routed)           0.306     2.006    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I0_O)        0.053     2.059 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5/O
                         net (fo=11, routed)          0.780     2.839    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5_n_1
    SLICE_X18Y120        LUT5 (Prop_lut5_I0_O)        0.065     2.904 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[27]_i_1/O
                         net (fo=4, routed)           0.379     3.282    bd_0_i/hls_inst/inst/shl_ln108_reg_393[27]_i_1_n_1
    SLICE_X18Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[27]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X18Y119        FDRE (Setup_fdre_C_R)       -0.459     4.144    bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[27]
  -------------------------------------------------------------------
                         required time                          4.144    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.440ns (16.855%)  route 2.170ns (83.145%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y123        FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/Q
                         net (fo=1, routed)           0.706     1.647    bd_0_i/hls_inst/inst/srem_ln108_reg_383[27]
    SLICE_X21Y123        LUT6 (Prop_lut6_I2_O)        0.053     1.700 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9/O
                         net (fo=1, routed)           0.306     2.006    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I0_O)        0.053     2.059 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5/O
                         net (fo=11, routed)          0.780     2.839    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5_n_1
    SLICE_X18Y120        LUT5 (Prop_lut5_I0_O)        0.065     2.904 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[27]_i_1/O
                         net (fo=4, routed)           0.379     3.282    bd_0_i/hls_inst/inst/shl_ln108_reg_393[27]_i_1_n_1
    SLICE_X18Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X18Y119        FDRE (Setup_fdre_C_R)       -0.459     4.144    bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[3]
  -------------------------------------------------------------------
                         required time                          4.144    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 1.327ns (42.785%)  route 1.775ns (57.215%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/ap_clk
    SLICE_X11Y124        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=98, routed)          1.082     2.023    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg_n_1_[0]
    SLICE_X6Y119         LUT3 (Prop_lut3_I2_O)        0.053     2.076 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     2.076    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry_i_5_n_1
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     2.373 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.373    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry_n_1
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.433 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.433    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__0_n_1
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.493 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.493    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__1_n_1
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.553 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.553    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__2_n_1
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.613 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.613    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__3_n_1
    SLICE_X6Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.673 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.008     2.681    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__4_n_1
    SLICE_X6Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.741 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.741    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__5_n_1
    SLICE_X6Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.801 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.801    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/p_2_out[0]
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     2.936 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          0.685     3.621    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/p_0_in
    SLICE_X7Y119         LUT5 (Prop_lut5_I3_O)        0.153     3.774 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     3.774    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp[0]_i_1_n_1
    SLICE_X7Y119         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/ap_clk
    SLICE_X7Y119         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X7Y119         FDRE (Setup_fdre_C_D)        0.035     4.638    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 1.327ns (42.826%)  route 1.772ns (57.174%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/ap_clk
    SLICE_X11Y124        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=98, routed)          1.082     2.023    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg_n_1_[0]
    SLICE_X6Y119         LUT3 (Prop_lut3_I2_O)        0.053     2.076 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     2.076    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry_i_5_n_1
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     2.373 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.373    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry_n_1
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.433 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.433    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__0_n_1
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.493 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.493    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__1_n_1
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.553 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.553    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__2_n_1
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.613 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.613    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__3_n_1
    SLICE_X6Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.673 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.008     2.681    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__4_n_1
    SLICE_X6Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.741 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.741    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__5_n_1
    SLICE_X6Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.801 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.801    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/p_2_out[0]
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     2.936 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          0.682     3.618    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/p_0_in
    SLICE_X7Y119         LUT4 (Prop_lut4_I2_O)        0.153     3.771 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     3.771    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp[3]_i_1_n_1
    SLICE_X7Y119         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/ap_clk
    SLICE_X7Y119         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X7Y119         FDRE (Setup_fdre_C_D)        0.035     4.638    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 1.327ns (42.868%)  route 1.769ns (57.132%))
  Logic Levels:           11  (CARRY4=9 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/ap_clk
    SLICE_X11Y124        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[0]/Q
                         net (fo=98, routed)          1.082     2.023    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg_n_1_[0]
    SLICE_X6Y119         LUT3 (Prop_lut3_I2_O)        0.053     2.076 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry_i_5/O
                         net (fo=1, routed)           0.000     2.076    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry_i_5_n_1
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     2.373 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.373    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry_n_1
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.433 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.433    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__0_n_1
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.493 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.493    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__1_n_1
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.553 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.553    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__2_n_1
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.613 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.613    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__3_n_1
    SLICE_X6Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.673 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.008     2.681    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__4_n_1
    SLICE_X6Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.741 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.741    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__5_n_1
    SLICE_X6Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.801 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=2, routed)           0.000     2.801    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/p_2_out[0]
    SLICE_X6Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     2.936 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/cal_tmp_carry__7/O[0]
                         net (fo=32, routed)          0.679     3.615    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/p_0_in
    SLICE_X7Y122         LUT4 (Prop_lut4_I2_O)        0.153     3.768 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp[15]_i_1/O
                         net (fo=1, routed)           0.000     3.768    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp[15]_i_1_n_1
    SLICE_X7Y122         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/ap_clk
    SLICE_X7Y122         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[15]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X7Y122         FDRE (Setup_fdre_C_D)        0.035     4.638    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/remd_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                          4.638    
                         arrival time                          -3.768    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.428ns (15.892%)  route 2.265ns (84.108%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y123        FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/Q
                         net (fo=1, routed)           0.706     1.647    bd_0_i/hls_inst/inst/srem_ln108_reg_383[27]
    SLICE_X21Y123        LUT6 (Prop_lut6_I2_O)        0.053     1.700 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9/O
                         net (fo=1, routed)           0.306     2.006    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I0_O)        0.053     2.059 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5/O
                         net (fo=11, routed)          0.780     2.839    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5_n_1
    SLICE_X18Y120        LUT5 (Prop_lut5_I3_O)        0.053     2.892 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[25]_i_1/O
                         net (fo=4, routed)           0.474     3.365    bd_0_i/hls_inst/inst/shl_ln108_reg_393[25]_i_1_n_1
    SLICE_X19Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[17]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X19Y119        FDRE (Setup_fdre_C_R)       -0.367     4.236    bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[17]
  -------------------------------------------------------------------
                         required time                          4.236    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.428ns (15.892%)  route 2.265ns (84.108%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y123        FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/Q
                         net (fo=1, routed)           0.706     1.647    bd_0_i/hls_inst/inst/srem_ln108_reg_383[27]
    SLICE_X21Y123        LUT6 (Prop_lut6_I2_O)        0.053     1.700 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9/O
                         net (fo=1, routed)           0.306     2.006    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I0_O)        0.053     2.059 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5/O
                         net (fo=11, routed)          0.780     2.839    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5_n_1
    SLICE_X18Y120        LUT5 (Prop_lut5_I3_O)        0.053     2.892 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[25]_i_1/O
                         net (fo=4, routed)           0.474     3.365    bd_0_i/hls_inst/inst/shl_ln108_reg_393[25]_i_1_n_1
    SLICE_X19Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[1]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X19Y119        FDRE (Setup_fdre_C_R)       -0.367     4.236    bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[1]
  -------------------------------------------------------------------
                         required time                          4.236    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.428ns (15.892%)  route 2.265ns (84.108%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y123        FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[27]/Q
                         net (fo=1, routed)           0.706     1.647    bd_0_i/hls_inst/inst/srem_ln108_reg_383[27]
    SLICE_X21Y123        LUT6 (Prop_lut6_I2_O)        0.053     1.700 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9/O
                         net (fo=1, routed)           0.306     2.006    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_9_n_1
    SLICE_X21Y123        LUT5 (Prop_lut5_I0_O)        0.053     2.059 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5/O
                         net (fo=11, routed)          0.780     2.839    bd_0_i/hls_inst/inst/shl_ln108_reg_393[24]_i_5_n_1
    SLICE_X18Y120        LUT5 (Prop_lut5_I3_O)        0.053     2.892 r  bd_0_i/hls_inst/inst/shl_ln108_reg_393[25]_i_1/O
                         net (fo=4, routed)           0.474     3.365    bd_0_i/hls_inst/inst/shl_ln108_reg_393[25]_i_1_n_1
    SLICE_X19Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y119        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[25]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X19Y119        FDRE (Setup_fdre_C_R)       -0.367     4.236    bd_0_i/hls_inst/inst/shl_ln108_reg_393_reg[25]
  -------------------------------------------------------------------
                         required time                          4.236    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  0.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/remd_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.399%)  route 0.055ns (35.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/ap_clk
    SLICE_X19Y126        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/remd_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y126        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/remd_reg[17]/Q
                         net (fo=1, routed)           0.055     0.439    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2_n_15
    SLICE_X18Y126        FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y126        FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[17]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y126        FDRE (Hold_fdre_C_D)         0.059     0.357    bd_0_i/hls_inst/inst/srem_ln108_reg_383_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_111_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_404_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.441%)  route 0.087ns (40.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X21Y112        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_111_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y112        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/i_0_reg_111_reg[4]/Q
                         net (fo=12, routed)          0.087     0.471    bd_0_i/hls_inst/inst/M_address0[4]
    SLICE_X20Y112        LUT6 (Prop_lut6_I1_O)        0.028     0.499 r  bd_0_i/hls_inst/inst/i_reg_404[6]_i_1/O
                         net (fo=1, routed)           0.000     0.499    bd_0_i/hls_inst/inst/i_fu_249_p2[6]
    SLICE_X20Y112        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_404_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X20Y112        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_404_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y112        FDRE (Hold_fdre_C_D)         0.087     0.385    bd_0_i/hls_inst/inst/i_reg_404_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend_tmp_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend_tmp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (75.963%)  route 0.054ns (24.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/ap_clk
    SLICE_X18Y127        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend_tmp_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y127        FDRE (Prop_fdre_C_Q)         0.107     0.390 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend_tmp_reg[29]/Q
                         net (fo=1, routed)           0.054     0.444    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend_tmp_reg_n_1_[29]
    SLICE_X18Y127        LUT3 (Prop_lut3_I1_O)        0.064     0.508 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend_tmp[30]_i_1/O
                         net (fo=1, routed)           0.000     0.508    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend_tmp[30]_i_1_n_1
    SLICE_X18Y127        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend_tmp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/ap_clk
    SLICE_X18Y127        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend_tmp_reg[30]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y127        FDRE (Hold_fdre_C_D)         0.087     0.385    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg_r_5/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg_r_6/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.444%)  route 0.054ns (33.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/ap_clk
    SLICE_X10Y130        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg_r_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.107     0.390 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg_r_5/Q
                         net (fo=1, routed)           0.054     0.444    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg_r_5_n_1
    SLICE_X11Y130        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/ap_clk
    SLICE_X11Y130        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg_r_6/C
                         clock pessimism              0.000     0.298    
    SLICE_X11Y130        FDRE (Hold_fdre_C_D)         0.011     0.309    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg_r_6
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/shl_ln105_reg_357_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/b1_1_reg_377_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.148ns (65.695%)  route 0.077ns (34.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y117        FDRE                                         r  bd_0_i/hls_inst/inst/shl_ln105_reg_357_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/shl_ln105_reg_357_reg[5]/Q
                         net (fo=2, routed)           0.077     0.479    bd_0_i/hls_inst/inst/shl_ln105_reg_357[5]
    SLICE_X15Y117        LUT2 (Prop_lut2_I1_O)        0.030     0.509 r  bd_0_i/hls_inst/inst/b1_1_reg_377[5]_i_1/O
                         net (fo=1, routed)           0.000     0.509    bd_0_i/hls_inst/inst/b1_1_fu_219_p2[5]
    SLICE_X15Y117        FDRE                                         r  bd_0_i/hls_inst/inst/b1_1_reg_377_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y117        FDRE                                         r  bd_0_i/hls_inst/inst/b1_1_reg_377_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y117        FDRE (Hold_fdre_C_D)         0.075     0.373    bd_0_i/hls_inst/inst/b1_1_reg_377_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/dividend0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.146ns (69.430%)  route 0.064ns (30.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/ap_clk
    SLICE_X18Y117        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/dividend0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y117        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/dividend0_reg[14]/Q
                         net (fo=2, routed)           0.064     0.466    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/dividend0_reg_n_1_[14]
    SLICE_X19Y117        LUT3 (Prop_lut3_I2_O)        0.028     0.494 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/dividend0[14]_i_1/O
                         net (fo=1, routed)           0.000     0.494    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/D[13]
    SLICE_X19Y117        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/ap_clk
    SLICE_X19Y117        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend0_reg[14]/C
                         clock pessimism              0.000     0.298    
    SLICE_X19Y117        FDRE (Hold_fdre_C_D)         0.060     0.358    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend0_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/dividend0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.933%)  route 0.109ns (46.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/ap_clk
    SLICE_X17Y124        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/dividend0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y124        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/dividend0_reg[28]/Q
                         net (fo=2, routed)           0.109     0.493    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/dividend0_reg_n_1_[28]
    SLICE_X18Y124        LUT3 (Prop_lut3_I2_O)        0.028     0.521 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/dividend0[28]_i_1/O
                         net (fo=1, routed)           0.000     0.521    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/D[27]
    SLICE_X18Y124        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/ap_clk
    SLICE_X18Y124        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend0_reg[28]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y124        FDRE (Hold_fdre_C_D)         0.087     0.385    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend0_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/dividend0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.187%)  route 0.113ns (46.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/ap_clk
    SLICE_X17Y123        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/dividend0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/dividend0_reg[26]/Q
                         net (fo=2, routed)           0.113     0.496    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/dividend0_reg_n_1_[26]
    SLICE_X18Y124        LUT3 (Prop_lut3_I2_O)        0.028     0.524 r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/dividend0[26]_i_1/O
                         net (fo=1, routed)           0.000     0.524    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/D[25]
    SLICE_X18Y124        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/ap_clk
    SLICE_X18Y124        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend0_reg[26]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y124        FDRE (Hold_fdre_C_D)         0.087     0.385    bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/dividend0_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/b0_reg_330_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/b1_1_reg_377_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.148ns (62.849%)  route 0.087ns (37.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y116        FDRE                                         r  bd_0_i/hls_inst/inst/b0_reg_330_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y116        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/b0_reg_330_reg[14]/Q
                         net (fo=2, routed)           0.087     0.489    bd_0_i/hls_inst/inst/b0_reg_330[14]
    SLICE_X17Y116        LUT2 (Prop_lut2_I0_O)        0.030     0.519 r  bd_0_i/hls_inst/inst/b1_1_reg_377[14]_i_1/O
                         net (fo=1, routed)           0.000     0.519    bd_0_i/hls_inst/inst/b1_1_fu_219_p2[14]
    SLICE_X17Y116        FDRE                                         r  bd_0_i/hls_inst/inst/b1_1_reg_377_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y116        FDRE                                         r  bd_0_i/hls_inst/inst/b1_1_reg_377_reg[14]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y116        FDRE (Hold_fdre_C_D)         0.075     0.373    bd_0_i/hls_inst/inst/b1_1_reg_377_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/b0_reg_330_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/b1_1_reg_377_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.148ns (62.849%)  route 0.087ns (37.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y121        FDRE                                         r  bd_0_i/hls_inst/inst/b0_reg_330_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y121        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/b0_reg_330_reg[17]/Q
                         net (fo=2, routed)           0.087     0.489    bd_0_i/hls_inst/inst/b0_reg_330[17]
    SLICE_X15Y121        LUT2 (Prop_lut2_I0_O)        0.030     0.519 r  bd_0_i/hls_inst/inst/b1_1_reg_377[17]_i_1/O
                         net (fo=1, routed)           0.000     0.519    bd_0_i/hls_inst/inst/b1_1_fu_219_p2[17]
    SLICE_X15Y121        FDRE                                         r  bd_0_i/hls_inst/inst/b1_1_reg_377_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=827, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y121        FDRE                                         r  bd_0_i/hls_inst/inst/b1_1_reg_377_reg[17]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y121        FDRE (Hold_fdre_C_D)         0.075     0.373    bd_0_i/hls_inst/inst/b1_1_reg_377_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X20Y111  bd_0_i/hls_inst/inst/add_ln101_reg_305_reg[3]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X20Y111  bd_0_i/hls_inst/inst/add_ln101_reg_305_reg[5]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X21Y111  bd_0_i/hls_inst/inst/add_ln101_reg_305_reg[6]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X21Y114  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[77]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X16Y113  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[8]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X16Y113  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X13Y124  bd_0_i/hls_inst/inst/b1_reg_336_reg[29]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X15Y115  bd_0_i/hls_inst/inst/b1_reg_336_reg[4]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X16Y116  bd_0_i/hls_inst/inst/b1_reg_336_reg[5]/C
Min Period        n/a     FDRE/C       n/a            0.750         4.000       3.250      SLICE_X15Y115  bd_0_i/hls_inst/inst/b1_reg_336_reg[6]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.780         2.000       1.220      SLICE_X14Y126  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[30]_srl30___loop_imperfect_srbkb_U1_loop_imperfect_srbkb_div_U_loop_imperfect_srbkb_div_u_0_r_stage_reg_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         2.000       1.220      SLICE_X14Y126  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[30]_srl30___loop_imperfect_srbkb_U1_loop_imperfect_srbkb_div_U_loop_imperfect_srbkb_div_u_0_r_stage_reg_r_28/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.780         2.000       1.220      SLICE_X14Y126  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[30]_srl30___loop_imperfect_srbkb_U1_loop_imperfect_srbkb_div_U_loop_imperfect_srbkb_div_u_0_r_stage_reg_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         2.000       1.220      SLICE_X14Y126  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[30]_srl30___loop_imperfect_srbkb_U1_loop_imperfect_srbkb_div_U_loop_imperfect_srbkb_div_u_0_r_stage_reg_r_28/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X20Y111  bd_0_i/hls_inst/inst/add_ln101_reg_305_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X20Y111  bd_0_i/hls_inst/inst/add_ln101_reg_305_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X20Y111  bd_0_i/hls_inst/inst/add_ln101_reg_305_reg[5]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X20Y111  bd_0_i/hls_inst/inst/add_ln101_reg_305_reg[5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X21Y111  bd_0_i/hls_inst/inst/add_ln101_reg_305_reg[6]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X21Y111  bd_0_i/hls_inst/inst/add_ln101_reg_305_reg[6]/C
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         2.000       1.220      SLICE_X14Y126  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[30]_srl30___loop_imperfect_srbkb_U1_loop_imperfect_srbkb_div_U_loop_imperfect_srbkb_div_u_0_r_stage_reg_r_28/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.780         2.000       1.220      SLICE_X14Y126  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U2/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[30]_srl30___loop_imperfect_srbkb_U1_loop_imperfect_srbkb_div_U_loop_imperfect_srbkb_div_u_0_r_stage_reg_r_28/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         2.000       1.220      SLICE_X14Y126  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[30]_srl30___loop_imperfect_srbkb_U1_loop_imperfect_srbkb_div_U_loop_imperfect_srbkb_div_u_0_r_stage_reg_r_28/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.780         2.000       1.220      SLICE_X14Y126  bd_0_i/hls_inst/inst/loop_imperfect_srbkb_U1/loop_imperfect_srbkb_div_U/loop_imperfect_srbkb_div_u_0/r_stage_reg[30]_srl30___loop_imperfect_srbkb_U1_loop_imperfect_srbkb_div_U_loop_imperfect_srbkb_div_u_0_r_stage_reg_r_28/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X21Y111  bd_0_i/hls_inst/inst/add_ln101_reg_305_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X21Y111  bd_0_i/hls_inst/inst/add_ln101_reg_305_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X21Y111  bd_0_i/hls_inst/inst/add_ln101_reg_305_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X21Y111  bd_0_i/hls_inst/inst/add_ln101_reg_305_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y111  bd_0_i/hls_inst/inst/add_ln101_reg_305_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X20Y111  bd_0_i/hls_inst/inst/add_ln101_reg_305_reg[1]/C



