
*** Running vivado
    with args -log double_pid_vco_wrapper_auto_pc_12.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source double_pid_vco_wrapper_auto_pc_12.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source double_pid_vco_wrapper_auto_pc_12.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1118.266 ; gain = 187.086 ; free physical = 845 ; free virtual = 12063
INFO: [Synth 8-638] synthesizing module 'double_pid_vco_wrapper_auto_pc_12' [/home/bma/git/fpga_design/redpitaya/double_pid_vco/double_pid_vco.srcs/sources_1/bd/double_pid_vco_wrapper/ip/double_pid_vco_wrapper_auto_pc_12/synth/double_pid_vco_wrapper_auto_pc_12.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' [/home/bma/git/fpga_design/redpitaya/double_pid_vco/double_pid_vco.srcs/sources_1/bd/double_pid_vco_wrapper/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' (1#1) [/home/bma/git/fpga_design/redpitaya/double_pid_vco/double_pid_vco.srcs/sources_1/bd/double_pid_vco_wrapper/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'double_pid_vco_wrapper_auto_pc_12' (2#1) [/home/bma/git/fpga_design/redpitaya/double_pid_vco/double_pid_vco.srcs/sources_1/bd/double_pid_vco_wrapper/ip/double_pid_vco_wrapper_auto_pc_12/synth/double_pid_vco_wrapper_auto_pc_12.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:43 ; elapsed = 00:01:58 . Memory (MB): peak = 1238.734 ; gain = 307.555 ; free physical = 1407 ; free virtual = 12632
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:43 ; elapsed = 00:01:59 . Memory (MB): peak = 1238.734 ; gain = 307.555 ; free physical = 1404 ; free virtual = 12628
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1405.543 ; gain = 0.000 ; free physical = 1478 ; free virtual = 12706
Finished Constraint Validation : Time (s): cpu = 00:02:11 ; elapsed = 00:02:33 . Memory (MB): peak = 1405.543 ; gain = 474.363 ; free physical = 1382 ; free virtual = 12612
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:11 ; elapsed = 00:02:33 . Memory (MB): peak = 1405.543 ; gain = 474.363 ; free physical = 1382 ; free virtual = 12612
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:11 ; elapsed = 00:02:33 . Memory (MB): peak = 1405.543 ; gain = 474.363 ; free physical = 1382 ; free virtual = 12612
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:11 ; elapsed = 00:02:33 . Memory (MB): peak = 1405.543 ; gain = 474.363 ; free physical = 1382 ; free virtual = 12612
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:34 . Memory (MB): peak = 1405.543 ; gain = 474.363 ; free physical = 1382 ; free virtual = 12612
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:32 ; elapsed = 00:02:53 . Memory (MB): peak = 1441.543 ; gain = 510.363 ; free physical = 1659 ; free virtual = 12892
Finished Timing Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:02:54 . Memory (MB): peak = 1441.543 ; gain = 510.363 ; free physical = 1658 ; free virtual = 12892
Finished Technology Mapping : Time (s): cpu = 00:02:32 ; elapsed = 00:02:54 . Memory (MB): peak = 1451.559 ; gain = 520.379 ; free physical = 1649 ; free virtual = 12883
Finished IO Insertion : Time (s): cpu = 00:02:33 ; elapsed = 00:02:54 . Memory (MB): peak = 1451.559 ; gain = 520.379 ; free physical = 1650 ; free virtual = 12883
Finished Renaming Generated Instances : Time (s): cpu = 00:02:33 ; elapsed = 00:02:54 . Memory (MB): peak = 1451.559 ; gain = 520.379 ; free physical = 1649 ; free virtual = 12883
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:33 ; elapsed = 00:02:54 . Memory (MB): peak = 1451.559 ; gain = 520.379 ; free physical = 1649 ; free virtual = 12882
Finished Renaming Generated Ports : Time (s): cpu = 00:02:33 ; elapsed = 00:02:54 . Memory (MB): peak = 1451.559 ; gain = 520.379 ; free physical = 1649 ; free virtual = 12883
Finished Handling Custom Attributes : Time (s): cpu = 00:02:33 ; elapsed = 00:02:54 . Memory (MB): peak = 1451.559 ; gain = 520.379 ; free physical = 1649 ; free virtual = 12882
Finished Renaming Generated Nets : Time (s): cpu = 00:02:33 ; elapsed = 00:02:54 . Memory (MB): peak = 1451.559 ; gain = 520.379 ; free physical = 1649 ; free virtual = 12882

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:33 ; elapsed = 00:02:54 . Memory (MB): peak = 1451.559 ; gain = 520.379 ; free physical = 1649 ; free virtual = 12882
synth_design: Time (s): cpu = 00:02:20 ; elapsed = 00:02:38 . Memory (MB): peak = 1473.559 ; gain = 442.875 ; free physical = 1635 ; free virtual = 12868
