// Seed: 1749453010
module module_0 (
    output uwire id_0,
    output tri1  id_1,
    output tri0  id_2,
    input  tri   id_3,
    input  tri0  id_4,
    input  tri1  id_5,
    input  wor   id_6,
    input  tri1  id_7
);
  assign id_0.id_3 = -1'b0;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_20 = 32'd62,
    parameter id_7  = 32'd25
) (
    input wand id_0,
    input supply0 id_1,
    input wire id_2,
    output supply1 id_3,
    input uwire id_4,
    output tri id_5,
    output wand id_6,
    input wor _id_7,
    output wire id_8[id_7 : 1 'd0 &&  1  ?  1 : -1],
    input uwire id_9,
    input tri1 id_10
    , id_26,
    output tri id_11,
    input supply0 id_12,
    output tri0 id_13,
    output tri id_14,
    output wire id_15,
    input wire id_16,
    output supply1 id_17,
    input supply1 id_18,
    input supply1 id_19,
    input wire _id_20,
    input wor id_21,
    input tri1 id_22,
    input tri1 id_23,
    input uwire id_24
);
  assign id_15.id_21 = -1;
  logic [7:0][-1] id_27 = -1;
  assign id_11.id_2 = id_26;
  wire [id_20 : 1] id_28;
  if (1) begin : LABEL_0
    assign id_27 = -1;
  end
  assign id_13 = -1'h0;
  module_0 modCall_1 (
      id_14,
      id_5,
      id_3,
      id_9,
      id_1,
      id_18,
      id_21,
      id_16
  );
  wire id_29;
endmodule
