# Verilog was used to design and test a basic multi-cycle RISC processor.

# Datapth
The datapath was built to do all the functionalities mentioned in the project, as shown below:

![image](https://user-images.githubusercontent.com/130397610/232895200-f29e6d36-288e-44f8-94f0-2eb131d12d21.png)

# Building the State Machine Diagram
The state machine diagram was used to help in designing the control logic signals.

![image](https://user-images.githubusercontent.com/130397610/232895592-b463b7a6-ac4b-4dc4-890b-b18a03890530.png)


