Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 21:12:31 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_28/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.058        0.000                      0                 2754        0.012        0.000                      0                 2754        2.161        0.000                       0                  2755  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.436}        4.872           205.255         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.058        0.000                      0                 2754        0.012        0.000                      0                 2754        2.161        0.000                       0                  2755  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 demux/sel_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.436ns period=4.872ns})
  Destination:            demux/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.436ns period=4.872ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.872ns  (vclock rise@4.872ns - vclock rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.929ns (41.333%)  route 2.738ns (58.667%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns = ( 6.625 - 4.872 ) 
    Source Clock Delay      (SCD):    2.251ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.171ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.083ns (routing 0.155ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2754, routed)        1.290     2.251    demux/CLK
    SLICE_X122Y470       FDRE                                         r  demux/sel_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y470       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.330 r  demux/sel_reg[0]_rep/Q
                         net (fo=66, routed)          0.203     2.533    demux/sel_reg[0]_rep_n_0
    SLICE_X122Y468       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.133     2.666 r  demux/sel_reg[8]_i_6/O[3]
                         net (fo=39, routed)          0.475     3.141    p_1_in[4]
    SLICE_X121Y464       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.289 r  sel[8]_i_231/O
                         net (fo=1, routed)           0.022     3.311    demux/S[1]
    SLICE_X121Y464       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.470 f  demux/sel_reg[8]_i_196/CO[7]
                         net (fo=1, routed)           0.026     3.496    demux/sel_reg[8]_i_196_n_0
    SLICE_X121Y465       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.573 f  demux/sel_reg[8]_i_171/CO[5]
                         net (fo=41, routed)          0.220     3.793    demux_n_10
    SLICE_X121Y468       LUT3 (Prop_F5LUT_SLICEM_I2_O)
                                                      0.105     3.898 r  sel[8]_i_136/O
                         net (fo=2, routed)           0.193     4.091    sel[8]_i_136_n_0
    SLICE_X121Y468       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     4.181 r  sel[8]_i_143/O
                         net (fo=1, routed)           0.016     4.197    demux/sel[8]_i_73_0[5]
    SLICE_X121Y468       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.314 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.340    demux/sel_reg[8]_i_81_n_0
    SLICE_X121Y469       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.416 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.254     4.670    demux_n_89
    SLICE_X120Y468       LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.161     4.831 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.180     5.011    sel[8]_i_32_n_0
    SLICE_X120Y468       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     5.060 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     5.071    demux/sel[8]_i_25_0[5]
    SLICE_X120Y468       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.226 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.252    demux/sel_reg[8]_i_19_n_0
    SLICE_X120Y469       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.308 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.313     5.621    demux_n_104
    SLICE_X119Y469       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     5.827 r  sel_reg[8]_i_18/O[4]
                         net (fo=1, routed)           0.123     5.950    sel_reg[8]_i_18_n_11
    SLICE_X119Y470       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     5.989 r  sel[8]_i_8/O
                         net (fo=1, routed)           0.015     6.004    demux/sel_reg[5]_0[6]
    SLICE_X119Y470       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.121 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.147    demux/sel_reg[8]_i_4_n_0
    SLICE_X119Y471       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.223 r  demux/sel_reg[8]_i_5/O[1]
                         net (fo=11, routed)          0.457     6.680    demux/sel_reg[8]_i_5_n_14
    SLICE_X122Y471       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     6.716 r  demux/sel[3]_i_2/O
                         net (fo=5, routed)           0.103     6.819    demux/sel[3]_i_2_n_0
    SLICE_X122Y471       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.869 r  demux/sel[1]_i_1/O
                         net (fo=1, routed)           0.049     6.918    demux/sel20_in[1]
    SLICE_X122Y471       FDRE                                         r  demux/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.872     4.872 r  
    AR14                                              0.000     4.872 r  clk (IN)
                         net (fo=0)                   0.000     4.872    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.231 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.231    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.231 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.518    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.542 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2754, routed)        1.083     6.625    demux/CLK
    SLICE_X122Y471       FDRE                                         r  demux/sel_reg[1]/C
                         clock pessimism              0.361     6.987    
                         clock uncertainty           -0.035     6.951    
    SLICE_X122Y471       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.976    demux/sel_reg[1]
  -------------------------------------------------------------------
                         required time                          6.976    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                  0.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 demux/genblk1[184].z_reg[184][5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.436ns period=4.872ns})
  Destination:            genblk1[184].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.436ns period=4.872ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.059ns (47.581%)  route 0.065ns (52.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Net Delay (Source):      1.099ns (routing 0.155ns, distribution 0.944ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.171ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2754, routed)        1.099     1.769    demux/CLK
    SLICE_X124Y478       FDRE                                         r  demux/genblk1[184].z_reg[184][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y478       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.828 r  demux/genblk1[184].z_reg[184][5]/Q
                         net (fo=1, routed)           0.065     1.893    genblk1[184].reg_in/D[5]
    SLICE_X124Y479       FDRE                                         r  genblk1[184].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2754, routed)        1.273     2.234    genblk1[184].reg_in/CLK
    SLICE_X124Y479       FDRE                                         r  genblk1[184].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.415     1.819    
    SLICE_X124Y479       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.881    genblk1[184].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.436 }
Period(ns):         4.872
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.872       3.582      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.436       2.161      SLICE_X130Y504  genblk1[100].reg_in/reg_out_reg[7]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.436       2.161      SLICE_X123Y470  demux/genblk1[340].z_reg[340][2]/C



