

================================================================
== Vitis HLS Report for 'lpcore_kernel_0_s'
================================================================
* Date:           Fri Aug 16 17:28:37 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------+---------------------------+---------+---------+----------+-----------+-----+-----+----------+
        |                            |                           |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
        |          Instance          |           Module          |   min   |   max   |    min   |    max    | min | max |   Type   |
        +----------------------------+---------------------------+---------+---------+----------+-----------+-----+-----+----------+
        |lpcore_control_top_0_U0     |lpcore_control_top_0_s     |        0|        0|      0 ns|       0 ns|    1|    1|  dataflow|
        |event_queue_top_0_U0        |event_queue_top_0_s        |        ?|        ?|         ?|          ?|    ?|    ?|        no|
        |state_buffer_top_0_U0       |state_buffer_top_0_s       |        ?|        ?|         ?|          ?|    ?|    ?|        no|
        |event_processor_top_0_U0    |event_processor_top_0_s    |        1|        6|  5.000 ns|  30.000 ns|    1|    6|        no|
        |cancellation_unit_top_0_U0  |cancellation_unit_top_0_s  |        ?|        ?|         ?|          ?|    ?|    ?|        no|
        +----------------------------+---------------------------+---------+---------+----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|    1089|     737|    -|
|Instance         |       17|     -|    3728|    6983|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       17|     0|    4817|    7720|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|     0|       1|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+---------------------------+---------+----+------+------+-----+
    |          Instance          |           Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------+---------------------------+---------+----+------+------+-----+
    |cancellation_unit_top_0_U0  |cancellation_unit_top_0_s  |        6|   0|   540|  1175|    0|
    |event_processor_top_0_U0    |event_processor_top_0_s    |        0|   0|   152|   357|    0|
    |event_queue_top_0_U0        |event_queue_top_0_s        |        7|   0|  2431|  4231|    0|
    |lpcore_control_top_0_U0     |lpcore_control_top_0_s     |        0|   0|     4|    94|    0|
    |state_buffer_top_0_U0       |state_buffer_top_0_s       |        4|   0|   601|  1126|    0|
    +----------------------------+---------------------------+---------+----+------+------+-----+
    |Total                       |                           |       17|   0|  3728|  6983|    0|
    +----------------------------+---------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------------------------+---------+----+----+-----+------+-----+---------+
    |                   Name                   | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------------------------+---------+----+----+-----+------+-----+---------+
    |cancellation_unit_commit_time_stream_U    |        0|  99|   0|    -|     2|   32|       64|
    |cancellation_unit_input_stream_U          |        0|  99|   0|    -|     2|  129|      258|
    |cancellation_unit_rollback_info_stream_U  |        0|  99|   0|    -|     2|   48|       96|
    |causality_violation_stream_U              |        0|  99|   0|    -|     2|   48|       96|
    |event_processor_input_stream_U            |        0|  99|   0|    -|     2|  209|      418|
    |event_queue_commit_time_stream_U          |        0|  99|   0|    -|     2|   32|       64|
    |event_queue_rollback_info_stream_U        |        0|  99|   0|    -|     2|   48|       96|
    |issued_event_stream_U                     |        0|  99|   0|    -|     2|  129|      258|
    |state_buffer_commit_time_stream_U         |        0|  99|   0|    -|     2|   32|       64|
    |state_buffer_input_stream_U               |        0|  99|   0|    -|     2|   80|      160|
    |state_buffer_rollback_info_stream_U       |        0|  99|   0|    -|     2|   48|       96|
    +------------------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                                     |        0|1089|   0|    0|    22|  835|     1670|
    +------------------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+--------------+------------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|   Protocol   |               Source Object              |    C Type    |
+-------------------------------------------------+-----+-----+--------------+------------------------------------------+--------------+
|lpcore_init_event_stream_0_dout                  |   in|  129|       ap_fifo|                lpcore_init_event_stream_0|       pointer|
|lpcore_init_event_stream_0_empty_n               |   in|    1|       ap_fifo|                lpcore_init_event_stream_0|       pointer|
|lpcore_init_event_stream_0_read                  |  out|    1|       ap_fifo|                lpcore_init_event_stream_0|       pointer|
|lpcore_event_queue_full_stream_0_din             |  out|    1|       ap_fifo|          lpcore_event_queue_full_stream_0|       pointer|
|lpcore_event_queue_full_stream_0_full_n          |   in|    1|       ap_fifo|          lpcore_event_queue_full_stream_0|       pointer|
|lpcore_event_queue_full_stream_0_write           |  out|    1|       ap_fifo|          lpcore_event_queue_full_stream_0|       pointer|
|lpcore_anti_message_stream_0_dout                |   in|  129|       ap_fifo|              lpcore_anti_message_stream_0|       pointer|
|lpcore_anti_message_stream_0_empty_n             |   in|    1|       ap_fifo|              lpcore_anti_message_stream_0|       pointer|
|lpcore_anti_message_stream_0_read                |  out|    1|       ap_fifo|              lpcore_anti_message_stream_0|       pointer|
|lpcore_enqueue_event_stream_0_dout               |   in|  129|       ap_fifo|             lpcore_enqueue_event_stream_0|       pointer|
|lpcore_enqueue_event_stream_0_empty_n            |   in|    1|       ap_fifo|             lpcore_enqueue_event_stream_0|       pointer|
|lpcore_enqueue_event_stream_0_read               |  out|    1|       ap_fifo|             lpcore_enqueue_event_stream_0|       pointer|
|lpcore_lvt_stream_0_din                          |  out|   48|       ap_fifo|                       lpcore_lvt_stream_0|       pointer|
|lpcore_lvt_stream_0_full_n                       |   in|    1|       ap_fifo|                       lpcore_lvt_stream_0|       pointer|
|lpcore_lvt_stream_0_write                        |  out|    1|       ap_fifo|                       lpcore_lvt_stream_0|       pointer|
|lpcore_output_event_stream_0_din                 |  out|  129|       ap_fifo|              lpcore_output_event_stream_0|       pointer|
|lpcore_output_event_stream_0_full_n              |   in|    1|       ap_fifo|              lpcore_output_event_stream_0|       pointer|
|lpcore_output_event_stream_0_write               |  out|    1|       ap_fifo|              lpcore_output_event_stream_0|       pointer|
|lpcore_cancellation_unit_output_stream_0_din     |  out|  129|       ap_fifo|  lpcore_cancellation_unit_output_stream_0|       pointer|
|lpcore_cancellation_unit_output_stream_0_full_n  |   in|    1|       ap_fifo|  lpcore_cancellation_unit_output_stream_0|       pointer|
|lpcore_cancellation_unit_output_stream_0_write   |  out|    1|       ap_fifo|  lpcore_cancellation_unit_output_stream_0|       pointer|
|lpcore_commit_time_stream_0_dout                 |   in|   32|       ap_fifo|               lpcore_commit_time_stream_0|       pointer|
|lpcore_commit_time_stream_0_empty_n              |   in|    1|       ap_fifo|               lpcore_commit_time_stream_0|       pointer|
|lpcore_commit_time_stream_0_read                 |  out|    1|       ap_fifo|               lpcore_commit_time_stream_0|       pointer|
|ap_clk                                           |   in|    1|  ap_ctrl_none|                          lpcore_kernel<0>|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_none|                          lpcore_kernel<0>|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_none|                          lpcore_kernel<0>|  return value|
+-------------------------------------------------+-----+-----+--------------+------------------------------------------+--------------+

