

================================================================
== Vivado HLS Report for 'mem_controller'
================================================================
* Date:           Tue Jan 19 23:18:53 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        bram_test
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.254|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     11|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     134|    200|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     24|    -|
|Register         |        -|      -|       3|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     137|    235|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |mem_controller_AXILiteS_s_axi_U  |mem_controller_AXILiteS_s_axi  |        0|      0|  134|  200|    0|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |Total                            |                               |        0|      0|  134|  200|    0|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |icmp_ln9_fu_80_p2  |   icmp   |      0|  0|  11|           8|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  11|           8|           1|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    |mem_WEN_A  |   9|          2|    4|          8|
    +-----------+----+-----------+-----+-----------+
    |Total      |  24|          5|    5|         11|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+---+----+-----+-----------+
    |       Name      | FF| LUT| Bits| Const Bits|
    +-----------------+---+----+-----+-----------+
    |ap_CS_fsm        |  2|   0|    2|          0|
    |icmp_ln9_reg_91  |  1|   0|    1|          0|
    +-----------------+---+----+-----+-----------+
    |Total            |  3|   0|    3|          0|
    +-----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+------------------------+-----+-----+--------------+----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    6|     s_axi    |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    6|     s_axi    |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |    AXILiteS    |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |    AXILiteS    |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_none | mem_controller | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none | mem_controller | return value |
|mem_Addr_A              | out |   32|     bram     |       mem      |     array    |
|mem_EN_A                | out |    1|     bram     |       mem      |     array    |
|mem_WEN_A               | out |    4|     bram     |       mem      |     array    |
|mem_Din_A               | out |   32|     bram     |       mem      |     array    |
|mem_Dout_A              |  in |   32|     bram     |       mem      |     array    |
|mem_Clk_A               | out |    1|     bram     |       mem      |     array    |
|mem_Rst_A               | out |    1|     bram     |       mem      |     array    |
+------------------------+-----+-----+--------------+----------------+--------------+

