// Seed: 25574221
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output id_3,
    input id_4,
    input logic id_5
);
  assign id_3 = id_0;
endmodule
