{
  "comments": [
    {
      "key": {
        "uuid": "cca86333_857019d8",
        "filename": "fdts/n1sdp-multi-chip.dts",
        "patchSetId": 2
      },
      "lineNbr": 4,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2020-07-15T09:23:57Z",
      "side": 1,
      "message": "Please honour the work that has been done a year ago on this, under the GPL, and re-add the GPL license. To be in line with the kernel, which is the most canonical DT source these days, the header (also in the other two files) should read:\n// SPDX-License-Identifier: (GPL-2.0 or BSD-3-Clause)\n/*\n * Copyright (c) 2019-2020, Arm Limited.\n */\n(\"All rights reserved.\" is not needed)",
      "revId": "4bf539ca715c45b929a4d166406f1ae045c11655",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "248807f4_0898fd4f",
        "filename": "fdts/n1sdp-multi-chip.dts",
        "patchSetId": 2
      },
      "lineNbr": 35,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2020-07-15T09:23:57Z",
      "side": 1,
      "message": "This comment is literally what the next line says, so please remove it. I see that the binding example has this as well, but it\u0027s really redundant.",
      "revId": "4bf539ca715c45b929a4d166406f1ae045c11655",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "920a9344_1dfb2cc6",
        "filename": "fdts/n1sdp-multi-chip.dts",
        "patchSetId": 2
      },
      "lineNbr": 61,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2020-07-14T16:18:02Z",
      "side": 1,
      "message": "So up until here this is all the same between single and multi, right? So this should be unified in one file. Either this goes into n1sdp.dtsi or (preferably) we include the whole -single.dts here and just amend and complement it for multi-chip, accordingly.\nSame applies to the other common nodes below, for the common memory nodes (which me might omit except the first one, see the comment), and for the GIC nodes, which are almost identical.",
      "revId": "4bf539ca715c45b929a4d166406f1ae045c11655",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "c338fb11_3a7fef75",
        "filename": "fdts/n1sdp-multi-chip.dts",
        "patchSetId": 2
      },
      "lineNbr": 61,
      "author": {
        "id": 1000409
      },
      "writtenOn": "2020-07-15T08:44:05Z",
      "side": 1,
      "message": "Thanks for your suggestions.\n\nAs of now the CPU, MEMORY and GIC nodes are the nodes, which are having changes between multichip and singlechip configuration.\n\nI will prefer to have n1sdp.dtsi as common SOC file and single-chip.dts/multi-chip.dts as board variants.\n\nFor CPU, CPU0-3 nodes can be pushed to n1sdp.dtsi and rest CPU4-7 node details can be caputured in multi-chip.dts as following -\ncpus {\n                cpu4@100000000 {\n                        compatible \u003d \"arm,neoverse-n1\";\n                        reg \u003d \u003c0x1 0x0\u003e;\n                        device_type \u003d \"cpu\";\n                        enable-method \u003d \"psci\";\n                        /* node 1 */\n                        numa-node-id \u003d \u003c1\u003e;\n                };\n                cpu5@100000100 {\n                        compatible \u003d \"arm,neoverse-n1\";\n                        reg \u003d \u003c0x1 0x00000100\u003e;\n                        device_type \u003d \"cpu\";\n                        enable-method \u003d \"psci\";\n                        /* node 1 */\n                        numa-node-id \u003d \u003c1\u003e;\n                };\n                cpu6@100010000 {\n                        compatible \u003d \"arm,neoverse-n1\";\n                        reg \u003d \u003c0x1 0x00010000\u003e;\n                        device_type \u003d \"cpu\";\n                        enable-method \u003d \"psci\";\n                        /* node 1 */\n                        numa-node-id \u003d \u003c1\u003e;\n                };\n                cpu7@100010100 {\n                        compatible \u003d \"arm,neoverse-n1\";\n                        reg \u003d \u003c0x1 0x00010100\u003e;\n                        device_type \u003d \"cpu\";\n                        enable-method \u003d \"psci\";\n                        /* node 1 */\n                        numa-node-id \u003d \u003c1\u003e;\n                };\n\n};\n\nFor MEMORY node, I can place the Master Chip\u0027s Two memroy nodes under n1sdp.dtsi and Slave Chip\u0027s memory nodes under n1sdp-multi-chip.dts.\n\nFor GIC node, common details can be pushed to GIC node inside n1sdp.dtsi. In n1sdp-multi-chip.dts and n1sdp-single-chip.dts , the GIC node can only have \"reg\" properties details as following -\n\n\u0026gic {\n        #redistributor-regions \u003d \u003c2\u003e;\n        reg \u003d \u003c0x0 0x30000000 0 0x10000\u003e,       /* GICD */\n              \u003c0x0 0x300c0000 0 0x80000\u003e,       /* GICR */\n              \u003c0x400 0x300c0000 0 0x80000\u003e;     /* GICR */\n\n};\n\nKindly let me know your thought on above restructuring.",
      "parentUuid": "920a9344_1dfb2cc6",
      "revId": "4bf539ca715c45b929a4d166406f1ae045c11655",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "3a79b729_8ed56739",
        "filename": "fdts/n1sdp-multi-chip.dts",
        "patchSetId": 2
      },
      "lineNbr": 61,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2020-07-15T09:23:57Z",
      "side": 1,
      "message": "Yes, the CPU split you suggest looks right.\nFor the memory: the first board\u0027s memory belongs into the -single.dts, since it\u0027s a board property; the SoC itself does not have any DRAM. We need to have an extra discussion about the memory node, though, as this is socketed DRAM.\nFor the GIC node: yes, the whole GIC node (including ITSes) belongs into the SoC .dtsi, the -single.dts does not need any addition, the -multi.dts gets the node you correctly showed above.",
      "parentUuid": "c338fb11_3a7fef75",
      "revId": "4bf539ca715c45b929a4d166406f1ae045c11655",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "05f20ad4_67865c92",
        "filename": "fdts/n1sdp-multi-chip.dts",
        "patchSetId": 2
      },
      "lineNbr": 99,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2020-07-15T09:23:57Z",
      "side": 1,
      "message": "There is no need for those two lines, the memory nodes don\u0027t have any children.",
      "revId": "4bf539ca715c45b929a4d166406f1ae045c11655",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "40a3eba7_4bacead4",
        "filename": "fdts/n1sdp.dtsi",
        "patchSetId": 2
      },
      "lineNbr": 4,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2020-07-15T14:28:28Z",
      "side": 1,
      "message": "Same comment about the license: Please re-add the GPL and move the line to be the first. Drop the \"All rights reserved\".",
      "revId": "4bf539ca715c45b929a4d166406f1ae045c11655",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "3e272c10_b3d62903",
        "filename": "fdts/n1sdp.dtsi",
        "patchSetId": 2
      },
      "lineNbr": 7,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2020-07-15T14:28:28Z",
      "side": 1,
      "message": "this should live in the board .dts. Compare arch/arm64/boot/dts/allwinner/sun50i-a64{,-pine64,-pine64-plus}.dts* in the kernel tree, that uses a similar scheme: one SoC .dtsi, one basic board, one enhanced board",
      "revId": "4bf539ca715c45b929a4d166406f1ae045c11655",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "02da8d41_50346f98",
        "filename": "fdts/n1sdp.dtsi",
        "patchSetId": 2
      },
      "lineNbr": 20,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2020-07-15T14:28:28Z",
      "side": 1,
      "message": "this node goes into the board .dtsi",
      "revId": "4bf539ca715c45b929a4d166406f1ae045c11655",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "6773dbbf_198d5c62",
        "filename": "fdts/n1sdp.dtsi",
        "patchSetId": 2
      },
      "lineNbr": 28,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2020-07-15T14:28:28Z",
      "side": 1,
      "message": "As mentioned before, please complement the ITS subnodes and the reg property here.\nYou can then just overwrite the reg property and add the #redistributor-regions prop in the -multi.dts.",
      "revId": "4bf539ca715c45b929a4d166406f1ae045c11655",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "cad5fa0b_e71b5159",
        "filename": "fdts/n1sdp.dtsi",
        "patchSetId": 2
      },
      "lineNbr": 67,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2020-07-15T14:28:28Z",
      "side": 1,
      "message": "There is no need for a status \u003d \"okay\" in a SoC .dtsi. You would only list disabled nodes, which you then overwrite in a board .dts.",
      "revId": "4bf539ca715c45b929a4d166406f1ae045c11655",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "bd155dfc_348200e3",
        "filename": "fdts/n1sdp.dtsi",
        "patchSetId": 2
      },
      "lineNbr": 80,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2020-07-15T14:28:28Z",
      "side": 1,
      "message": "same here, just drop all lines in *this* file which set the status to okay.",
      "revId": "4bf539ca715c45b929a4d166406f1ae045c11655",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "f61fa76c_9089a520",
        "filename": "fdts/n1sdp.dtsi",
        "patchSetId": 2
      },
      "lineNbr": 130,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2020-07-15T14:28:28Z",
      "side": 1,
      "message": "The HDLCD controller (and the associated I2C controller below) are on the IOFPGA, not on the SoC. So they don\u0027t belong into the SoC .dtsi, but in the board .dts.",
      "revId": "4bf539ca715c45b929a4d166406f1ae045c11655",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "2f848d2a_2bcee833",
        "filename": "fdts/n1sdp.dtsi",
        "patchSetId": 2
      },
      "lineNbr": 170,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2020-07-15T14:28:28Z",
      "side": 1,
      "message": "Same remark about this clock and the hdlcdclk below: they belong into the board .dts.",
      "revId": "4bf539ca715c45b929a4d166406f1ae045c11655",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "e19fe3d0_3f1157ef",
        "filename": "fdts/n1sdp.dtsi",
        "patchSetId": 2
      },
      "lineNbr": 197,
      "author": {
        "id": 1000118
      },
      "writtenOn": "2020-07-15T14:28:28Z",
      "side": 1,
      "message": "Please mark this UART as \"disabled\". The controller is on the SoC, but whether it\u0027s usable or enabled is a board decision. So it\u0027s disabled *here*, but gets referenced and overwritten with \"okay\" in the board .dts.\nCheck board .dts files in the kernel for a reference.",
      "revId": "4bf539ca715c45b929a4d166406f1ae045c11655",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    }
  ]
}