<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - top/scr1_imem_router.sv</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">top</a> - scr1_imem_router.sv<span style="font-size: 80%;"> (source / <a href="scr1_imem_router.sv.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryMed">75.6&nbsp;%</td>
            <td class="headerCovTableEntry">45</td>
            <td class="headerCovTableEntry">34</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-12-19 23:18:55</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : /// Copyright by Syntacore LLC Â© 2016-2021. See LICENSE for details</span>
<span id="L2"><span class="lineNum">       2</span>              : /// @file       &lt;scr1_imem_router.sv&gt;</span>
<span id="L3"><span class="lineNum">       3</span>              : /// @brief      Instruction memory router</span>
<span id="L4"><span class="lineNum">       4</span>              : ///</span>
<span id="L5"><span class="lineNum">       5</span>              : `include &quot;scr1_memif.svh&quot;</span>
<span id="L6"><span class="lineNum">       6</span>              : `include &quot;scr1_arch_description.svh&quot;</span>
<span id="L7"><span class="lineNum">       7</span>              : </span>
<span id="L8"><span class="lineNum">       8</span>              : module scr1_imem_router</span>
<span id="L9"><span class="lineNum">       9</span>              : #(</span>
<span id="L10"><span class="lineNum">      10</span>              :     parameter SCR1_ADDR_MASK    = `SCR1_IMEM_AWIDTH'hFFFF0000,</span>
<span id="L11"><span class="lineNum">      11</span>              :     parameter SCR1_ADDR_PATTERN = `SCR1_IMEM_AWIDTH'h00010000</span>
<span id="L12"><span class="lineNum">      12</span>              : )</span>
<span id="L13"><span class="lineNum">      13</span>              : (</span>
<span id="L14"><span class="lineNum">      14</span>              :     // Control signals</span>
<span id="L15"><span class="lineNum">      15</span>              :     input   logic                           rst_n,</span>
<span id="L16"><span class="lineNum">      16</span>              :     input   logic                           clk,</span>
<span id="L17"><span class="lineNum">      17</span>              : </span>
<span id="L18"><span class="lineNum">      18</span>              :     // Core interface</span>
<span id="L19"><span class="lineNum">      19</span>              :     output  logic                           imem_req_ack,</span>
<span id="L20"><span class="lineNum">      20</span>              :     input   logic                           imem_req,</span>
<span id="L21"><span class="lineNum">      21</span>              :     input   type_scr1_mem_cmd_e             imem_cmd,</span>
<span id="L22"><span class="lineNum">      22</span>              :     input   logic [`SCR1_IMEM_AWIDTH-1:0]   imem_addr,</span>
<span id="L23"><span class="lineNum">      23</span>              :     output  logic [`SCR1_IMEM_DWIDTH-1:0]   imem_rdata,</span>
<span id="L24"><span class="lineNum">      24</span>              :     output  type_scr1_mem_resp_e            imem_resp,</span>
<span id="L25"><span class="lineNum">      25</span>              : </span>
<span id="L26"><span class="lineNum">      26</span>              :     // PORT0 interface</span>
<span id="L27"><span class="lineNum">      27</span>              :     input   logic                           port0_req_ack,</span>
<span id="L28"><span class="lineNum">      28</span>              :     output  logic                           port0_req,</span>
<span id="L29"><span class="lineNum">      29</span>              :     output  type_scr1_mem_cmd_e             port0_cmd,</span>
<span id="L30"><span class="lineNum">      30</span>              :     output  logic [`SCR1_IMEM_AWIDTH-1:0]   port0_addr,</span>
<span id="L31"><span class="lineNum">      31</span>              :     input   logic [`SCR1_IMEM_DWIDTH-1:0]   port0_rdata,</span>
<span id="L32"><span class="lineNum">      32</span>              :     input   type_scr1_mem_resp_e            port0_resp,</span>
<span id="L33"><span class="lineNum">      33</span>              : </span>
<span id="L34"><span class="lineNum">      34</span>              :     // PORT1 interface</span>
<span id="L35"><span class="lineNum">      35</span>              :     input   logic                           port1_req_ack,</span>
<span id="L36"><span class="lineNum">      36</span>              :     output  logic                           port1_req,</span>
<span id="L37"><span class="lineNum">      37</span>              :     output  type_scr1_mem_cmd_e             port1_cmd,</span>
<span id="L38"><span class="lineNum">      38</span>              :     output  logic [`SCR1_IMEM_AWIDTH-1:0]   port1_addr,</span>
<span id="L39"><span class="lineNum">      39</span>              :     input   logic [`SCR1_IMEM_DWIDTH-1:0]   port1_rdata,</span>
<span id="L40"><span class="lineNum">      40</span>              :     input   type_scr1_mem_resp_e            port1_resp</span>
<span id="L41"><span class="lineNum">      41</span>              : );</span>
<span id="L42"><span class="lineNum">      42</span>              : </span>
<span id="L43"><span class="lineNum">      43</span>              : //-------------------------------------------------------------------------------</span>
<span id="L44"><span class="lineNum">      44</span>              : // Local types declaration</span>
<span id="L45"><span class="lineNum">      45</span>              : //-------------------------------------------------------------------------------</span>
<span id="L46"><span class="lineNum">      46</span>              : typedef enum logic {</span>
<span id="L47"><span class="lineNum">      47</span>              :     SCR1_FSM_ADDR,</span>
<span id="L48"><span class="lineNum">      48</span>              :     SCR1_FSM_DATA</span>
<span id="L49"><span class="lineNum">      49</span>              : } type_scr1_fsm_e;</span>
<span id="L50"><span class="lineNum">      50</span>              : </span>
<span id="L51"><span class="lineNum">      51</span>              : //-------------------------------------------------------------------------------</span>
<span id="L52"><span class="lineNum">      52</span>              : // Local signal declaration</span>
<span id="L53"><span class="lineNum">      53</span>              : //-------------------------------------------------------------------------------</span>
<span id="L54"><span class="lineNum">      54</span>              : type_scr1_fsm_e                 fsm;</span>
<span id="L55"><span class="lineNum">      55</span>              : logic                           port_sel;</span>
<span id="L56"><span class="lineNum">      56</span>              : logic                           port_sel_r;</span>
<span id="L57"><span class="lineNum">      57</span>              : logic [`SCR1_IMEM_DWIDTH-1:0]   sel_rdata;</span>
<span id="L58"><span class="lineNum">      58</span>              : type_scr1_mem_resp_e            sel_resp;</span>
<span id="L59"><span class="lineNum">      59</span>              : logic                           sel_req_ack;</span>
<span id="L60"><span class="lineNum">      60</span>              : </span>
<span id="L61"><span class="lineNum">      61</span>              : //-------------------------------------------------------------------------------</span>
<span id="L62"><span class="lineNum">      62</span>              : // FSM</span>
<span id="L63"><span class="lineNum">      63</span>              : //-------------------------------------------------------------------------------</span>
<span id="L64"><span class="lineNum">      64</span>              : assign port_sel = ((imem_addr &amp; SCR1_ADDR_MASK) == SCR1_ADDR_PATTERN);</span>
<span id="L65"><span class="lineNum">      65</span>              : </span>
<span id="L66"><span class="lineNum">      66</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L67"><span class="lineNum">      67</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L68"><span class="lineNum">      68</span> <span class="tlaGNC">        1793 :         fsm        &lt;= SCR1_FSM_ADDR;</span></span>
<span id="L69"><span class="lineNum">      69</span> <span class="tlaGNC">        1793 :         port_sel_r &lt;= 1'b0;</span></span>
<span id="L70"><span class="lineNum">      70</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L71"><span class="lineNum">      71</span> <span class="tlaGNC">     1282703 :         case (fsm)</span></span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaGNC">     1037328 :             SCR1_FSM_ADDR : begin</span></span>
<span id="L73"><span class="lineNum">      73</span> <span class="tlaGNC">      168189 :                 if (imem_req &amp; sel_req_ack) begin</span></span>
<span id="L74"><span class="lineNum">      74</span> <span class="tlaGNC">      350475 :                     fsm &lt;= SCR1_FSM_DATA;</span></span>
<span id="L75"><span class="lineNum">      75</span> <span class="tlaGNC">      350475 :                     port_sel_r &lt;= port_sel;</span></span>
<span id="L76"><span class="lineNum">      76</span>              :                 end</span>
<span id="L77"><span class="lineNum">      77</span>              :             end</span>
<span id="L78"><span class="lineNum">      78</span> <span class="tlaGNC">     1528078 :             SCR1_FSM_DATA : begin</span></span>
<span id="L79"><span class="lineNum">      79</span> <span class="tlaGNC">      764039 :                 case (sel_resp)</span></span>
<span id="L80"><span class="lineNum">      80</span> <span class="tlaGNC">     1528078 :                     SCR1_MEM_RESP_RDY_OK : begin</span></span>
<span id="L81"><span class="lineNum">      81</span> <span class="tlaGNC">      350251 :                         if (imem_req &amp; sel_req_ack) begin</span></span>
<span id="L82"><span class="lineNum">      82</span> <span class="tlaGNC">      413788 :                             fsm &lt;= SCR1_FSM_DATA;</span></span>
<span id="L83"><span class="lineNum">      83</span> <span class="tlaGNC">      413788 :                             port_sel_r &lt;= port_sel;</span></span>
<span id="L84"><span class="lineNum">      84</span> <span class="tlaGNC">      350251 :                         end else begin</span></span>
<span id="L85"><span class="lineNum">      85</span> <span class="tlaGNC">      350251 :                             fsm &lt;= SCR1_FSM_ADDR;</span></span>
<span id="L86"><span class="lineNum">      86</span>              :                         end</span>
<span id="L87"><span class="lineNum">      87</span>              :                     end</span>
<span id="L88"><span class="lineNum">      88</span> <span class="tlaUNC tlaBgUNC">           0 :                     SCR1_MEM_RESP_RDY_ER : begin</span></span>
<span id="L89"><span class="lineNum">      89</span> <span class="tlaUNC">           0 :                         fsm &lt;= SCR1_FSM_ADDR;</span></span>
<span id="L90"><span class="lineNum">      90</span>              :                     end</span>
<span id="L91"><span class="lineNum">      91</span> <span class="tlaUNC">           0 :                     default : begin</span></span>
<span id="L92"><span class="lineNum">      92</span>              :                     end</span>
<span id="L93"><span class="lineNum">      93</span>              :                 endcase</span>
<span id="L94"><span class="lineNum">      94</span>              :             end</span>
<span id="L95"><span class="lineNum">      95</span> <span class="tlaUNC">           0 :             default : begin</span></span>
<span id="L96"><span class="lineNum">      96</span>              :             end</span>
<span id="L97"><span class="lineNum">      97</span>              :         endcase</span>
<span id="L98"><span class="lineNum">      98</span>              :     end</span>
<span id="L99"><span class="lineNum">      99</span>              : end</span>
<span id="L100"><span class="lineNum">     100</span>              : </span>
<span id="L101"><span class="lineNum">     101</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L102"><span class="lineNum">     102</span> <span class="tlaUNC tlaBgUNC">           0 :     if ((fsm == SCR1_FSM_ADDR) | ((fsm == SCR1_FSM_DATA) &amp; (sel_resp == SCR1_MEM_RESP_RDY_OK))) begin</span></span>
<span id="L103"><span class="lineNum">     103</span> <span class="tlaGNC tlaBgGNC">     1284720 :         sel_req_ack = (port_sel) ? port1_req_ack : port0_req_ack;</span></span>
<span id="L104"><span class="lineNum">     104</span> <span class="tlaUNC tlaBgUNC">           0 :     end else begin</span></span>
<span id="L105"><span class="lineNum">     105</span> <span class="tlaUNC">           0 :         sel_req_ack = 1'b0;</span></span>
<span id="L106"><span class="lineNum">     106</span>              :     end</span>
<span id="L107"><span class="lineNum">     107</span>              : end</span>
<span id="L108"><span class="lineNum">     108</span>              : </span>
<span id="L109"><span class="lineNum">     109</span>              : assign sel_rdata = (port_sel_r) ? port1_rdata : port0_rdata;</span>
<span id="L110"><span class="lineNum">     110</span>              : assign sel_resp  = (port_sel_r) ? port1_resp  : port0_resp;</span>
<span id="L111"><span class="lineNum">     111</span>              : </span>
<span id="L112"><span class="lineNum">     112</span>              : //-------------------------------------------------------------------------------</span>
<span id="L113"><span class="lineNum">     113</span>              : // Interface to core</span>
<span id="L114"><span class="lineNum">     114</span>              : //-------------------------------------------------------------------------------</span>
<span id="L115"><span class="lineNum">     115</span>              : assign imem_req_ack = sel_req_ack;</span>
<span id="L116"><span class="lineNum">     116</span>              : assign imem_rdata   = sel_rdata;</span>
<span id="L117"><span class="lineNum">     117</span>              : assign imem_resp    = sel_resp;</span>
<span id="L118"><span class="lineNum">     118</span>              : </span>
<span id="L119"><span class="lineNum">     119</span>              : //-------------------------------------------------------------------------------</span>
<span id="L120"><span class="lineNum">     120</span>              : // Interface to PORT0</span>
<span id="L121"><span class="lineNum">     121</span>              : //-------------------------------------------------------------------------------</span>
<span id="L122"><span class="lineNum">     122</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L123"><span class="lineNum">     123</span> <span class="tlaGNC">           1 :     port0_req = 1'b0;</span></span>
<span id="L124"><span class="lineNum">     124</span> <span class="tlaGNC">           1 :     case (fsm)</span></span>
<span id="L125"><span class="lineNum">     125</span> <span class="tlaGNC">     1040468 :         SCR1_FSM_ADDR : begin</span></span>
<span id="L126"><span class="lineNum">     126</span> <span class="tlaGNC">      520234 :             port0_req = imem_req &amp; ~port_sel;</span></span>
<span id="L127"><span class="lineNum">     127</span>              :         end</span>
<span id="L128"><span class="lineNum">     128</span> <span class="tlaGNC">     1528526 :         SCR1_FSM_DATA : begin</span></span>
<span id="L129"><span class="lineNum">     129</span> <span class="tlaUNC tlaBgUNC">           0 :             if (sel_resp == SCR1_MEM_RESP_RDY_OK) begin</span></span>
<span id="L130"><span class="lineNum">     130</span> <span class="tlaGNC tlaBgGNC">      764486 :                 port0_req = imem_req &amp; ~port_sel;</span></span>
<span id="L131"><span class="lineNum">     131</span>              :             end</span>
<span id="L132"><span class="lineNum">     132</span>              :         end</span>
<span id="L133"><span class="lineNum">     133</span> <span class="tlaUNC tlaBgUNC">           0 :         default : begin</span></span>
<span id="L134"><span class="lineNum">     134</span>              :         end</span>
<span id="L135"><span class="lineNum">     135</span>              :     endcase</span>
<span id="L136"><span class="lineNum">     136</span>              : end</span>
<span id="L137"><span class="lineNum">     137</span>              : </span>
<span id="L138"><span class="lineNum">     138</span>              : `ifdef SCR1_XPROP_EN</span>
<span id="L139"><span class="lineNum">     139</span>              : assign port0_cmd   = (~port_sel) ? imem_cmd  : SCR1_MEM_CMD_ERROR;</span>
<span id="L140"><span class="lineNum">     140</span>              : assign port0_addr  = (~port_sel) ? imem_addr : 'x;</span>
<span id="L141"><span class="lineNum">     141</span>              : `else // SCR1_XPROP_EN</span>
<span id="L142"><span class="lineNum">     142</span>              : assign port0_cmd   = imem_cmd ;</span>
<span id="L143"><span class="lineNum">     143</span>              : assign port0_addr  = imem_addr;</span>
<span id="L144"><span class="lineNum">     144</span>              : `endif // SCR1_XPROP_EN</span>
<span id="L145"><span class="lineNum">     145</span>              : </span>
<span id="L146"><span class="lineNum">     146</span>              : //-------------------------------------------------------------------------------</span>
<span id="L147"><span class="lineNum">     147</span>              : // Interface to PORT1</span>
<span id="L148"><span class="lineNum">     148</span>              : //-------------------------------------------------------------------------------</span>
<span id="L149"><span class="lineNum">     149</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L150"><span class="lineNum">     150</span> <span class="tlaGNC">           1 :     port1_req = 1'b0;</span></span>
<span id="L151"><span class="lineNum">     151</span> <span class="tlaGNC">           1 :     case (fsm)</span></span>
<span id="L152"><span class="lineNum">     152</span> <span class="tlaGNC">     1040468 :         SCR1_FSM_ADDR : begin</span></span>
<span id="L153"><span class="lineNum">     153</span> <span class="tlaGNC">      520234 :             port1_req = imem_req &amp; port_sel;</span></span>
<span id="L154"><span class="lineNum">     154</span>              :         end</span>
<span id="L155"><span class="lineNum">     155</span> <span class="tlaGNC">     1528526 :         SCR1_FSM_DATA : begin</span></span>
<span id="L156"><span class="lineNum">     156</span> <span class="tlaUNC tlaBgUNC">           0 :             if (sel_resp == SCR1_MEM_RESP_RDY_OK) begin</span></span>
<span id="L157"><span class="lineNum">     157</span> <span class="tlaGNC tlaBgGNC">      764486 :                 port1_req = imem_req &amp; port_sel;</span></span>
<span id="L158"><span class="lineNum">     158</span>              :             end</span>
<span id="L159"><span class="lineNum">     159</span>              :         end</span>
<span id="L160"><span class="lineNum">     160</span> <span class="tlaUNC tlaBgUNC">           0 :         default : begin</span></span>
<span id="L161"><span class="lineNum">     161</span>              :         end</span>
<span id="L162"><span class="lineNum">     162</span>              :     endcase</span>
<span id="L163"><span class="lineNum">     163</span>              : end</span>
<span id="L164"><span class="lineNum">     164</span>              : </span>
<span id="L165"><span class="lineNum">     165</span>              : `ifdef SCR1_XPROP_EN</span>
<span id="L166"><span class="lineNum">     166</span>              : assign port1_cmd   = (port_sel) ? imem_cmd  : SCR1_MEM_CMD_ERROR;</span>
<span id="L167"><span class="lineNum">     167</span>              : assign port1_addr  = (port_sel) ? imem_addr : 'x;</span>
<span id="L168"><span class="lineNum">     168</span>              : `else // SCR1_XPROP_EN</span>
<span id="L169"><span class="lineNum">     169</span>              : assign port1_cmd   = imem_cmd ;</span>
<span id="L170"><span class="lineNum">     170</span>              : assign port1_addr  = imem_addr;</span>
<span id="L171"><span class="lineNum">     171</span>              : `endif // SCR1_XPROP_EN</span>
<span id="L172"><span class="lineNum">     172</span>              : </span>
<span id="L173"><span class="lineNum">     173</span>              : `ifdef SCR1_TRGT_SIMULATION</span>
<span id="L174"><span class="lineNum">     174</span>              : //-------------------------------------------------------------------------------</span>
<span id="L175"><span class="lineNum">     175</span>              : // Assertion</span>
<span id="L176"><span class="lineNum">     176</span>              : //-------------------------------------------------------------------------------</span>
<span id="L177"><span class="lineNum">     177</span>              : </span>
<span id="L178"><span class="lineNum">     178</span>              : SCR1_SVA_IMEM_RT_XCHECK : assert property (</span>
<span id="L179"><span class="lineNum">     179</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L180"><span class="lineNum">     180</span>              :     imem_req |-&gt; !$isunknown({port_sel, imem_cmd})</span>
<span id="L181"><span class="lineNum">     181</span>              :     ) else $error(&quot;IMEM router Error: unknown values&quot;);</span>
<span id="L182"><span class="lineNum">     182</span>              : </span>
<span id="L183"><span class="lineNum">     183</span>              : `endif // SCR1_TRGT_SIMULATION</span>
<span id="L184"><span class="lineNum">     184</span>              : </span>
<span id="L185"><span class="lineNum">     185</span>              : endmodule : scr1_imem_router</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
