# PLCT 开源进展·第 53 期·2024 年 1 月 1 日

## 卷首语


## 本期亮点

（请从 RuyiSDK、CNRV、openEuler 等公众号以及相关群聊中汇总素材）

## RuyiSDK IDE

## RuyiSDK 包管理器

## V8

## Spidermonkey

## OpenJDK Upstream

## OpenJDK RV32G

## OpenJDK8 Backporting

## DynamoRIO RV64GC

## OpenCV RISC-V 优化

## Mono RISCV
 - RISCV64 Mono24年移植进度跟踪：[https://github.com/dotnet/runtime/issues/96117](https://github.com/dotnet/runtime/issues/96117)
 - C#系统类型间的转换问题: [https://github.com/dotnet/runtime/issues/96276](https://github.com/dotnet/runtime/issues/96276)
 - 修复堆栈上存储的参数的顺序，完善Mono的异常抛出以及捕获：[https://github.com/dotnet/runtime/pull/96106](https://github.com/dotnet/runtime/pull/96106)
 - 修复运行runtime回归测试中的JIT子目录 [https://github.com/dotnet/runtime/pull/96368](https://github.com/dotnet/runtime/pull/96368)
 - 本月下游commits [https://github.com/Xinlong-Wu/runtime/commits/riscv-jit-rv64/?since=2023-12-01&until=2023-12-29](https://github.com/Xinlong-Wu/runtime/commits/riscv-jit-rv64/?since=2023-12-01&until=2023-12-29)

## GNU Toolchain

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

### Jiawei Chen

### Shihua Liao

### Yixuan Chen

### Yulong Shi

## LLVM Monorepo
https://github.com/llvm/llvm-project/pull/68310 [ConstantRange] Handle Intrinsic::ctpop 
https://github.com/llvm/llvm-project/pull/72525 [InstCombine] Propagate NUW flags for shl (lshr X, C1), C2 -> shl X, C2-C1
https://github.com/llvm/llvm-project/pull/72693 [InstCombine] Propagate NSW/NUW flags for (X - Y) - Z -> X - (Y + Z)
https://github.com/llvm/llvm-project/pull/72535 [InstCombine] Infer shift flags with unknown shame
https://github.com/llvm/llvm-project/pull/72683 [ValueTracking] Ignore poison values in computeKnownBits
https://github.com/llvm/llvm-project/pull/72625 [InstCombine] Preserve NSW flags for lshr (mul nuw X, C1), C2 -> mul nuw nsw X, (C1 >> C2)
https://github.com/llvm/llvm-project/pull/72548 [InstCombine] Preserve NSW flags for neg instructions
https://github.com/llvm/llvm-project/pull/72483 [InstCombine] Add exact flags for ext idiom shr (shl X, Y), Y
https://github.com/llvm/llvm-project/pull/72432 [SCCP] Propagate exact flags
https://github.com/llvm/llvm-project/pull/72373 [InstCombine] Infer nuw flags for C-(X+C2) -> (C-C2)-X
https://github.com/llvm/llvm-project/pull/72407 [InstCombine] Infer nsw flag for (X <<nuw C1) >>u C --> X << (C1 - C)
https://github.com/llvm/llvm-project/pull/72365 [ValueTracking] Add support for non-splat vecs in computeConstantRange
https://github.com/llvm/llvm-project/pull/72143 [SCCP] Infer nneg on existing zext 
https://github.com/llvm/llvm-project/pull/72052 [CVP] Infer nneg on existing zext 
https://github.com/llvm/llvm-project/pull/71947 [InstCombine] Infer nneg flag from shift users
https://github.com/llvm/llvm-project/pull/72053 [RISCV][CodeGenPrepare] Remove duplicated transform for zext. NFC. 

### Chunyu Liao
[RISCV][MC] MC layer support for xcvmem and xcvelw extensions
https://github.com/llvm/llvm-project/commit/71a7108ee91a522251ff37638e26158570c1e2a5
[RISCV] DAG combine (mul (add x, 1), y) -> vmadd
https://github.com/llvm/llvm-project/commit/9166cd2a71ba81d2c9c68f80371b1397943a813b

### Kiva

### Yongtai Li

### Junjie Zheng

## gollvm
暂时没有更新

## LIBCXX Experimental/simd

## LuaJIT RV64G Porting

## gem5

## Spike

## QEMU

## box64

## SAIL/ACT

## openArkCompiler community

## MLIR

## CAAT

## coreboot for riscv

## openocd

## opensbi

## u-boot

## Aya Theorem Prover

## eBPF

## Benchmarking

## Arch Linux

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

## Gentoo

## Nixpkgs

## openEuler

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

## Fedora

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

## openKylin

## openAnolis

## RT-Thread

## 第3测试小队

## SG2042 Upstream

- linux upstream 工作进展：

  - [[PATCH v3 0/4] riscv: sophgo: add clock support for sg2042][lk-1]: 为 SG2042 添加 clock 支持，第 3 版。
  - [[PATCH v4 0/4] riscv: sophgo: add clock support for sg2042][lk-2]: 为 SG2042 添加 clock 支持，第 4 版。
  - [[PATCH v5 0/4] riscv: sophgo: add clock support for sg2042][lk-3]: 为 SG2042 添加 clock 支持，第 5 版。
  - [[PATCH v6 0/4] riscv: sophgo: add clock support for sg2042][lk-4]: 为 SG2042 添加 clock 支持，第 6 版。

[lk-1]: https://lore.kernel.org/linux-riscv/cover.1701691923.git.unicorn_wang@outlook.com/
[lk-2]: https://lore.kernel.org/linux-riscv/cover.1701734442.git.unicorn_wang@outlook.com/
[lk-3]: https://lore.kernel.org/linux-riscv/cover.1701938395.git.unicorn_wang@outlook.com/
[lk-4]: https://lore.kernel.org/linux-riscv/cover.1701997033.git.unicorn_wang@outlook.com/

## Duo Upstream

## RVI Collaborations

### Jie Wu

## 参考链接

- [PLCT 实验室的开放职位（实习生）](https://github.com/plctlab/weloveinterns/blob/master/open-internships.md)
- [PLCT 开源进展 (PLCT Weekly)](https://github.com/plctlab/PLCT-Weekly)
- [PLCT 公开报告幻灯片（选集）](https://github.com/plctlab/PLCT-Open-Reports)
