Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Software/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 20918d76542d4bca9badf2197e5c6bc0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RamSinglePort_behav xil_defaultlib.tb_RamSinglePort -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.RamSinglePort [ramsingleport_default]
Compiling architecture behavior of entity xil_defaultlib.tb_ramsingleport
Built simulation snapshot tb_RamSinglePort_behav
