$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 16 # A [15:0] $end
  $var wire 16 $ B [15:0] $end
  $var wire 4 % FuncCode [3:0] $end
  $var wire 16 & C [15:0] $end
  $var wire 1 ' OverflowFlag $end
  $scope module alu $end
   $var wire 32 ( data_width [31:0] $end
   $var wire 16 # A [15:0] $end
   $var wire 16 $ B [15:0] $end
   $var wire 4 % FuncCode [3:0] $end
   $var wire 16 & C [15:0] $end
   $var wire 1 ' OverflowFlag $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000000000000001 #
b0000000000000001 $
b0000 %
b0000000000000010 &
0'
b00000000000000000000000000010000 (
#1
#2
#3
#4
b0001 %
b0000000000000000 &
#5
#6
b0010 %
b0000000000000001 &
#7
#8
b0011 %
b1111111111111110 &
#9
#10
b0000000000001011 #
b0000000000000101 $
b0100 %
b0000000000000001 &
#11
#12
b0101 %
b0000000000001111 &
#13
#14
b0110 %
b1111111111111110 &
#15
#16
b0111 %
b1111111111110000 &
#17
#18
b1000 %
b0000000000001110 &
#19
#20
b1001 %
b1111111111110001 &
#21
#22
b1010 %
b0000000000010110 &
#23
#24
b1011 %
b0000000000000101 &
#25
#26
b1100 %
b0000000000010110 &
#27
#28
b1101 %
b0000000000000101 &
#29
#30
b1110 %
b1111111111110101 &
#31
#32
b1111 %
b0000000000000000 &
#33
#34
b1111111111111111 #
b1000000000000001 $
b0000 %
b1000000000000000 &
#35
#36
b0000000000000001 #
b1111111111111111 $
b0000000000000000 &
#37
#38
#39
