$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 1 % en $end
  $var wire 8 & count [7:0] $end
  $scope module counter $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 1 % en $end
   $var wire 8 & count [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
0%
b00000000 &
#1
0#
#2
1#
#3
0#
#4
1#
0$
1%
b00000001 &
#5
0#
#6
1#
b00000010 &
#7
0#
#8
1#
b00000011 &
#9
0#
#10
1#
b00000100 &
#11
0#
#12
1#
b00000101 &
#13
0#
#14
1#
b00000110 &
#15
0#
#16
1#
b00000111 &
#17
0#
#18
1#
b00001000 &
#19
0#
#20
1#
b00001001 &
#21
0#
#22
1#
b00001010 &
#23
0#
#24
1#
b00001011 &
#25
0#
#26
1#
b00001100 &
#27
0#
#28
1#
b00001101 &
#29
0#
#30
1#
b00001110 &
#31
0#
#32
1#
b00001111 &
#33
0#
#34
1#
b00010000 &
#35
0#
#36
1#
0%
#37
0#
#38
1#
#39
0#
#40
1#
#41
0#
#42
1#
#43
0#
