// Seed: 258019863
module module_0;
  reg [1  |  1 : 1] id_1;
  always id_1 <= -1;
  bit id_2;
  assign id_2 = 'd0;
  always
    if (-1) id_2 <= 1;
    else begin : LABEL_0
      @(posedge id_2 or posedge -1) id_1 = id_2;
    end
  wire id_3, id_4;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd65
) (
    output supply1 id_0,
    input tri _id_1
    , id_4,
    input supply1 id_2
);
  assign id_4[id_1] = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  localparam id_5 = 1;
  logic [7:0][id_1] id_6;
  wire id_7;
  assign id_6 = -1;
endmodule
