// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_7s_14s_20_1_1.h"
#include "myproject_mac_muladd_7s_15s_21s_22_1_1.h"
#include "myproject_mul_mul_7s_16s_21_1_1.h"
#include "myproject_mul_mul_7s_15s_20_1_1.h"
#include "myproject_mul_mul_7s_14s_19_1_1.h"
#include "myproject_am_addmul_7s_10s_7s_17_1_1.h"
#include "myproject_am_submul_10s_8s_7s_17_1_1.h"
#include "myproject_mac_mulsub_7s_14s_20s_20_1_1.h"
#include "myproject_mac_mulsub_7s_14s_22ns_22_1_1.h"
#include "myproject_am_addmul_10s_8s_7s_17_1_1.h"
#include "myproject_mac_mul_sub_7s_15s_22ns_22_1_1.h"
#include "myproject_am_submul_9s_7s_7s_16_1_1.h"
#include "myproject_mul_mul_7s_12s_17_1_1.h"
#include "myproject_am_submul_10s_7s_7s_17_1_1.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > x_V_ap_vld;
    sc_in< sc_lv<112> > x_V;
    sc_out< sc_lv<7> > y_0_V;
    sc_out< sc_logic > y_0_V_ap_vld;
    sc_out< sc_lv<7> > y_1_V;
    sc_out< sc_logic > y_1_V_ap_vld;
    sc_out< sc_lv<7> > y_2_V;
    sc_out< sc_logic > y_2_V_ap_vld;
    sc_out< sc_lv<7> > y_3_V;
    sc_out< sc_logic > y_3_V_ap_vld;
    sc_out< sc_lv<7> > y_4_V;
    sc_out< sc_logic > y_4_V_ap_vld;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myproject_mul_mul_7s_14s_20_1_1<1,1,7,14,20>* myproject_mul_mul_7s_14s_20_1_1_U1;
    myproject_mac_muladd_7s_15s_21s_22_1_1<1,1,7,15,21,22>* myproject_mac_muladd_7s_15s_21s_22_1_1_U2;
    myproject_mul_mul_7s_16s_21_1_1<1,1,7,16,21>* myproject_mul_mul_7s_16s_21_1_1_U3;
    myproject_mul_mul_7s_15s_20_1_1<1,1,7,15,20>* myproject_mul_mul_7s_15s_20_1_1_U4;
    myproject_mul_mul_7s_14s_19_1_1<1,1,7,14,19>* myproject_mul_mul_7s_14s_19_1_1_U5;
    myproject_mul_mul_7s_14s_19_1_1<1,1,7,14,19>* myproject_mul_mul_7s_14s_19_1_1_U6;
    myproject_am_addmul_7s_10s_7s_17_1_1<1,1,7,10,7,17>* myproject_am_addmul_7s_10s_7s_17_1_1_U7;
    myproject_am_submul_10s_8s_7s_17_1_1<1,1,10,8,7,17>* myproject_am_submul_10s_8s_7s_17_1_1_U8;
    myproject_mac_mulsub_7s_14s_20s_20_1_1<1,1,7,14,20,20>* myproject_mac_mulsub_7s_14s_20s_20_1_1_U9;
    myproject_mul_mul_7s_14s_19_1_1<1,1,7,14,19>* myproject_mul_mul_7s_14s_19_1_1_U10;
    myproject_mul_mul_7s_14s_19_1_1<1,1,7,14,19>* myproject_mul_mul_7s_14s_19_1_1_U11;
    myproject_mac_mulsub_7s_14s_22ns_22_1_1<1,1,7,14,22,22>* myproject_mac_mulsub_7s_14s_22ns_22_1_1_U12;
    myproject_am_addmul_10s_8s_7s_17_1_1<1,1,10,8,7,17>* myproject_am_addmul_10s_8s_7s_17_1_1_U13;
    myproject_mac_mul_sub_7s_15s_22ns_22_1_1<1,1,7,15,22,22>* myproject_mac_mul_sub_7s_15s_22ns_22_1_1_U14;
    myproject_am_submul_9s_7s_7s_16_1_1<1,1,9,7,7,16>* myproject_am_submul_9s_7s_7s_16_1_1_U15;
    myproject_am_submul_9s_7s_7s_16_1_1<1,1,9,7,7,16>* myproject_am_submul_9s_7s_7s_16_1_1_U16;
    myproject_mul_mul_7s_12s_17_1_1<1,1,7,12,17>* myproject_mul_mul_7s_12s_17_1_1_U17;
    myproject_am_submul_10s_7s_7s_17_1_1<1,1,10,7,7,17>* myproject_am_submul_10s_7s_7s_17_1_1_U18;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > x_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<112> > x_V_preg;
    sc_signal< sc_lv<112> > x_V_in_sig;
    sc_signal< sc_logic > x_V_ap_vld_preg;
    sc_signal< sc_logic > x_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<7> > tmp_1_fu_189_p4;
    sc_signal< sc_lv<7> > tmp_1_reg_1509;
    sc_signal< sc_lv<7> > tmp_1_reg_1509_pp0_iter1_reg;
    sc_signal< sc_lv<7> > tmp_1_reg_1509_pp0_iter2_reg;
    sc_signal< sc_lv<15> > sext_ln1117_1_fu_199_p1;
    sc_signal< sc_lv<15> > sext_ln1117_1_reg_1524;
    sc_signal< sc_lv<7> > tmp_2_fu_203_p4;
    sc_signal< sc_lv<7> > tmp_2_reg_1529;
    sc_signal< sc_lv<7> > tmp_2_reg_1529_pp0_iter1_reg;
    sc_signal< sc_lv<7> > tmp_2_reg_1529_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sext_ln1118_4_fu_243_p1;
    sc_signal< sc_lv<14> > sext_ln1118_4_reg_1542;
    sc_signal< sc_lv<20> > ret_V_fu_265_p2;
    sc_signal< sc_lv<20> > ret_V_reg_1547;
    sc_signal< sc_lv<7> > p_Val2_18_fu_271_p4;
    sc_signal< sc_lv<7> > p_Val2_18_reg_1552;
    sc_signal< sc_lv<7> > p_Val2_18_reg_1552_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sext_ln1118_16_fu_281_p1;
    sc_signal< sc_lv<14> > sext_ln1118_16_reg_1567;
    sc_signal< sc_lv<7> > tmp_4_reg_1573;
    sc_signal< sc_lv<7> > tmp_4_reg_1573_pp0_iter1_reg;
    sc_signal< sc_lv<7> > tmp_5_reg_1584;
    sc_signal< sc_lv<7> > tmp_5_reg_1584_pp0_iter1_reg;
    sc_signal< sc_lv<14> > mul_ln1118_fu_305_p2;
    sc_signal< sc_lv<14> > mul_ln1118_reg_1597;
    sc_signal< sc_lv<20> > mul_ln1192_2_fu_1375_p2;
    sc_signal< sc_lv<20> > mul_ln1192_2_reg_1602;
    sc_signal< sc_lv<9> > r_V_20_fu_343_p3;
    sc_signal< sc_lv<9> > r_V_20_reg_1607;
    sc_signal< sc_lv<10> > r_V_57_fu_354_p2;
    sc_signal< sc_lv<10> > r_V_57_reg_1612;
    sc_signal< sc_lv<8> > r_V_4_fu_381_p3;
    sc_signal< sc_lv<8> > r_V_4_reg_1617;
    sc_signal< sc_lv<15> > r_V_58_fu_392_p2;
    sc_signal< sc_lv<15> > r_V_58_reg_1622;
    sc_signal< sc_lv<22> > grp_fu_1381_p3;
    sc_signal< sc_lv<22> > ret_V_2_reg_1627;
    sc_signal< sc_lv<14> > r_V_10_fu_405_p2;
    sc_signal< sc_lv<14> > r_V_10_reg_1632;
    sc_signal< sc_lv<21> > mul_ln728_1_fu_1389_p2;
    sc_signal< sc_lv<21> > mul_ln728_1_reg_1637;
    sc_signal< sc_lv<20> > mul_ln728_2_fu_1395_p2;
    sc_signal< sc_lv<20> > mul_ln728_2_reg_1642;
    sc_signal< sc_lv<10> > r_V_63_fu_464_p2;
    sc_signal< sc_lv<10> > r_V_63_reg_1647;
    sc_signal< sc_lv<16> > mul_ln728_3_fu_474_p2;
    sc_signal< sc_lv<16> > mul_ln728_3_reg_1652;
    sc_signal< sc_lv<19> > mul_ln728_4_fu_1401_p2;
    sc_signal< sc_lv<19> > mul_ln728_4_reg_1657;
    sc_signal< sc_lv<19> > mul_ln728_5_fu_1407_p2;
    sc_signal< sc_lv<19> > mul_ln728_5_reg_1662;
    sc_signal< sc_lv<17> > grp_fu_1413_p3;
    sc_signal< sc_lv<17> > mul_ln728_6_reg_1667;
    sc_signal< sc_lv<17> > grp_fu_1421_p3;
    sc_signal< sc_lv<17> > mul_ln728_7_reg_1672;
    sc_signal< sc_lv<14> > sext_ln1118_31_fu_509_p1;
    sc_signal< sc_lv<14> > sext_ln1118_31_reg_1677;
    sc_signal< sc_lv<15> > r_V_38_fu_515_p2;
    sc_signal< sc_lv<15> > r_V_38_reg_1682;
    sc_signal< sc_lv<22> > ret_V_13_fu_613_p2;
    sc_signal< sc_lv<22> > ret_V_13_reg_1687;
    sc_signal< sc_lv<21> > ret_V_17_fu_649_p2;
    sc_signal< sc_lv<21> > ret_V_17_reg_1692;
    sc_signal< sc_lv<19> > mul_ln728_12_fu_1437_p2;
    sc_signal< sc_lv<19> > mul_ln728_12_reg_1697;
    sc_signal< sc_lv<19> > mul_ln728_13_fu_1443_p2;
    sc_signal< sc_lv<19> > mul_ln728_13_reg_1702;
    sc_signal< sc_lv<22> > sub_ln1192_fu_733_p2;
    sc_signal< sc_lv<22> > sub_ln1192_reg_1707;
    sc_signal< sc_lv<9> > r_V_2_fu_741_p3;
    sc_signal< sc_lv<9> > r_V_2_reg_1712;
    sc_signal< sc_lv<7> > trunc_ln708_1_reg_1717;
    sc_signal< sc_lv<22> > add_ln1192_7_fu_967_p2;
    sc_signal< sc_lv<22> > add_ln1192_7_reg_1722;
    sc_signal< sc_lv<12> > sext_ln1192_7_fu_973_p1;
    sc_signal< sc_lv<12> > sext_ln1192_7_reg_1727;
    sc_signal< sc_lv<17> > mul_ln728_10_fu_1494_p2;
    sc_signal< sc_lv<17> > mul_ln728_10_reg_1732;
    sc_signal< sc_lv<14> > r_V_67_fu_989_p2;
    sc_signal< sc_lv<14> > r_V_67_reg_1737;
    sc_signal< sc_lv<7> > trunc_ln708_3_reg_1742;
    sc_signal< sc_lv<7> > trunc_ln708_4_reg_1747;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<7> > trunc_ln1117_fu_185_p1;
    sc_signal< sc_lv<8> > r_V_fu_213_p3;
    sc_signal< sc_lv<7> > r_V_55_fu_225_p0;
    sc_signal< sc_lv<8> > r_V_55_fu_225_p1;
    sc_signal< sc_lv<15> > r_V_55_fu_225_p2;
    sc_signal< sc_lv<7> > r_V_56_fu_247_p0;
    sc_signal< sc_lv<14> > sext_ln1116_1_fu_239_p1;
    sc_signal< sc_lv<7> > r_V_56_fu_247_p1;
    sc_signal< sc_lv<14> > r_V_56_fu_247_p2;
    sc_signal< sc_lv<19> > rhs_V_1_fu_253_p3;
    sc_signal< sc_lv<20> > sext_ln728_2_fu_261_p1;
    sc_signal< sc_lv<20> > rhs_V_fu_231_p3;
    sc_signal< sc_lv<7> > mul_ln1118_fu_305_p0;
    sc_signal< sc_lv<7> > mul_ln1118_fu_305_p1;
    sc_signal< sc_lv<7> > r_V_44_fu_311_p0;
    sc_signal< sc_lv<7> > r_V_44_fu_311_p1;
    sc_signal< sc_lv<14> > r_V_44_fu_311_p2;
    sc_signal< sc_lv<10> > sext_ln1118_8_fu_350_p1;
    sc_signal< sc_lv<10> > sext_ln1118_6_fu_340_p1;
    sc_signal< sc_lv<20> > rhs_V_2_fu_363_p3;
    sc_signal< sc_lv<21> > sext_ln703_fu_360_p1;
    sc_signal< sc_lv<21> > sext_ln728_3_fu_371_p1;
    sc_signal< sc_lv<7> > r_V_58_fu_392_p0;
    sc_signal< sc_lv<8> > r_V_58_fu_392_p1;
    sc_signal< sc_lv<21> > ret_V_1_fu_375_p2;
    sc_signal< sc_lv<7> > r_V_10_fu_405_p0;
    sc_signal< sc_lv<14> > sext_ln1117_fu_328_p1;
    sc_signal< sc_lv<7> > r_V_10_fu_405_p1;
    sc_signal< sc_lv<7> > r_V_22_fu_426_p0;
    sc_signal< sc_lv<16> > sext_ln1118_19_fu_416_p1;
    sc_signal< sc_lv<9> > r_V_22_fu_426_p1;
    sc_signal< sc_lv<16> > r_V_22_fu_426_p2;
    sc_signal< sc_lv<8> > r_V_26_fu_436_p3;
    sc_signal< sc_lv<7> > r_V_29_fu_451_p0;
    sc_signal< sc_lv<8> > r_V_29_fu_451_p1;
    sc_signal< sc_lv<15> > sext_ln1116_6_fu_447_p1;
    sc_signal< sc_lv<15> > r_V_29_fu_451_p2;
    sc_signal< sc_lv<7> > mul_ln728_3_fu_474_p0;
    sc_signal< sc_lv<10> > mul_ln728_3_fu_474_p1;
    sc_signal< sc_lv<7> > r_V_64_fu_480_p0;
    sc_signal< sc_lv<7> > r_V_64_fu_480_p1;
    sc_signal< sc_lv<14> > r_V_64_fu_480_p2;
    sc_signal< sc_lv<10> > r_V_45_fu_495_p3;
    sc_signal< sc_lv<7> > r_V_38_fu_515_p0;
    sc_signal< sc_lv<8> > r_V_38_fu_515_p1;
    sc_signal< sc_lv<7> > r_V_68_fu_531_p0;
    sc_signal< sc_lv<10> > r_V_68_fu_531_p1;
    sc_signal< sc_lv<20> > grp_fu_1429_p3;
    sc_signal< sc_lv<17> > r_V_68_fu_531_p2;
    sc_signal< sc_lv<22> > sext_ln703_3_fu_537_p1;
    sc_signal< sc_lv<22> > rhs_V_21_fu_540_p3;
    sc_signal< sc_lv<19> > rhs_V_22_fu_554_p3;
    sc_signal< sc_lv<22> > ret_V_10_fu_548_p2;
    sc_signal< sc_lv<22> > sext_ln728_16_fu_562_p1;
    sc_signal< sc_lv<7> > r_V_69_fu_572_p0;
    sc_signal< sc_lv<8> > r_V_69_fu_572_p1;
    sc_signal< sc_lv<15> > r_V_69_fu_572_p2;
    sc_signal< sc_lv<20> > rhs_V_23_fu_578_p3;
    sc_signal< sc_lv<22> > ret_V_11_fu_566_p2;
    sc_signal< sc_lv<22> > sext_ln728_17_fu_586_p1;
    sc_signal< sc_lv<7> > r_V_70_fu_596_p0;
    sc_signal< sc_lv<7> > r_V_70_fu_596_p1;
    sc_signal< sc_lv<14> > r_V_70_fu_596_p2;
    sc_signal< sc_lv<19> > rhs_V_24_fu_601_p3;
    sc_signal< sc_lv<22> > ret_V_12_fu_590_p2;
    sc_signal< sc_lv<22> > sext_ln728_18_fu_609_p1;
    sc_signal< sc_lv<19> > ret_V_15_fu_619_p2;
    sc_signal< sc_lv<11> > sext_ln1118_28_fu_502_p1;
    sc_signal< sc_lv<11> > sext_ln1118_5_fu_337_p1;
    sc_signal< sc_lv<19> > ret_V_16_fu_625_p2;
    sc_signal< sc_lv<11> > r_V_73_fu_631_p2;
    sc_signal< sc_lv<21> > sext_ln703_4_fu_637_p1;
    sc_signal< sc_lv<21> > rhs_V_30_fu_641_p3;
    sc_signal< sc_lv<7> > r_V_51_fu_655_p0;
    sc_signal< sc_lv<7> > r_V_51_fu_655_p1;
    sc_signal< sc_lv<14> > r_V_51_fu_655_p2;
    sc_signal< sc_lv<7> > r_V_53_fu_668_p0;
    sc_signal< sc_lv<7> > r_V_53_fu_668_p1;
    sc_signal< sc_lv<14> > r_V_53_fu_668_p2;
    sc_signal< sc_lv<20> > rhs_V_3_fu_696_p3;
    sc_signal< sc_lv<22> > sext_ln728_4_fu_703_p1;
    sc_signal< sc_lv<10> > r_V_71_fu_715_p3;
    sc_signal< sc_lv<17> > grp_fu_1458_p3;
    sc_signal< sc_lv<22> > grp_fu_1449_p3;
    sc_signal< sc_lv<22> > rhs_V_4_fu_726_p3;
    sc_signal< sc_lv<26> > rhs_V_8_fu_752_p3;
    sc_signal< sc_lv<25> > rhs_V_9_fu_766_p3;
    sc_signal< sc_lv<27> > sext_ln728_9_fu_773_p1;
    sc_signal< sc_lv<27> > sext_ln728_8_fu_759_p1;
    sc_signal< sc_lv<26> > rhs_V_10_fu_783_p3;
    sc_signal< sc_lv<27> > ret_V_6_fu_777_p2;
    sc_signal< sc_lv<27> > sext_ln1192_2_fu_790_p1;
    sc_signal< sc_lv<24> > rhs_V_11_fu_800_p3;
    sc_signal< sc_lv<27> > add_ln1192_3_fu_794_p2;
    sc_signal< sc_lv<27> > sext_ln1192_3_fu_807_p1;
    sc_signal< sc_lv<24> > rhs_V_12_fu_817_p3;
    sc_signal< sc_lv<27> > sub_ln1192_3_fu_811_p2;
    sc_signal< sc_lv<27> > sext_ln1192_4_fu_824_p1;
    sc_signal< sc_lv<27> > add_ln1192_4_fu_828_p2;
    sc_signal< sc_lv<27> > rhs_V_13_fu_834_p3;
    sc_signal< sc_lv<27> > add_ln1192_5_fu_841_p2;
    sc_signal< sc_lv<27> > rhs_V_14_fu_853_p3;
    sc_signal< sc_lv<11> > shl_ln1118_6_fu_866_p3;
    sc_signal< sc_lv<12> > sext_ln1118_30_fu_873_p1;
    sc_signal< sc_lv<12> > sext_ln1118_7_fu_684_p1;
    sc_signal< sc_lv<12> > r_V_65_fu_877_p2;
    sc_signal< sc_lv<27> > sub_ln1192_4_fu_860_p2;
    sc_signal< sc_lv<27> > rhs_V_15_fu_883_p3;
    sc_signal< sc_lv<27> > sub_ln1192_5_fu_891_p2;
    sc_signal< sc_lv<27> > ret_V_7_fu_897_p2;
    sc_signal< sc_lv<9> > shl_ln1118_7_fu_926_p3;
    sc_signal< sc_lv<16> > grp_fu_1476_p3;
    sc_signal< sc_lv<21> > rhs_V_17_fu_940_p3;
    sc_signal< sc_lv<22> > grp_fu_1467_p3;
    sc_signal< sc_lv<22> > sext_ln1192_5_fu_947_p1;
    sc_signal< sc_lv<16> > grp_fu_1485_p3;
    sc_signal< sc_lv<21> > rhs_V_18_fu_956_p3;
    sc_signal< sc_lv<22> > sub_ln1192_7_fu_951_p2;
    sc_signal< sc_lv<22> > sext_ln1192_6_fu_963_p1;
    sc_signal< sc_lv<7> > r_V_42_fu_979_p1;
    sc_signal< sc_lv<12> > r_V_42_fu_979_p2;
    sc_signal< sc_lv<7> > r_V_67_fu_989_p0;
    sc_signal< sc_lv<7> > r_V_67_fu_989_p1;
    sc_signal< sc_lv<7> > mul_ln728_11_fu_997_p0;
    sc_signal< sc_lv<10> > mul_ln728_11_fu_997_p1;
    sc_signal< sc_lv<16> > mul_ln728_11_fu_997_p2;
    sc_signal< sc_lv<21> > rhs_V_25_fu_1003_p3;
    sc_signal< sc_lv<22> > sext_ln1192_11_fu_1011_p1;
    sc_signal< sc_lv<20> > rhs_V_26_fu_1020_p3;
    sc_signal< sc_lv<22> > add_ln1192_12_fu_1015_p2;
    sc_signal< sc_lv<22> > sext_ln1192_12_fu_1027_p1;
    sc_signal< sc_lv<20> > rhs_V_27_fu_1037_p3;
    sc_signal< sc_lv<22> > add_ln1192_13_fu_1031_p2;
    sc_signal< sc_lv<22> > sext_ln1192_13_fu_1044_p1;
    sc_signal< sc_lv<10> > r_V_72_fu_1054_p3;
    sc_signal< sc_lv<20> > rhs_V_28_fu_1065_p3;
    sc_signal< sc_lv<22> > sub_ln1192_11_fu_1048_p2;
    sc_signal< sc_lv<22> > sext_ln1192_14_fu_1072_p1;
    sc_signal< sc_lv<17> > rhs_V_29_fu_1082_p3;
    sc_signal< sc_lv<22> > sub_ln1192_12_fu_1076_p2;
    sc_signal< sc_lv<22> > sext_ln1192_15_fu_1089_p1;
    sc_signal< sc_lv<22> > sub_ln1192_13_fu_1093_p2;
    sc_signal< sc_lv<22> > ret_V_14_fu_1099_p2;
    sc_signal< sc_lv<26> > lhs_V_fu_1115_p3;
    sc_signal< sc_lv<24> > rhs_V_31_fu_1126_p3;
    sc_signal< sc_lv<27> > sext_ln703_5_fu_1122_p1;
    sc_signal< sc_lv<27> > sext_ln728_20_fu_1133_p1;
    sc_signal< sc_lv<11> > sext_ln1118_11_fu_722_p1;
    sc_signal< sc_lv<11> > sext_ln700_fu_687_p1;
    sc_signal< sc_lv<11> > r_V_74_fu_1143_p2;
    sc_signal< sc_lv<26> > rhs_V_32_fu_1149_p3;
    sc_signal< sc_lv<27> > ret_V_18_fu_1137_p2;
    sc_signal< sc_lv<27> > sext_ln728_21_fu_1157_p1;
    sc_signal< sc_lv<24> > rhs_V_33_fu_1167_p3;
    sc_signal< sc_lv<27> > ret_V_19_fu_1161_p2;
    sc_signal< sc_lv<27> > sext_ln728_22_fu_1174_p1;
    sc_signal< sc_lv<17> > grp_fu_1500_p3;
    sc_signal< sc_lv<27> > ret_V_20_fu_1178_p2;
    sc_signal< sc_lv<27> > rhs_V_34_fu_1184_p3;
    sc_signal< sc_lv<27> > sub_ln1192_14_fu_1191_p2;
    sc_signal< sc_lv<27> > ret_V_21_fu_1197_p2;
    sc_signal< sc_lv<21> > rhs_V_5_fu_1216_p3;
    sc_signal< sc_lv<22> > sext_ln1192_fu_1223_p1;
    sc_signal< sc_lv<7> > r_V_61_fu_1238_p0;
    sc_signal< sc_lv<9> > r_V_61_fu_1238_p1;
    sc_signal< sc_lv<16> > r_V_61_fu_1238_p2;
    sc_signal< sc_lv<21> > rhs_V_6_fu_1244_p3;
    sc_signal< sc_lv<22> > add_ln1192_fu_1227_p2;
    sc_signal< sc_lv<22> > sext_ln1192_1_fu_1252_p1;
    sc_signal< sc_lv<11> > shl_ln1118_5_fu_1262_p3;
    sc_signal< sc_lv<12> > sext_ln1118_12_fu_1232_p1;
    sc_signal< sc_lv<12> > sext_ln1118_15_fu_1269_p1;
    sc_signal< sc_lv<12> > r_V_62_fu_1273_p2;
    sc_signal< sc_lv<22> > add_ln1192_1_fu_1256_p2;
    sc_signal< sc_lv<22> > rhs_V_7_fu_1279_p3;
    sc_signal< sc_lv<22> > sub_ln1192_1_fu_1287_p2;
    sc_signal< sc_lv<22> > ret_V_5_fu_1293_p2;
    sc_signal< sc_lv<22> > rhs_V_19_fu_1310_p3;
    sc_signal< sc_lv<19> > rhs_V_20_fu_1322_p3;
    sc_signal< sc_lv<22> > sub_ln1192_8_fu_1317_p2;
    sc_signal< sc_lv<22> > sext_ln1192_8_fu_1329_p1;
    sc_signal< sc_lv<7> > mul_ln1192_fu_1339_p1;
    sc_signal< sc_lv<12> > mul_ln1192_fu_1339_p2;
    sc_signal< sc_lv<22> > sub_ln1192_9_fu_1333_p2;
    sc_signal< sc_lv<22> > shl_ln_fu_1344_p3;
    sc_signal< sc_lv<22> > add_ln1192_8_fu_1352_p2;
    sc_signal< sc_lv<22> > ret_V_8_fu_1358_p2;
    sc_signal< sc_lv<14> > mul_ln728_4_fu_1401_p1;
    sc_signal< sc_lv<19> > sext_ln1118_25_fu_485_p1;
    sc_signal< sc_lv<14> > mul_ln728_5_fu_1407_p1;
    sc_signal< sc_lv<7> > grp_fu_1413_p0;
    sc_signal< sc_lv<10> > grp_fu_1413_p1;
    sc_signal< sc_lv<10> > grp_fu_1421_p0;
    sc_signal< sc_lv<7> > mul_ln728_12_fu_1437_p0;
    sc_signal< sc_lv<19> > sext_ln1118_42_fu_665_p1;
    sc_signal< sc_lv<7> > mul_ln728_13_fu_1443_p0;
    sc_signal< sc_lv<22> > grp_fu_1449_p2;
    sc_signal< sc_lv<10> > grp_fu_1458_p0;
    sc_signal< sc_lv<22> > grp_fu_1467_p2;
    sc_signal< sc_lv<7> > grp_fu_1476_p2;
    sc_signal< sc_lv<16> > sext_ln1118_35_fu_937_p1;
    sc_signal< sc_lv<7> > grp_fu_1485_p2;
    sc_signal< sc_lv<7> > mul_ln728_10_fu_1494_p0;
    sc_signal< sc_lv<17> > sext_ln728_14_fu_913_p1;
    sc_signal< sc_lv<7> > grp_fu_1500_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<112> ap_const_lv112_0;
    static const sc_lv<32> ap_const_lv32_69;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_62;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<27> ap_const_lv27_6600000;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<12> ap_const_lv12_B;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<22> ap_const_lv22_388000;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<27> ap_const_lv27_7300000;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<22> ap_const_lv22_350000;
    static const sc_lv<12> ap_const_lv12_3A;
    static const sc_lv<22> ap_const_lv22_3B0000;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1192_12_fu_1015_p2();
    void thread_add_ln1192_13_fu_1031_p2();
    void thread_add_ln1192_1_fu_1256_p2();
    void thread_add_ln1192_3_fu_794_p2();
    void thread_add_ln1192_4_fu_828_p2();
    void thread_add_ln1192_5_fu_841_p2();
    void thread_add_ln1192_7_fu_967_p2();
    void thread_add_ln1192_8_fu_1352_p2();
    void thread_add_ln1192_fu_1227_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_grp_fu_1413_p0();
    void thread_grp_fu_1413_p1();
    void thread_grp_fu_1421_p0();
    void thread_grp_fu_1449_p2();
    void thread_grp_fu_1458_p0();
    void thread_grp_fu_1467_p2();
    void thread_grp_fu_1476_p2();
    void thread_grp_fu_1485_p2();
    void thread_grp_fu_1500_p2();
    void thread_lhs_V_fu_1115_p3();
    void thread_mul_ln1118_fu_305_p0();
    void thread_mul_ln1118_fu_305_p1();
    void thread_mul_ln1118_fu_305_p2();
    void thread_mul_ln1192_fu_1339_p1();
    void thread_mul_ln1192_fu_1339_p2();
    void thread_mul_ln728_10_fu_1494_p0();
    void thread_mul_ln728_11_fu_997_p0();
    void thread_mul_ln728_11_fu_997_p1();
    void thread_mul_ln728_11_fu_997_p2();
    void thread_mul_ln728_12_fu_1437_p0();
    void thread_mul_ln728_13_fu_1443_p0();
    void thread_mul_ln728_3_fu_474_p0();
    void thread_mul_ln728_3_fu_474_p1();
    void thread_mul_ln728_3_fu_474_p2();
    void thread_mul_ln728_4_fu_1401_p1();
    void thread_mul_ln728_5_fu_1407_p1();
    void thread_p_Val2_18_fu_271_p4();
    void thread_r_V_10_fu_405_p0();
    void thread_r_V_10_fu_405_p1();
    void thread_r_V_10_fu_405_p2();
    void thread_r_V_20_fu_343_p3();
    void thread_r_V_22_fu_426_p0();
    void thread_r_V_22_fu_426_p1();
    void thread_r_V_22_fu_426_p2();
    void thread_r_V_26_fu_436_p3();
    void thread_r_V_29_fu_451_p0();
    void thread_r_V_29_fu_451_p1();
    void thread_r_V_29_fu_451_p2();
    void thread_r_V_2_fu_741_p3();
    void thread_r_V_38_fu_515_p0();
    void thread_r_V_38_fu_515_p1();
    void thread_r_V_38_fu_515_p2();
    void thread_r_V_42_fu_979_p1();
    void thread_r_V_42_fu_979_p2();
    void thread_r_V_44_fu_311_p0();
    void thread_r_V_44_fu_311_p1();
    void thread_r_V_44_fu_311_p2();
    void thread_r_V_45_fu_495_p3();
    void thread_r_V_4_fu_381_p3();
    void thread_r_V_51_fu_655_p0();
    void thread_r_V_51_fu_655_p1();
    void thread_r_V_51_fu_655_p2();
    void thread_r_V_53_fu_668_p0();
    void thread_r_V_53_fu_668_p1();
    void thread_r_V_53_fu_668_p2();
    void thread_r_V_55_fu_225_p0();
    void thread_r_V_55_fu_225_p1();
    void thread_r_V_55_fu_225_p2();
    void thread_r_V_56_fu_247_p0();
    void thread_r_V_56_fu_247_p1();
    void thread_r_V_56_fu_247_p2();
    void thread_r_V_57_fu_354_p2();
    void thread_r_V_58_fu_392_p0();
    void thread_r_V_58_fu_392_p1();
    void thread_r_V_58_fu_392_p2();
    void thread_r_V_61_fu_1238_p0();
    void thread_r_V_61_fu_1238_p1();
    void thread_r_V_61_fu_1238_p2();
    void thread_r_V_62_fu_1273_p2();
    void thread_r_V_63_fu_464_p2();
    void thread_r_V_64_fu_480_p0();
    void thread_r_V_64_fu_480_p1();
    void thread_r_V_64_fu_480_p2();
    void thread_r_V_65_fu_877_p2();
    void thread_r_V_67_fu_989_p0();
    void thread_r_V_67_fu_989_p1();
    void thread_r_V_67_fu_989_p2();
    void thread_r_V_68_fu_531_p0();
    void thread_r_V_68_fu_531_p1();
    void thread_r_V_68_fu_531_p2();
    void thread_r_V_69_fu_572_p0();
    void thread_r_V_69_fu_572_p1();
    void thread_r_V_69_fu_572_p2();
    void thread_r_V_70_fu_596_p0();
    void thread_r_V_70_fu_596_p1();
    void thread_r_V_70_fu_596_p2();
    void thread_r_V_71_fu_715_p3();
    void thread_r_V_72_fu_1054_p3();
    void thread_r_V_73_fu_631_p2();
    void thread_r_V_74_fu_1143_p2();
    void thread_r_V_fu_213_p3();
    void thread_ret_V_10_fu_548_p2();
    void thread_ret_V_11_fu_566_p2();
    void thread_ret_V_12_fu_590_p2();
    void thread_ret_V_13_fu_613_p2();
    void thread_ret_V_14_fu_1099_p2();
    void thread_ret_V_15_fu_619_p2();
    void thread_ret_V_16_fu_625_p2();
    void thread_ret_V_17_fu_649_p2();
    void thread_ret_V_18_fu_1137_p2();
    void thread_ret_V_19_fu_1161_p2();
    void thread_ret_V_1_fu_375_p2();
    void thread_ret_V_20_fu_1178_p2();
    void thread_ret_V_21_fu_1197_p2();
    void thread_ret_V_5_fu_1293_p2();
    void thread_ret_V_6_fu_777_p2();
    void thread_ret_V_7_fu_897_p2();
    void thread_ret_V_8_fu_1358_p2();
    void thread_ret_V_fu_265_p2();
    void thread_rhs_V_10_fu_783_p3();
    void thread_rhs_V_11_fu_800_p3();
    void thread_rhs_V_12_fu_817_p3();
    void thread_rhs_V_13_fu_834_p3();
    void thread_rhs_V_14_fu_853_p3();
    void thread_rhs_V_15_fu_883_p3();
    void thread_rhs_V_17_fu_940_p3();
    void thread_rhs_V_18_fu_956_p3();
    void thread_rhs_V_19_fu_1310_p3();
    void thread_rhs_V_1_fu_253_p3();
    void thread_rhs_V_20_fu_1322_p3();
    void thread_rhs_V_21_fu_540_p3();
    void thread_rhs_V_22_fu_554_p3();
    void thread_rhs_V_23_fu_578_p3();
    void thread_rhs_V_24_fu_601_p3();
    void thread_rhs_V_25_fu_1003_p3();
    void thread_rhs_V_26_fu_1020_p3();
    void thread_rhs_V_27_fu_1037_p3();
    void thread_rhs_V_28_fu_1065_p3();
    void thread_rhs_V_29_fu_1082_p3();
    void thread_rhs_V_2_fu_363_p3();
    void thread_rhs_V_30_fu_641_p3();
    void thread_rhs_V_31_fu_1126_p3();
    void thread_rhs_V_32_fu_1149_p3();
    void thread_rhs_V_33_fu_1167_p3();
    void thread_rhs_V_34_fu_1184_p3();
    void thread_rhs_V_3_fu_696_p3();
    void thread_rhs_V_4_fu_726_p3();
    void thread_rhs_V_5_fu_1216_p3();
    void thread_rhs_V_6_fu_1244_p3();
    void thread_rhs_V_7_fu_1279_p3();
    void thread_rhs_V_8_fu_752_p3();
    void thread_rhs_V_9_fu_766_p3();
    void thread_rhs_V_fu_231_p3();
    void thread_sext_ln1116_1_fu_239_p1();
    void thread_sext_ln1116_6_fu_447_p1();
    void thread_sext_ln1117_1_fu_199_p1();
    void thread_sext_ln1117_fu_328_p1();
    void thread_sext_ln1118_11_fu_722_p1();
    void thread_sext_ln1118_12_fu_1232_p1();
    void thread_sext_ln1118_15_fu_1269_p1();
    void thread_sext_ln1118_16_fu_281_p1();
    void thread_sext_ln1118_19_fu_416_p1();
    void thread_sext_ln1118_25_fu_485_p1();
    void thread_sext_ln1118_28_fu_502_p1();
    void thread_sext_ln1118_30_fu_873_p1();
    void thread_sext_ln1118_31_fu_509_p1();
    void thread_sext_ln1118_35_fu_937_p1();
    void thread_sext_ln1118_42_fu_665_p1();
    void thread_sext_ln1118_4_fu_243_p1();
    void thread_sext_ln1118_5_fu_337_p1();
    void thread_sext_ln1118_6_fu_340_p1();
    void thread_sext_ln1118_7_fu_684_p1();
    void thread_sext_ln1118_8_fu_350_p1();
    void thread_sext_ln1192_11_fu_1011_p1();
    void thread_sext_ln1192_12_fu_1027_p1();
    void thread_sext_ln1192_13_fu_1044_p1();
    void thread_sext_ln1192_14_fu_1072_p1();
    void thread_sext_ln1192_15_fu_1089_p1();
    void thread_sext_ln1192_1_fu_1252_p1();
    void thread_sext_ln1192_2_fu_790_p1();
    void thread_sext_ln1192_3_fu_807_p1();
    void thread_sext_ln1192_4_fu_824_p1();
    void thread_sext_ln1192_5_fu_947_p1();
    void thread_sext_ln1192_6_fu_963_p1();
    void thread_sext_ln1192_7_fu_973_p1();
    void thread_sext_ln1192_8_fu_1329_p1();
    void thread_sext_ln1192_fu_1223_p1();
    void thread_sext_ln700_fu_687_p1();
    void thread_sext_ln703_3_fu_537_p1();
    void thread_sext_ln703_4_fu_637_p1();
    void thread_sext_ln703_5_fu_1122_p1();
    void thread_sext_ln703_fu_360_p1();
    void thread_sext_ln728_14_fu_913_p1();
    void thread_sext_ln728_16_fu_562_p1();
    void thread_sext_ln728_17_fu_586_p1();
    void thread_sext_ln728_18_fu_609_p1();
    void thread_sext_ln728_20_fu_1133_p1();
    void thread_sext_ln728_21_fu_1157_p1();
    void thread_sext_ln728_22_fu_1174_p1();
    void thread_sext_ln728_2_fu_261_p1();
    void thread_sext_ln728_3_fu_371_p1();
    void thread_sext_ln728_4_fu_703_p1();
    void thread_sext_ln728_8_fu_759_p1();
    void thread_sext_ln728_9_fu_773_p1();
    void thread_shl_ln1118_5_fu_1262_p3();
    void thread_shl_ln1118_6_fu_866_p3();
    void thread_shl_ln1118_7_fu_926_p3();
    void thread_shl_ln_fu_1344_p3();
    void thread_sub_ln1192_11_fu_1048_p2();
    void thread_sub_ln1192_12_fu_1076_p2();
    void thread_sub_ln1192_13_fu_1093_p2();
    void thread_sub_ln1192_14_fu_1191_p2();
    void thread_sub_ln1192_1_fu_1287_p2();
    void thread_sub_ln1192_3_fu_811_p2();
    void thread_sub_ln1192_4_fu_860_p2();
    void thread_sub_ln1192_5_fu_891_p2();
    void thread_sub_ln1192_7_fu_951_p2();
    void thread_sub_ln1192_8_fu_1317_p2();
    void thread_sub_ln1192_9_fu_1333_p2();
    void thread_sub_ln1192_fu_733_p2();
    void thread_tmp_1_fu_189_p4();
    void thread_tmp_2_fu_203_p4();
    void thread_trunc_ln1117_fu_185_p1();
    void thread_x_V_ap_vld_in_sig();
    void thread_x_V_blk_n();
    void thread_x_V_in_sig();
    void thread_y_0_V();
    void thread_y_0_V_ap_vld();
    void thread_y_1_V();
    void thread_y_1_V_ap_vld();
    void thread_y_2_V();
    void thread_y_2_V_ap_vld();
    void thread_y_3_V();
    void thread_y_3_V_ap_vld();
    void thread_y_4_V();
    void thread_y_4_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
