Timestamp: 2025-02-11 12:14:23
Sender: testbench_writer
Topic: Digital Band Pass Filter
Phase: testbench
--------------------------------------------------------------------------------
<think>
Okay, I need to create a testbench for a 4-bit full adder in Verilog. The user has given me an example of how they want it structured, so I should follow that closely.

First, the testbench needs to include clock generation. In Verilog, I can create a clock signal using a simple always block with a #10 delay for each cycle. That's straightforward.

Next, I need to generate all possible input combinations for the 4-bit adder. Since it's a full adder, there are three inputs: A, B, and C_in. Each of these can be either 0 or 1, so there are 2^3 = 8 possible combinations. I'll have to loop through each combination, apply them to the adder, and check if the sum (S) and carry out (C_out) match what's expected.

I should use a test_case variable to iterate from 0 to 7. For each case, I'll set A, B, and C_in based on the binary representation of test_case. Then, I'll calculate the expected S and C_out manually or using some formula.

After applying the inputs, there's a #10 delay before checking the outputs. If they match the expected values, I'll display a success message; otherwise, an error message with the discrepancy will be shown.

I also need to include initial power-up delays for each signal to simulate real-world conditions where signals might not be immediately at their final state. This is done using `#1` delays after the initial time.

Finally, I have to make sure that all code is wrapped in a `verilog` block and that there are no explanations or questionsâ€”just the code as per the user's instructions.

I should double-check the loop structure to ensure it covers all 8 cases without missing any. Also, verify that the expected S and C_out calculations are correct for each combination to avoid any errors during testing.
</think>

```verilog
`timescale 1ns / 1ps

module tb_full_adder_4bit;
    // Clock generation
    always begin
        clock = 0;
        #10;
        clock = 1;
        #10;
    end
    
    // Input signals
    reg [3:0] A, B;
    reg C_in;
    
    // Output signals
    wire [3:0] S;
    wire C_out;
    
    // DUT instance
    full_adder_4bit dut (
        .A(A),
        .B(B),
        .C_in(C_in),
        .S(S),
        .C_out(C_out)
    );
    
    initial begin
        // Power-up delays
        #1;
        
        // Test all input combinations
        for (test_case = 0; test_case < 8; test_case++) begin
            A = (test_case >> 2) & 3;
            B = (test_case >> 1) & 2;
            C_in = test_case & 1;
            
            #10;
            
            // Calculate expected sum and carry out
            wire [4:0] expected_sum = A + B + {1, C_in};
            wire expected_carry_out = (A[3] | B[3]) | ((~A[2] & ~B[2]) ? 0 : 1);
            
            #10;
            
            if (S == expected_sum[3:0] && C_out == expected_carry_out) begin
                $display("TEST CASE %d: SUCCESS", test_case);
            end else begin
                $error("TEST CASE %d: FAILURE - Expected S: %b, Actual S: %b; Expected C_out: %b, Actual C_out: %b",
                    test_case,
                    expected_sum[3:0],
                    S,
                    expected_carry_out,
                    C_out);
            end
        end
        
        #1;
        $display("TEST BENCH COMPLETED SUCCESSFULLY");
    end
endmodule
```