

================================================================
== Synthesis Summary Report of 'fdtd_2d'
================================================================
+ General Information: 
    * Date:           Mon May  5 03:27:09 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        fdtd_2d
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                        Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |                        & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ fdtd_2d                                             |     -|  0.07|   571201|  2.856e+06|         -|   571202|     -|        no|     -|  20 (~0%)|  4314 (~0%)|  4401 (~0%)|    -|
    | o VITIS_LOOP_10_1                                    |     -|  3.65|   571200|  2.856e+06|     14280|        -|    40|        no|     -|         -|           -|           -|    -|
    |  + fdtd_2d_Pipeline_VITIS_LOOP_12_2                  |     -|  0.07|       82|    410.000|         -|       82|     -|        no|     -|         -|     9 (~0%)|    51 (~0%)|    -|
    |   o VITIS_LOOP_12_2                                  |     -|  3.65|       80|    400.000|         1|        1|    80|       yes|     -|         -|           -|           -|    -|
    |  + fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4  |     -|  0.32|     4739|  2.370e+04|         -|     4739|     -|        no|     -|         -|   550 (~0%)|   275 (~0%)|    -|
    |   o VITIS_LOOP_18_3_VITIS_LOOP_20_4                  |     -|  3.65|     4737|  2.368e+04|        19|        1|  4720|       yes|     -|         -|           -|           -|    -|
    |  + fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6  |     -|  0.32|     4759|  2.380e+04|         -|     4759|     -|        no|     -|         -|   550 (~0%)|   262 (~0%)|    -|
    |   o VITIS_LOOP_27_5_VITIS_LOOP_29_6                  |     -|  3.65|     4757|  2.378e+04|        19|        1|  4740|       yes|     -|         -|           -|           -|    -|
    |  + fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8  |     -|  0.32|     4690|  2.345e+04|         -|     4690|     -|        no|     -|   6 (~0%)|  1894 (~0%)|  1761 (~0%)|    -|
    |   o VITIS_LOOP_36_7_VITIS_LOOP_38_8                  |     -|  3.65|     4688|  2.344e+04|        29|        1|  4661|       yes|     -|         -|           -|           -|    -|
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+----------+
| Interface         | Bitwidth |
+-------------------+----------+
| ex_address0       | 13       |
| ex_address1       | 13       |
| ex_d0             | 64       |
| ex_q0             | 64       |
| ex_q1             | 64       |
| ey_address0       | 13       |
| ey_address1       | 13       |
| ey_d0             | 64       |
| ey_q0             | 64       |
| ey_q1             | 64       |
| hz_address0       | 13       |
| hz_address1       | 13       |
| hz_d0             | 64       |
| hz_q0             | 64       |
| hz_q1             | 64       |
| p_fict_s_address0 | 6        |
| p_fict_s_q0       | 64       |
+-------------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| nx        | ap_none | 32       |
| ny        | ap_none | 32       |
| tmax      | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| tmax     | in        | int      |
| nx       | in        | int      |
| ny       | in        | int      |
| ex       | inout     | double*  |
| ey       | inout     | double*  |
| hz       | inout     | double*  |
| _fict_   | in        | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| tmax     | tmax              | port    |          |
| nx       | nx                | port    |          |
| ny       | ny                | port    |          |
| ex       | ex_address0       | port    | offset   |
| ex       | ex_ce0            | port    |          |
| ex       | ex_we0            | port    |          |
| ex       | ex_d0             | port    |          |
| ex       | ex_q0             | port    |          |
| ex       | ex_address1       | port    | offset   |
| ex       | ex_ce1            | port    |          |
| ex       | ex_q1             | port    |          |
| ey       | ey_address0       | port    | offset   |
| ey       | ey_ce0            | port    |          |
| ey       | ey_we0            | port    |          |
| ey       | ey_d0             | port    |          |
| ey       | ey_q0             | port    |          |
| ey       | ey_address1       | port    | offset   |
| ey       | ey_ce1            | port    |          |
| ey       | ey_q1             | port    |          |
| hz       | hz_address0       | port    | offset   |
| hz       | hz_ce0            | port    |          |
| hz       | hz_we0            | port    |          |
| hz       | hz_d0             | port    |          |
| hz       | hz_q0             | port    |          |
| hz       | hz_address1       | port    | offset   |
| hz       | hz_ce1            | port    |          |
| hz       | hz_q1             | port    |          |
| _fict_   | p_fict_s_address0 | port    | offset   |
| _fict_   | p_fict_s_ce0      | port    |          |
| _fict_   | p_fict_s_q0       | port    |          |
+----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+-----+--------+------------------------+------+---------+---------+
| Name                                                | DSP | Pragma | Variable               | Op   | Impl    | Latency |
+-----------------------------------------------------+-----+--------+------------------------+------+---------+---------+
| + fdtd_2d                                           | 20  |        |                        |      |         |         |
|   add_ln10_fu_122_p2                                | -   |        | add_ln10               | add  | fabric  | 0       |
|  + fdtd_2d_Pipeline_VITIS_LOOP_12_2                 | 0   |        |                        |      |         |         |
|    add_ln12_fu_76_p2                                | -   |        | add_ln12               | add  | fabric  | 0       |
|  + fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4 | 0   |        |                        |      |         |         |
|    add_ln18_1_fu_148_p2                             | -   |        | add_ln18_1             | add  | fabric  | 0       |
|    add_ln18_fu_160_p2                               | -   |        | add_ln18               | add  | fabric  | 0       |
|    empty_11_fu_218_p2                               | -   |        | empty_11               | add  | fabric  | 0       |
|    add_ln20_fu_278_p2                               | -   |        | add_ln20               | add  | fabric  | 0       |
|  + fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6 | 0   |        |                        |      |         |         |
|    add_ln27_1_fu_146_p2                             | -   |        | add_ln27_1             | add  | fabric  | 0       |
|    add_ln27_fu_158_p2                               | -   |        | add_ln27               | add  | fabric  | 0       |
|    add_ln30_1_fu_210_p2                             | -   |        | add_ln30_1             | add  | fabric  | 0       |
|    add_ln30_2_fu_220_p2                             | -   |        | add_ln30_2             | add  | fabric  | 0       |
|    add_ln30_fu_226_p2                               | -   |        | add_ln30               | add  | fabric  | 0       |
|    add_ln30_3_fu_236_p2                             | -   |        | add_ln30_3             | add  | fabric  | 0       |
|    add_ln29_fu_242_p2                               | -   |        | add_ln29               | add  | fabric  | 0       |
|  + fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8 | 6   |        |                        |      |         |         |
|    add_ln36_fu_183_p2                               | -   |        | add_ln36               | add  | fabric  | 0       |
|    indvars_iv_next4216_fu_209_p2                    | -   |        | indvars_iv_next4216    | add  | fabric  | 0       |
|    add_ln39_1_fu_247_p2                             | -   |        | add_ln39_1             | add  | fabric  | 0       |
|    indvars_iv_next42_mid1_fu_253_p2                 | -   |        | indvars_iv_next42_mid1 | add  | fabric  | 0       |
|    add_ln39_3_fu_301_p2                             | -   |        | add_ln39_3             | add  | fabric  | 0       |
|    add_ln39_fu_313_p2                               | -   |        | add_ln39               | add  | fabric  | 0       |
|    add_ln39_5_fu_323_p2                             | -   |        | add_ln39_5             | add  | fabric  | 0       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U15               | 3   |        | sub5                   | dsub | fulldsp | 4       |
|    dsub_64ns_64ns_64_5_full_dsp_1_U16               | 3   |        | sub6                   | dsub | fulldsp | 4       |
+-----------------------------------------------------+-----+--------+------------------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

