/** *****************************************************************************************************
 * SEMIDRIVE Copyright Statement                                                                        *
 * Copyright (c) SEMIDRIVE. All rights reserved                                                         *
 *                                                                                                      *
 * This software and all rights therein are owned by SEMIDRIVE, and are                                 *
 * protected by copyright law and other relevant laws, regulations and                                  *
 * protection. Without SEMIDRIVE's prior written consent and/or related rights,                         *
 * please do not use this software or any potion thereof in any form or by any                          *
 * means. You may not reproduce, modify or distribute this software except in                           *
 * compliance with the License. Unless required by applicable law or agreed to                          *
 * in writing, software distributed under the License is distributed on                                 *
 * an 'AS IS' basis, WITHOUT WARRANTIES OF ANY KIND, either express or implied.                         *
 *                                                                                                      *
 *******************************************************************************************************/
/** *****************************************************************************************************
 *  \file     Mcu_ScrBits.h                                                                             *
 *  \brief    This file contains interface header for MCU MCAL driver                                   *
 *                                                                                                      *
 * <table>                                                                                              *
 * <tr><th>Date           <th>Version                                                                   *
 * <tr><td>2023/09/09     <td>1.0.0                                                                     *
 * </table>                                                                                             *
 *******************************************************************************************************/

#ifndef MCU_SCRBITS_H
#define MCU_SCRBITS_H


#ifdef __cplusplus
extern "C" {
#endif
/* PRQA S 0791 EOF */

/* Version and Check Begin */
/* Version Info Begin */
#define MCU_SCRBITS_H_VENDOR_ID    0x8C
#define MCU_SCRBITS_H_AR_RELEASE_MAJOR_VERSION    4
#define MCU_SCRBITS_H_AR_RELEASE_MINOR_VERSION    3
#define MCU_SCRBITS_H_AR_RELEASE_REVISION_VERSION 1
#define MCU_SCRBITS_H_SW_MAJOR_VERSION    1
#define MCU_SCRBITS_H_SW_MINOR_VERSION    0
#define MCU_SCRBITS_H_SW_PATCH_VERSION    0
/* Version Info End */
/* Version and Check End */

#define SF_DOMAIN 0
#define AP_DOMAIN 1

#define TYPE_RW 0
#define TYPE_RO 1
#define TYPE_L16 2
#define TYPE_L31 3
#define TYPE_R16W16 4
#ifdef SEMIDRIVE_E3_LITE_SERIES

#define SCR_SF_EFUSEC_MANU_CFG_87_64  {SF_DOMAIN, TYPE_RO, 32, 24}
#define SCR_SF_EFUSEC_MISC_CFG_7  {SF_DOMAIN, TYPE_RO, 56, 1}
#define SCR_SF_EFUSEC_MANU_CFG_95  {SF_DOMAIN, TYPE_RO, 57, 1}
#define SCR_SF_EFUSEC_FA_CFG_0  {SF_DOMAIN, TYPE_RO, 58, 1}
#define SCR_SF_FAB_SF_M_F_0_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 64, 1}
#define SCR_SF_FAB_SF_M_F_1_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 65, 1}
#define SCR_SF_FAB_SF_M_F_2_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 66, 1}
#define SCR_SF_FAB_SF_M_F_3_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 67, 1}
#define SCR_SF_FAB_SF_M_F_4_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 68, 1}
#define SCR_SF_FAB_SF_M_F_5_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 69, 1}
#define SCR_SF_FAB_SF_M_F_6_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 70, 1}
#define SCR_SF_FAB_SF_M_F_GPV_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 71, 1}
#define SCR_SF_FAB_SF_S_F_0_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 72, 1}
#define SCR_SF_FAB_SF_S_F_1_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 73, 1}
#define SCR_SF_FAB_SF_S_F_3_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 75, 1}
#define SCR_SF_FAB_SF_S_F_4_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 76, 1}
#define SCR_SF_FAB_SF_S_F_5_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 77, 1}
#define SCR_SF_FAB_SF_S_F_6_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 78, 1}
#define SCR_SF_FAB_SF_S_F_7_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 79, 1}
#define SCR_SF_FAB_SF_SVREG_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 80, 1}
#define SCR_SF_FAB_SF_SVREG_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 81, 1}
#define SCR_SF_FAB_AP_M_A_0_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 82, 1}
#define SCR_SF_FAB_AP_M_A_1_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 83, 1}
#define SCR_SF_FAB_AP_M_A_2_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 84, 1}
#define SCR_SF_FAB_AP_M_A_3_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 85, 1}
#define SCR_SF_FAB_AP_M_A_4_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 86, 1}
#define SCR_SF_FAB_AP_M_A_5_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 87, 1}
#define SCR_SF_FAB_AP_M_A_GPV_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 88, 1}
#define SCR_SF_FAB_AP_S_A_0_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 89, 1}
#define SCR_SF_FAB_AP_SVREG_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 90, 1}
#define SCR_SF_FAB_AP_SVREG_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 91, 1}
#define SCR_SF_EFUSEC_FUSE_READY  {SF_DOMAIN, TYPE_RO, 96, 1}
#define SCR_SF_EFUSEC_FUSE_LATCHED_PARTIAL  {SF_DOMAIN, TYPE_RO, 97, 1}
#define SCR_SF_ANA_SF_AMUX_REF_P_CSEL_OUT_3_0  {SF_DOMAIN, TYPE_RO, 128, 4}
#define SCR_SF_ANA_SF_AMUX_REF_N_CSEL_OUT_3_0  {SF_DOMAIN, TYPE_RO, 132, 4}
#define SCR_SF_CR5_SF_FPIXC0  {SF_DOMAIN, TYPE_RO, 160, 1}
#define SCR_SF_CR5_SF_FPOFC0  {SF_DOMAIN, TYPE_RO, 161, 1}
#define SCR_SF_CR5_SF_FPUFC0  {SF_DOMAIN, TYPE_RO, 162, 1}
#define SCR_SF_CR5_SF_FPIOC0  {SF_DOMAIN, TYPE_RO, 163, 1}
#define SCR_SF_CR5_SF_FPDZC0  {SF_DOMAIN, TYPE_RO, 164, 1}
#define SCR_SF_CR5_SF_FPIDC0  {SF_DOMAIN, TYPE_RO, 165, 1}
#define SCR_SF_HV_DCDC_TGO2SAF_O_BUF_0  {SF_DOMAIN, TYPE_RO, 192, 1}
#define SCR_SF_HV_DCDC_TGO2SAF_O_BUF_1  {SF_DOMAIN, TYPE_RO, 193, 1}
#define SCR_SF_DMA_SF_MEM_AR_CMD_FIFO0_MEM_EMA_6_0  {SF_DOMAIN, TYPE_RO, 224, 7}
#define SCR_SF_DMA_SF_MEM_AW_CMD_FIFO0_MEM_EMA_6_0  {SF_DOMAIN, TYPE_RO, 231, 7}
#define SCR_SF_DMA_SF_MEM_AR_CMD_FIFO1_MEM_EMA_6_0  {SF_DOMAIN, TYPE_RO, 238, 7}
#define SCR_SF_DMA_SF_MEM_AW_CMD_FIFO1_MEM_EMA_6_0  {SF_DOMAIN, TYPE_RO, 245, 7}
#define SCR_SF_SCR_IRAM1_ECC_DISABLE  {SF_DOMAIN, TYPE_L16, 0, 1}
#define SCR_SF_REMAP_CR5_SF_AW_ADDR_OFFSET_19_0  {SF_DOMAIN, TYPE_L31, 0, 20}
#define SCR_SF_SCR_REMAP_CR5_SF_REMAP_EN  {SF_DOMAIN, TYPE_L31, 20, 1}
#define SCR_SF_REMAP_CR5_SF_AR_ADDR_OFFSET_19_0  {SF_DOMAIN, TYPE_L31, 0, 20}
#define SCR_SF_REMAP_CR5_SF_AR_REMAP_EN  {SF_DOMAIN, TYPE_L31, 20, 1}
#define SCR_SF_SCR_CR5_SF_DBGEN0  {SF_DOMAIN, TYPE_L31, 21, 1}
#define SCR_SF_SCR_CR5_SF_NIDEN0  {SF_DOMAIN, TYPE_L31, 22, 1}
#define SCR_SF_XSPI1_SRC_CFG_SWAP  {SF_DOMAIN, TYPE_L31, 32, 1}
#define SCR_SF_XSPI1_SRC_CFG_PARALLEL_MODE  {SF_DOMAIN, TYPE_L31, 33, 1}
#define SCR_SF_XSPI1_SRC_CFG_LOCKSTEP_MODE_N  {SF_DOMAIN, TYPE_L31, 34, 1}
#define SCR_SF_DMA_SF_LOCK_STEP_EN_P  {SF_DOMAIN, TYPE_L31, 64, 1}
#define SCR_SF_SEIP_KEY_SEC_STORAGE_SCR_1_0  {SF_DOMAIN, TYPE_L31, 96, 2}
#define SCR_SF_REMAP_CR5_SF_AW_IRQ_EN  {SF_DOMAIN, TYPE_RW, 0, 1}
#define SCR_SF_REMAP_CR5_SF_AR_IRQ_EN  {SF_DOMAIN, TYPE_RW, 1, 1}
#define SCR_SF_REMAP_CR5_SF_AW_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 2, 1}
#define SCR_SF_REMAP_CR5_SF_AR_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 3, 1}
#define SCR_SF_ETMR1_LP_MODE  {SF_DOMAIN, TYPE_RW, 32, 1}
#define SCR_SF_ETMR2_LP_MODE  {SF_DOMAIN, TYPE_RW, 64, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ADC1_CH5N_CSEL_3  {SF_DOMAIN, TYPE_RW, 96, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ADC1_CH5P_CSEL_3  {SF_DOMAIN, TYPE_RW, 97, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ADC2_CH4N_CSEL_3  {SF_DOMAIN, TYPE_RW, 98, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ADC2_CH4P_CSEL_3  {SF_DOMAIN, TYPE_RW, 99, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ADC2_CH5N_CSEL_3  {SF_DOMAIN, TYPE_RW, 100, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ADC2_CH5P_CSEL_3  {SF_DOMAIN, TYPE_RW, 101, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ADC2_CH6N_CSEL_3  {SF_DOMAIN, TYPE_RW, 102, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ADC3_CH5N_CSEL_3  {SF_DOMAIN, TYPE_RW, 103, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ADC3_CH5P_CSEL_3  {SF_DOMAIN, TYPE_RW, 104, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ACMP1_CH5N_CSEL_3  {SF_DOMAIN, TYPE_RW, 105, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ACMP1_CH5P_CSEL_3  {SF_DOMAIN, TYPE_RW, 106, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ACMP2_CH6N_CSEL_3  {SF_DOMAIN, TYPE_RW, 107, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ACMP2_CH6P_CSEL_3  {SF_DOMAIN, TYPE_RW, 108, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ACMP3_CH5N_CSEL_3  {SF_DOMAIN, TYPE_RW, 109, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ACMP3_CH5P_CSEL_3  {SF_DOMAIN, TYPE_RW, 110, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ACMP4_CH6N_CSEL_3  {SF_DOMAIN, TYPE_RW, 111, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ACMP4_CH6P_CSEL_3  {SF_DOMAIN, TYPE_RW, 112, 1}
#define SCR_SF_AHB2APB1_COR_IRQ_EN  {SF_DOMAIN, TYPE_RW, 128, 1}
#define SCR_SF_AHB2APB1_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_RW, 129, 1}
#define SCR_SF_AHB2APB1_COR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 130, 1}
#define SCR_SF_AHB2APB1_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 131, 1}
#define SCR_SF_AHB2APB2_COR_IRQ_EN  {SF_DOMAIN, TYPE_RW, 132, 1}
#define SCR_SF_AHB2APB2_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_RW, 133, 1}
#define SCR_SF_AHB2APB2_COR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 134, 1}
#define SCR_SF_AHB2APB2_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 135, 1}
#define SCR_SF_AHB2APB3_COR_IRQ_EN  {SF_DOMAIN, TYPE_RW, 136, 1}
#define SCR_SF_AHB2APB3_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_RW, 137, 1}
#define SCR_SF_AHB2APB3_COR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 138, 1}
#define SCR_SF_AHB2APB3_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 139, 1}
#define SCR_SF_AHB2APB4_COR_IRQ_EN  {SF_DOMAIN, TYPE_RW, 140, 1}
#define SCR_SF_AHB2APB4_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_RW, 141, 1}
#define SCR_SF_AHB2APB4_COR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 142, 1}
#define SCR_SF_AHB2APB4_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 143, 1}
#define SCR_SF_APB_APBMUX1_MST_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 160, 1}
#define SCR_SF_APB_APBMUX1_MST_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 161, 1}
#define SCR_SF_APB_APBMUX1_SLV_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 162, 1}
#define SCR_SF_APB_APBMUX1_SLV_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 163, 1}
#define SCR_SF_AAPB_MAC_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 164, 1}
#define SCR_SF_AAPB_MAC_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 165, 1}
#define SCR_SF_AAPB_MAC_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 166, 1}
#define SCR_SF_AAPB_MAC_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 167, 1}
#define SCR_SF_APB_DCDC1_MST_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 172, 1}
#define SCR_SF_APB_DCDC1_MST_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 173, 1}
#define SCR_SF_APB_DCDC1_SLV_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 174, 1}
#define SCR_SF_APB_DCDC1_SLV_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 175, 1}
#define SCR_SF_APB_SEC_STORAGE1_MST_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 176, 1}
#define SCR_SF_APB_SEC_STORAGE1_MST_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 177, 1}
#define SCR_SF_APB_SEC_STORAGE1_SLV_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 178, 1}
#define SCR_SF_APB_SEC_STORAGE1_SLV_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 179, 1}
#define SCR_SF_AAPB_XSPI1A_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 192, 1}
#define SCR_SF_AAPB_XSPI1A_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 193, 1}
#define SCR_SF_AAPB_XSPI1A_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 194, 1}
#define SCR_SF_AAPB_XSPI1A_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 195, 1}
#define SCR_SF_AAPB_XSPI1B_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 196, 1}
#define SCR_SF_AAPB_XSPI1B_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 197, 1}
#define SCR_SF_AAPB_XSPI1B_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 198, 1}
#define SCR_SF_AAPB_XSPI1B_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 199, 1}
#define SCR_SF_AAPB_MPC_SEIP_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 209, 1}
#define SCR_SF_AAPB_MPC_SEIP_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 211, 1}
#define SCR_SF_APB_PMUX3_DEC_SLV_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 212, 1}
#define SCR_SF_APB_PMUX3_DEC_SLV_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 213, 1}
#define SCR_SF_APB_PMUX3_DEC_MST_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 214, 1}
#define SCR_SF_APB_PMUX3_DEC_MST_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 215, 1}
#define SCR_SF_AAPB_APBMUX3_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 216, 1}
#define SCR_SF_AAPB_APBMUX3_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 217, 1}
#define SCR_SF_AAPB_APBMUX3_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 218, 1}
#define SCR_SF_AAPB_APBMUX3_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 219, 1}
#define SCR_SF_APB_APBMUX4_SLV_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 220, 1}
#define SCR_SF_APB_APBMUX4_SLV_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 221, 1}
#define SCR_SF_APB_APBMUX4_MST_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 222, 1}
#define SCR_SF_APB_APBMUX4_MST_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 223, 1}
#define SCR_SF_MPC_XSPI1A_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 224, 1}
#define SCR_SF_MPC_XSPI1A_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 225, 1}
#define SCR_SF_MPC_XSPI1A_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 226, 1}
#define SCR_SF_MPC_XSPI1A_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 227, 1}
#define SCR_SF_MPC_XSPI1B_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 228, 1}
#define SCR_SF_MPC_XSPI1B_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 229, 1}
#define SCR_SF_MPC_XSPI1B_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 230, 1}
#define SCR_SF_MPC_XSPI1B_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 231, 1}
#define SCR_SF_MPC_CR5_SF_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 256, 1}
#define SCR_SF_MPC_CR5_SF_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 257, 1}
#define SCR_SF_MPC_CR5_SF_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 258, 1}
#define SCR_SF_MPC_CR5_SF_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 259, 1}
#define SCR_SF_ANA_SF_CFG_VREF1_VTRIM_4_0  {SF_DOMAIN, TYPE_RW, 288, 5}
#define SCR_SF_SCR_VREF1_PDREF  {SF_DOMAIN, TYPE_RW, 293, 1}
#define SCR_SF_ANA_SF_CFG_VREF2_VTRIM_4_0  {SF_DOMAIN, TYPE_RW, 294, 5}
#define SCR_SF_SCR_VREF2_PDREF  {SF_DOMAIN, TYPE_RW, 299, 1}
#define SCR_SF_SCAN_SAFMUX_BGR_ANA_SF1_D0_10_8  {SF_DOMAIN, TYPE_RW, 320, 3}
#define SCR_SF_SCAN_SAFMUX_BGR_ANA_SF1_D0_7_0  {SF_DOMAIN, TYPE_RW, 323, 8}
#define SCR_SF_SCR_BGR_ANA_SF1_TRIM_SEL  {SF_DOMAIN, TYPE_RW, 331, 1}
#define SCR_SF_SCAN_SAFMUX_BGR_ANA_SF2_D0_10_8  {SF_DOMAIN, TYPE_RW, 352, 3}
#define SCR_SF_SCAN_SAFMUX_BGR_ANA_SF2_D0_7_0  {SF_DOMAIN, TYPE_RW, 355, 8}
#define SCR_SF_SCR_BGR_ANA_SF2_TRIM_SEL  {SF_DOMAIN, TYPE_RW, 363, 1}
#define SCR_SF_SCAN_SAFMUX_BGR_SF_D0_10_8  {SF_DOMAIN, TYPE_RW, 384, 3}
#define SCR_SF_SCAN_SAFMUX_BGR_SF_D0_7_0  {SF_DOMAIN, TYPE_RW, 387, 8}
#define SCR_SF_BGR33_SF_SCR_BGR33_SF_TRIM_SEL  {SF_DOMAIN, TYPE_RW, 395, 1}
#define SCR_SF_SCR_XSPI1_PA_SS1_SCLKB_SEL  {SF_DOMAIN, TYPE_RW, 416, 1}
#define SCR_SF_SCR_XSPI1_PB_SS1_SCLKB_SEL  {SF_DOMAIN, TYPE_RW, 417, 1}
#define SCR_SF_SCR_CR5_SF_CPUHALT0  {SF_DOMAIN, TYPE_RW, 448, 1}
#define SCR_SF_SCR_CR5_SF_CPUHALT1  {SF_DOMAIN, TYPE_RW, 449, 1}
#define SCR_SF_CR5_SF_SCR_CR5_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 450, 1}
#define SCR_SF_CR5_SF_SCR_CR5_VICADDR_DISABLE  {SF_DOMAIN, TYPE_RW, 451, 1}
#define SCR_SF_SCR_CR5_SF_DCCMINP_0  {SF_DOMAIN, TYPE_RW, 452, 1}
#define SCR_SF_ANA_SF_CFG_APD_A_A0_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 544, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A1_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 548, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A2_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 552, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A3_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 556, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A4_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 560, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A5_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 564, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A6_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 568, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A7_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 572, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A8_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 576, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A9_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 580, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A10_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 584, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A11_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 588, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A12_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 592, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A13_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 596, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A14_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 600, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A15_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 604, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B0_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 608, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B1_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 612, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B2_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 616, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B3_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 620, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B4_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 624, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B5_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 628, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B6_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 632, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B7_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 636, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B8_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 640, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B9_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 644, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B10_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 648, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B11_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 652, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B12_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 656, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B13_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 660, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B14_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 664, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B15_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 668, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C0_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 672, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C1_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 676, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C2_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 680, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C3_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 684, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C4_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 688, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C5_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 692, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C6_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 696, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C7_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 700, 4}
#define SCR_SF_ANA_SF_CFG_AMUX_REF_P_CSEL_3_0  {SF_DOMAIN, TYPE_RW, 736, 4}
#define SCR_SF_ANA_SF_CFG_AMUX_REF_N_CSEL_3_0  {SF_DOMAIN, TYPE_RW, 740, 4}
#define SCR_SF_SCR_SF_DEBUG_MODE  {SF_DOMAIN, TYPE_RW, 768, 1}
#define SCR_SF_ETH1_SBD_FLOWCTRL_I_4_0  {SF_DOMAIN, TYPE_RW, 800, 5}
#define SCR_SF_SCR_ETH1_CAP_COMP_0_OE  {SF_DOMAIN, TYPE_RW, 805, 1}
#define SCR_SF_SCR_ETH1_CAP_COMP_1_OE  {SF_DOMAIN, TYPE_RW, 806, 1}
#define SCR_SF_SCR_ETH1_CAP_COMP_2_OE  {SF_DOMAIN, TYPE_RW, 807, 1}
#define SCR_SF_SCR_ETH1_CAP_COMP_3_OE  {SF_DOMAIN, TYPE_RW, 808, 1}
#define SCR_SF_SCR_ETH1_CLK_RMII_OE  {SF_DOMAIN, TYPE_RW, 809, 1}
#define SCR_SF_ETMR1_CMP_A_ZO_EN  {SF_DOMAIN, TYPE_RW, 832, 1}
#define SCR_SF_ETMR1_CMP_B_ZO_EN  {SF_DOMAIN, TYPE_RW, 833, 1}
#define SCR_SF_ETMR1_CMP_C_ZO_EN  {SF_DOMAIN, TYPE_RW, 834, 1}
#define SCR_SF_ETMR1_CMP_D_ZO_EN  {SF_DOMAIN, TYPE_RW, 835, 1}
#define SCR_SF_ETMR1_CMP_A_CBC_EN  {SF_DOMAIN, TYPE_RW, 836, 1}
#define SCR_SF_ETMR1_CMP_B_CBC_EN  {SF_DOMAIN, TYPE_RW, 837, 1}
#define SCR_SF_ETMR1_CMP_C_CBC_EN  {SF_DOMAIN, TYPE_RW, 838, 1}
#define SCR_SF_ETMR1_CMP_D_CBC_EN  {SF_DOMAIN, TYPE_RW, 839, 1}
#define SCR_SF_ETMR1_CMP_A0_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 840, 1}
#define SCR_SF_ETMR1_CMP_A1_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 841, 1}
#define SCR_SF_ETMR1_CMP_B0_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 842, 1}
#define SCR_SF_ETMR1_CMP_B1_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 843, 1}
#define SCR_SF_ETMR1_CMP_C0_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 844, 1}
#define SCR_SF_ETMR1_CMP_C1_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 845, 1}
#define SCR_SF_ETMR1_CMP_D0_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 846, 1}
#define SCR_SF_ETMR1_CMP_D1_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 847, 1}
#define SCR_SF_ETMR2_CMP_A_ZO_EN  {SF_DOMAIN, TYPE_RW, 848, 1}
#define SCR_SF_ETMR2_CMP_B_ZO_EN  {SF_DOMAIN, TYPE_RW, 849, 1}
#define SCR_SF_ETMR2_CMP_C_ZO_EN  {SF_DOMAIN, TYPE_RW, 850, 1}
#define SCR_SF_ETMR2_CMP_D_ZO_EN  {SF_DOMAIN, TYPE_RW, 851, 1}
#define SCR_SF_ETMR2_CMP_A_CBC_EN  {SF_DOMAIN, TYPE_RW, 852, 1}
#define SCR_SF_ETMR2_CMP_B_CBC_EN  {SF_DOMAIN, TYPE_RW, 853, 1}
#define SCR_SF_ETMR2_CMP_C_CBC_EN  {SF_DOMAIN, TYPE_RW, 854, 1}
#define SCR_SF_ETMR2_CMP_D_CBC_EN  {SF_DOMAIN, TYPE_RW, 855, 1}
#define SCR_SF_ETMR2_CMP_A0_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 856, 1}
#define SCR_SF_ETMR2_CMP_A1_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 857, 1}
#define SCR_SF_ETMR2_CMP_B0_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 858, 1}
#define SCR_SF_ETMR2_CMP_B1_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 859, 1}
#define SCR_SF_ETMR2_CMP_C0_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 860, 1}
#define SCR_SF_ETMR2_CMP_C1_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 861, 1}
#define SCR_SF_ETMR2_CMP_D0_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 862, 1}
#define SCR_SF_ETMR2_CMP_D1_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 863, 1}
#define SCR_SF_EPWM1_CMP_A_ZO_EN  {SF_DOMAIN, TYPE_RW, 864, 1}
#define SCR_SF_EPWM1_CMP_B_ZO_EN  {SF_DOMAIN, TYPE_RW, 865, 1}
#define SCR_SF_EPWM1_CMP_C_ZO_EN  {SF_DOMAIN, TYPE_RW, 866, 1}
#define SCR_SF_EPWM1_CMP_D_ZO_EN  {SF_DOMAIN, TYPE_RW, 867, 1}
#define SCR_SF_EPWM1_CMP_A_CBC_EN  {SF_DOMAIN, TYPE_RW, 868, 1}
#define SCR_SF_EPWM1_CMP_B_CBC_EN  {SF_DOMAIN, TYPE_RW, 869, 1}
#define SCR_SF_EPWM1_CMP_C_CBC_EN  {SF_DOMAIN, TYPE_RW, 870, 1}
#define SCR_SF_EPWM1_CMP_D_CBC_EN  {SF_DOMAIN, TYPE_RW, 871, 1}
#define SCR_SF_EPWM1_CMP_A0_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 872, 1}
#define SCR_SF_EPWM1_CMP_A1_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 873, 1}
#define SCR_SF_EPWM1_CMP_B0_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 874, 1}
#define SCR_SF_EPWM1_CMP_B1_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 875, 1}
#define SCR_SF_EPWM1_CMP_C0_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 876, 1}
#define SCR_SF_EPWM1_CMP_C1_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 877, 1}
#define SCR_SF_EPWM1_CMP_D0_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 878, 1}
#define SCR_SF_EPWM1_CMP_D1_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 879, 1}
#define SCR_SF_EPWM2_CMP_A_ZO_EN  {SF_DOMAIN, TYPE_RW, 880, 1}
#define SCR_SF_EPWM2_CMP_B_ZO_EN  {SF_DOMAIN, TYPE_RW, 881, 1}
#define SCR_SF_EPWM2_CMP_C_ZO_EN  {SF_DOMAIN, TYPE_RW, 882, 1}
#define SCR_SF_EPWM2_CMP_D_ZO_EN  {SF_DOMAIN, TYPE_RW, 883, 1}
#define SCR_SF_EPWM2_CMP_A_CBC_EN  {SF_DOMAIN, TYPE_RW, 884, 1}
#define SCR_SF_EPWM2_CMP_B_CBC_EN  {SF_DOMAIN, TYPE_RW, 885, 1}
#define SCR_SF_EPWM2_CMP_C_CBC_EN  {SF_DOMAIN, TYPE_RW, 886, 1}
#define SCR_SF_EPWM2_CMP_D_CBC_EN  {SF_DOMAIN, TYPE_RW, 887, 1}
#define SCR_SF_EPWM2_CMP_A0_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 888, 1}
#define SCR_SF_EPWM2_CMP_A1_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 889, 1}
#define SCR_SF_EPWM2_CMP_B0_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 890, 1}
#define SCR_SF_EPWM2_CMP_B1_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 891, 1}
#define SCR_SF_EPWM2_CMP_C0_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 892, 1}
#define SCR_SF_EPWM2_CMP_C1_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 893, 1}
#define SCR_SF_EPWM2_CMP_D0_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 894, 1}
#define SCR_SF_EPWM2_CMP_D1_SW_FRC_DIS  {SF_DOMAIN, TYPE_RW, 895, 1}
#define SCR_SF_ETMR1_MUX_CPT_EN  {SF_DOMAIN, TYPE_RW, 896, 1}
#define SCR_SF_ETMR2_MUX_CPT_EN  {SF_DOMAIN, TYPE_RW, 897, 1}
#define SCR_SF_SCR_SF_EMA_UPD  {SF_DOMAIN, TYPE_RW, 1088, 1}
#define SCR_SF_SCR_AP_EMA_UPD  {SF_DOMAIN, TYPE_RW, 1120, 1}
#define SCR_SF_AAPB_PLL1_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 1152, 1}
#define SCR_SF_AAPB_PLL1_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 1153, 1}
#define SCR_SF_AAPB_PLL1_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 1154, 1}
#define SCR_SF_AAPB_PLL1_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 1155, 1}
#define SCR_SF_AAPB_PLL2_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 1156, 1}
#define SCR_SF_AAPB_PLL2_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 1157, 1}
#define SCR_SF_AAPB_PLL2_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 1158, 1}
#define SCR_SF_AAPB_PLL2_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 1159, 1}
#define SCR_SF_AAPB_PLL3_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 1160, 1}
#define SCR_SF_AAPB_PLL3_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 1161, 1}
#define SCR_SF_AAPB_PLL3_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 1162, 1}
#define SCR_SF_AAPB_PLL3_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 1163, 1}
#define SCR_SF_USB_I_USB2_WAKE_USER  {SF_DOMAIN, TYPE_RW, 1184, 1}
#define SCR_SF_IROMC_LP_MEM_STICKY_STICKY_SET  {SF_DOMAIN, TYPE_RW, 1216, 1}
#define SCR_SF_MEMCTRL_OVRD_EN  {SF_DOMAIN, TYPE_RW, 1280, 1}
#define SCR_SF_URFSPHD_EMA_2_0  {SF_DOMAIN, TYPE_RW, 1312, 3}
#define SCR_SF_URFSPHD_EMAW_1_0  {SF_DOMAIN, TYPE_RW, 1315, 2}
#define SCR_SF_URFSPHD_EMAS  {SF_DOMAIN, TYPE_RW, 1317, 1}
#define SCR_SF_URFSPHD_WABL  {SF_DOMAIN, TYPE_RW, 1318, 1}
#define SCR_SF_URFSPHD_WABLM_1_0  {SF_DOMAIN, TYPE_RW, 1319, 2}
#define SCR_SF_URFSPHD_RAWL  {SF_DOMAIN, TYPE_RW, 1321, 1}
#define SCR_SF_URFSPHD_RAWLM_1_0  {SF_DOMAIN, TYPE_RW, 1322, 2}
#define SCR_SF_GSRSPUHD_EMA_2_0  {SF_DOMAIN, TYPE_RW, 1324, 3}
#define SCR_SF_GSRSPUHD_EMAW_1_0  {SF_DOMAIN, TYPE_RW, 1327, 2}
#define SCR_SF_GSRSPUHD_EMAS  {SF_DOMAIN, TYPE_RW, 1329, 1}
#define SCR_SF_GSRSPUHD_WABL  {SF_DOMAIN, TYPE_RW, 1330, 1}
#define SCR_SF_GSRSPUHD_WABLM_1_0  {SF_DOMAIN, TYPE_RW, 1331, 2}
#define SCR_SF_GSRSPUHD_RAWL  {SF_DOMAIN, TYPE_RW, 1333, 1}
#define SCR_SF_GSRSPUHD_RAWLM_1_0  {SF_DOMAIN, TYPE_RW, 1334, 2}
#define SCR_SF_GSRSPHD_EMA_2_0  {SF_DOMAIN, TYPE_RW, 1336, 3}
#define SCR_SF_GSRSPHD_EMAW_1_0  {SF_DOMAIN, TYPE_RW, 1339, 2}
#define SCR_SF_GSRSPHD_EMAS  {SF_DOMAIN, TYPE_RW, 1341, 1}
#define SCR_SF_GSRSPHD_WABL  {SF_DOMAIN, TYPE_RW, 1342, 1}
#define SCR_SF_GSRSPHD_WABLM_0  {SF_DOMAIN, TYPE_RW, 1343, 1}
#define SCR_SF_GSRSPHD_WABLM_1  {SF_DOMAIN, TYPE_RW, 1344, 1}
#define SCR_SF_GSRSPHD_RAWL  {SF_DOMAIN, TYPE_RW, 1345, 1}
#define SCR_SF_GSRSPHD_RAWLM_1_0  {SF_DOMAIN, TYPE_RW, 1346, 2}
#define SCR_SF_USRSPHD_EMA_2_0  {SF_DOMAIN, TYPE_RW, 1348, 3}
#define SCR_SF_USRSPHD_EMAW_1_0  {SF_DOMAIN, TYPE_RW, 1351, 2}
#define SCR_SF_USRSPHD_EMAS  {SF_DOMAIN, TYPE_RW, 1353, 1}
#define SCR_SF_USRSPHD_WABL  {SF_DOMAIN, TYPE_RW, 1354, 1}
#define SCR_SF_USRSPHD_WABLM_2_0  {SF_DOMAIN, TYPE_RW, 1355, 3}
#define SCR_SF_USRSPHD_RAWL  {SF_DOMAIN, TYPE_RW, 1358, 1}
#define SCR_SF_USRSPHD_RAWLM_1_0  {SF_DOMAIN, TYPE_RW, 1359, 2}
#define SCR_SF_GRFSPHD_EMA_2_0  {SF_DOMAIN, TYPE_RW, 1361, 3}
#define SCR_SF_GRFSPHD_EMAW_1_0  {SF_DOMAIN, TYPE_RW, 1364, 2}
#define SCR_SF_GRFSPHD_EMAS  {SF_DOMAIN, TYPE_RW, 1366, 1}
#define SCR_SF_GRFSPHD_WABL  {SF_DOMAIN, TYPE_RW, 1367, 1}
#define SCR_SF_GRFSPHD_WABLM_1_0  {SF_DOMAIN, TYPE_RW, 1368, 2}
#define SCR_SF_GRFSPHD_RAWL  {SF_DOMAIN, TYPE_RW, 1370, 1}
#define SCR_SF_GRFSPHD_RAWLM_1_0  {SF_DOMAIN, TYPE_RW, 1371, 2}
#define SCR_SF_GRF2PHD_EMAA_2_0  {SF_DOMAIN, TYPE_RW, 1373, 3}
#define SCR_SF_GRF2PHD_EMAB_2_0  {SF_DOMAIN, TYPE_RW, 1376, 3}
#define SCR_SF_GRF2PHD_EMASA  {SF_DOMAIN, TYPE_RW, 1379, 1}
#define SCR_SF_ROM_EMA_2_0  {SF_DOMAIN, TYPE_RW, 1380, 3}
#define SCR_SF_ROM_KEN  {SF_DOMAIN, TYPE_RW, 1383, 1}
#define SCR_SF_BTI_SF_M0_TIMEOUT_DIV_7_0  {SF_DOMAIN, TYPE_R16W16, 0, 8}
#define SCR_SF_BTI_SF_M0_BTI_EN  {SF_DOMAIN, TYPE_R16W16, 8, 1}
#define SCR_SF_BTI_SF_M0_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_R16W16, 9, 1}
#define SCR_SF_BTI_SF_M0_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_R16W16, 10, 1}
#define SCR_SF_BTI_SF_P0_TIMEOUT_DIV_7_0  {SF_DOMAIN, TYPE_R16W16, 32, 8}
#define SCR_SF_BTI_SF_P0_BTI_EN  {SF_DOMAIN, TYPE_R16W16, 40, 1}
#define SCR_SF_BTI_SF_P0_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_R16W16, 41, 1}
#define SCR_SF_BTI_SF_P0_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_R16W16, 42, 1}
#define SCR_SF_BTI_SF_AHB_TIMEOUT_DIV_7_0  {SF_DOMAIN, TYPE_R16W16, 64, 8}
#define SCR_SF_BTI_SF_AHB_BTI_EN  {SF_DOMAIN, TYPE_R16W16, 72, 1}
#define SCR_SF_BTI_SF_AHB_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_R16W16, 73, 1}
#define SCR_SF_BTI_SF_AHB_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_R16W16, 74, 1}
#define SCR_SF_CANFD16_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 480, 4}
#define SCR_SF_CANFD16_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 484, 1}
#define SCR_SF_CANFD21_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 512, 4}
#define SCR_SF_CANFD21_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 516, 1}
#define SCR_SF_CANFD3_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 544, 4}
#define SCR_SF_CANFD3_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 548, 1}
#define SCR_SF_CANFD4_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 549, 4}
#define SCR_SF_CANFD4_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 553, 1}
#define SCR_SF_CANFD5_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 576, 4}
#define SCR_SF_CANFD5_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 580, 1}
#define SCR_SF_CANFD6_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 581, 4}
#define SCR_SF_CANFD6_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 585, 1}
#define SCR_SF_CANFD7_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 608, 4}
#define SCR_SF_CANFD7_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 612, 1}
#define SCR_SF_CANFD23_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 613, 4}
#define SCR_SF_CANFD23_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 617, 1}
#define SCR_SF_BTI_SF_M0_CHN_IDLE  {SF_DOMAIN, TYPE_R16W16, 16, 1}
#define SCR_SF_BTI_SF_P0_CHN_IDLE  {SF_DOMAIN, TYPE_R16W16, 48, 1}
#define SCR_SF_BTI_SF_AHB_CHN_IDLE  {SF_DOMAIN, TYPE_R16W16, 80, 1}

#else

#define SCR_SF_EFUSEC_MANU_CFG_87_64  {SF_DOMAIN, TYPE_RO, 32, 24}
#define SCR_SF_EFUSEC_MISC_CFG_7  {SF_DOMAIN, TYPE_RO, 56, 1}
#define SCR_SF_EFUSEC_MANU_CFG_95  {SF_DOMAIN, TYPE_RO, 57, 1}
#define SCR_SF_EFUSEC_FA_CFG_0  {SF_DOMAIN, TYPE_RO, 58, 1}
#define SCR_SF_FAB_SF_M_F_0_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 64, 1}
#define SCR_SF_FAB_SF_M_F_1_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 65, 1}
#define SCR_SF_FAB_SF_S_F_8_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 66, 1}
#define SCR_SF_FAB_SF_M_F_10_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 67, 1}
#define SCR_SF_FAB_SF_M_F_11_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 68, 1}
#define SCR_SF_FAB_SF_M_F_12_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 69, 1}
#define SCR_SF_FAB_SF_M_F_13_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 70, 1}
#define SCR_SF_FAB_SF_S_F_12_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 71, 1}
#define SCR_SF_FAB_SF_S_F_13_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 72, 1}
#define SCR_SF_FAB_SF_M_F_2_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 73, 1}
#define SCR_SF_FAB_SF_M_F_3_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 74, 1}
#define SCR_SF_FAB_SF_M_F_4_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 75, 1}
#define SCR_SF_FAB_SF_M_F_5_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 76, 1}
#define SCR_SF_FAB_SF_M_F_6_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 77, 1}
#define SCR_SF_FAB_SF_M_F_7_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 78, 1}
#define SCR_SF_FAB_SF_M_F_8_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 79, 1}
#define SCR_SF_FAB_SF_S_F_0_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 80, 1}
#define SCR_SF_FAB_SF_S_F_10_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 81, 1}
#define SCR_SF_FAB_SF_S_F_11_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 82, 1}
#define SCR_SF_FAB_SF_S_F_1_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 83, 1}
#define SCR_SF_FAB_SF_S_F_2_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 84, 1}
#define SCR_SF_FAB_SF_S_F_3_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 85, 1}
#define SCR_SF_FAB_SF_S_F_5_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 86, 1}
#define SCR_SF_FAB_SF_M_F_GPV_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 87, 1}
#define SCR_SF_FAB_SF_S_F_9_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 88, 1}
#define SCR_SF_FAB_SF_SVREG_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 89, 1}
#define SCR_SF_FAB_SF_SVREG_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 90, 1}
#define SCR_SF_FAB_SF_S_F_6A_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 91, 1}
#define SCR_SF_FAB_SF_S_F_6B_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 92, 1}
#define SCR_SF_FAB_SF_S_F_7A_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 93, 1}
#define SCR_SF_FAB_SF_S_F_7B_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 94, 1}
#define SCR_SF_FAB_SX_M_H_0_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 96, 1}
#define SCR_SF_FAB_SX_M_H_1_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 97, 1}
#define SCR_SF_FAB_SX_M_H_GPV_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 98, 1}
#define SCR_SF_FAB_SX_NOC_REG_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 99, 1}
#define SCR_SF_FAB_SX_NOC_REG_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 100, 1}
#define SCR_SF_FAB_SX_S_H_0_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 101, 1}
#define SCR_SF_FAB_SP_M_P_0_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 128, 1}
#define SCR_SF_FAB_SP_M_P_1_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 129, 1}
#define SCR_SF_FAB_SP_M_P_2_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 130, 1}
#define SCR_SF_FAB_SP_M_P_3_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 131, 1}
#define SCR_SF_FAB_SP_S_P_0_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 132, 1}
#define SCR_SF_FAB_SP_S_P_1_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 133, 1}
#define SCR_SF_FAB_SP_M_P_10_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 134, 1}
#define SCR_SF_FAB_SP_M_P_5_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 135, 1}
#define SCR_SF_FAB_SP_M_P_6_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 136, 1}
#define SCR_SF_FAB_SP_M_P_7_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 137, 1}
#define SCR_SF_FAB_SP_S_P_10_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 138, 1}
#define SCR_SF_FAB_SP_S_P_2_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 139, 1}
#define SCR_SF_FAB_SP_S_P_3_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 140, 1}
#define SCR_SF_FAB_SP_S_P_5_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 141, 1}
#define SCR_SF_FAB_SP_S_P_7_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 142, 1}
#define SCR_SF_FAB_SP_S_P_8_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 143, 1}
#define SCR_SF_FAB_SP_M_P_GPV_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 144, 1}
#define SCR_SF_FAB_SP_S_P_4_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 145, 1}
#define SCR_SF_FAB_SP_SVREG_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 146, 1}
#define SCR_SF_FAB_SP_SVREG_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 147, 1}
#define SCR_SF_FAB_SP_M_P_4_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 148, 1}
#define SCR_SF_FAB_SP_M_P_9_I_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 149, 1}
#define SCR_SF_FAB_SP_S_P_6_T_MAINNOPENDINGTRANS  {SF_DOMAIN, TYPE_RO, 150, 1}
#define SCR_SF_EFUSEC_FUSE_READY  {SF_DOMAIN, TYPE_RO, 160, 1}
#define SCR_SF_EFUSEC_FUSE_LATCHED_PARTIAL  {SF_DOMAIN, TYPE_RO, 161, 1}
#define SCR_SF_ANA_SF_AMUX_REF_P_CSEL_OUT_3_0  {SF_DOMAIN, TYPE_RO, 192, 4}
#define SCR_SF_ANA_SF_AMUX_REF_N_CSEL_OUT_3_0  {SF_DOMAIN, TYPE_RO, 196, 4}
#define SCR_SF_CR5_SF_FPIXC0  {SF_DOMAIN, TYPE_RO, 224, 1}
#define SCR_SF_CR5_SF_FPOFC0  {SF_DOMAIN, TYPE_RO, 225, 1}
#define SCR_SF_CR5_SF_FPUFC0  {SF_DOMAIN, TYPE_RO, 226, 1}
#define SCR_SF_CR5_SF_FPIOC0  {SF_DOMAIN, TYPE_RO, 227, 1}
#define SCR_SF_CR5_SF_FPDZC0  {SF_DOMAIN, TYPE_RO, 228, 1}
#define SCR_SF_CR5_SF_FPIDC0  {SF_DOMAIN, TYPE_RO, 229, 1}
#define SCR_SF_CR5_SP_FPIXC0  {SF_DOMAIN, TYPE_RO, 256, 1}
#define SCR_SF_CR5_SP_FPOFC0  {SF_DOMAIN, TYPE_RO, 257, 1}
#define SCR_SF_CR5_SP_FPUFC0  {SF_DOMAIN, TYPE_RO, 258, 1}
#define SCR_SF_CR5_SP_FPIOC0  {SF_DOMAIN, TYPE_RO, 259, 1}
#define SCR_SF_CR5_SP_FPDZC0  {SF_DOMAIN, TYPE_RO, 260, 1}
#define SCR_SF_CR5_SP_FPIDC0  {SF_DOMAIN, TYPE_RO, 261, 1}
#define SCR_SF_CR5_SP_FPIXC1  {SF_DOMAIN, TYPE_RO, 262, 1}
#define SCR_SF_CR5_SP_FPOFC1  {SF_DOMAIN, TYPE_RO, 263, 1}
#define SCR_SF_CR5_SP_FPUFC1  {SF_DOMAIN, TYPE_RO, 264, 1}
#define SCR_SF_CR5_SP_FPIOC1  {SF_DOMAIN, TYPE_RO, 265, 1}
#define SCR_SF_CR5_SP_FPDZC1  {SF_DOMAIN, TYPE_RO, 266, 1}
#define SCR_SF_CR5_SP_FPIDC1  {SF_DOMAIN, TYPE_RO, 267, 1}
#define SCR_SF_CR5_SX_FPIXC0  {SF_DOMAIN, TYPE_RO, 288, 1}
#define SCR_SF_CR5_SX_FPOFC0  {SF_DOMAIN, TYPE_RO, 289, 1}
#define SCR_SF_CR5_SX_FPUFC0  {SF_DOMAIN, TYPE_RO, 290, 1}
#define SCR_SF_CR5_SX_FPIOC0  {SF_DOMAIN, TYPE_RO, 291, 1}
#define SCR_SF_CR5_SX_FPDZC0  {SF_DOMAIN, TYPE_RO, 292, 1}
#define SCR_SF_CR5_SX_FPIDC0  {SF_DOMAIN, TYPE_RO, 293, 1}
#define SCR_SF_CR5_SX_FPIXC1  {SF_DOMAIN, TYPE_RO, 294, 1}
#define SCR_SF_CR5_SX_FPOFC1  {SF_DOMAIN, TYPE_RO, 295, 1}
#define SCR_SF_CR5_SX_FPUFC1  {SF_DOMAIN, TYPE_RO, 296, 1}
#define SCR_SF_CR5_SX_FPIOC1  {SF_DOMAIN, TYPE_RO, 297, 1}
#define SCR_SF_CR5_SX_FPDZC1  {SF_DOMAIN, TYPE_RO, 298, 1}
#define SCR_SF_CR5_SX_FPIDC1  {SF_DOMAIN, TYPE_RO, 299, 1}
#define SCR_SF_HV_DCDC_TGO2SAF_O_BUF_0  {SF_DOMAIN, TYPE_RO, 300, 1}
#define SCR_SF_HV_DCDC_TGO2SAF_O_BUF_1  {SF_DOMAIN, TYPE_RO, 301, 1}
#define SCR_SF_DMA_SF_MEM_AR_CMD_FIFO0_MEM_EMA_6_0  {SF_DOMAIN, TYPE_RO, 320, 7}
#define SCR_SF_DMA_SF_MEM_AW_CMD_FIFO0_MEM_EMA_6_0  {SF_DOMAIN, TYPE_RO, 327, 7}
#define SCR_SF_DMA_SF_MEM_AR_CMD_FIFO1_MEM_EMA_6_0  {SF_DOMAIN, TYPE_RO, 334, 7}
#define SCR_SF_DMA_SF_MEM_AW_CMD_FIFO1_MEM_EMA_6_0  {SF_DOMAIN, TYPE_RO, 341, 7}
#define SCR_SF_SCR_IRAM1_ECC_DISABLE  {SF_DOMAIN, TYPE_L16, 0, 1}
#define SCR_SF_SCR_IRAM2_ECC_DISABLE  {SF_DOMAIN, TYPE_L16, 1, 1}
#define SCR_SF_SCR_IRAM3_ECC_DISABLE  {SF_DOMAIN, TYPE_L16, 2, 1}
#define SCR_SF_SCR_IRAM4_ECC_DISABLE  {SF_DOMAIN, TYPE_L16, 3, 1}
#define SCR_SF_REMAP_CR5_SF_AW_ADDR_OFFSET_19_0  {SF_DOMAIN, TYPE_L31, 0, 20}
#define SCR_SF_SCR_REMAP_CR5_SF_REMAP_EN  {SF_DOMAIN, TYPE_L31, 20, 1}
#define SCR_SF_REMAP_CR5_SF_AR_ADDR_OFFSET_19_0  {SF_DOMAIN, TYPE_L31, 0, 20}
#define SCR_SF_REMAP_CR5_SF_AR_REMAP_EN  {SF_DOMAIN, TYPE_L31, 20, 1}
#define SCR_SF_REMAP_CR5_SX_AW0_ADDR_OFFSET_19_0  {SF_DOMAIN, TYPE_L31, 32, 20}
#define SCR_SF_REMAP_CR5_SX_AW0_REMAP_EN  {SF_DOMAIN, TYPE_L31, 52, 1}
#define SCR_SF_REMAP_CR5_SX_AR0_ADDR_OFFSET_19_0  {SF_DOMAIN, TYPE_L31, 32, 20}
#define SCR_SF_REMAP_CR5_SX_AR0_REMAP_EN  {SF_DOMAIN, TYPE_L31, 52, 1}
#define SCR_SF_REMAP_CR5_SX_AW1_ADDR_OFFSET_19_0  {SF_DOMAIN, TYPE_L31, 64, 20}
#define SCR_SF_REMAP_CR5_SX_AW1_REMAP_EN  {SF_DOMAIN, TYPE_L31, 84, 1}
#define SCR_SF_REMAP_CR5_SX_AR1_ADDR_OFFSET_19_0  {SF_DOMAIN, TYPE_L31, 64, 20}
#define SCR_SF_REMAP_CR5_SX_AR1_REMAP_EN  {SF_DOMAIN, TYPE_L31, 84, 1}
#define SCR_SF_REMAP_CR5_SP_AW0_ADDR_OFFSET_19_0  {SF_DOMAIN, TYPE_L31, 96, 20}
#define SCR_SF_REMAP_CR5_SP_AW0_REMAP_EN  {SF_DOMAIN, TYPE_L31, 116, 1}
#define SCR_SF_REMAP_CR5_SP_AR0_ADDR_OFFSET_19_0  {SF_DOMAIN, TYPE_L31, 96, 20}
#define SCR_SF_REMAP_CR5_SP_AR0_REMAP_EN  {SF_DOMAIN, TYPE_L31, 116, 1}
#define SCR_SF_REMAP_CR5_SP_AW1_ADDR_OFFSET_19_0  {SF_DOMAIN, TYPE_L31, 128, 20}
#define SCR_SF_REMAP_CR5_SP_AW1_REMAP_EN  {SF_DOMAIN, TYPE_L31, 148, 1}
#define SCR_SF_REMAP_CR5_SP_AR1_ADDR_OFFSET_19_0  {SF_DOMAIN, TYPE_L31, 128, 20}
#define SCR_SF_REMAP_CR5_SP_AR1_REMAP_EN  {SF_DOMAIN, TYPE_L31, 148, 1}
#define SCR_SF_SCR_CR5_SF_DBGEN0  {SF_DOMAIN, TYPE_L31, 160, 1}
#define SCR_SF_SCR_CR5_SF_NIDEN0  {SF_DOMAIN, TYPE_L31, 161, 1}
#define SCR_SF_SCR_CR5_SP_DBGEN0  {SF_DOMAIN, TYPE_L31, 192, 1}
#define SCR_SF_SCR_CR5_SP_NIDEN0  {SF_DOMAIN, TYPE_L31, 193, 1}
#define SCR_SF_SCR_CR5_SP_DBGEN1  {SF_DOMAIN, TYPE_L31, 194, 1}
#define SCR_SF_SCR_CR5_SP_NIDEN1  {SF_DOMAIN, TYPE_L31, 195, 1}
#define SCR_SF_SCR_CR5_SX_DBGEN0  {SF_DOMAIN, TYPE_L31, 224, 1}
#define SCR_SF_SCR_CR5_SX_NIDEN0  {SF_DOMAIN, TYPE_L31, 225, 1}
#define SCR_SF_SCR_CR5_SX_DBGEN1  {SF_DOMAIN, TYPE_L31, 226, 1}
#define SCR_SF_SCR_CR5_SX_NIDEN1  {SF_DOMAIN, TYPE_L31, 227, 1}
#define SCR_SF_XSPI1_SRC_CFG_SWAP  {SF_DOMAIN, TYPE_L31, 256, 1}
#define SCR_SF_XSPI1_SRC_CFG_PARALLEL_MODE  {SF_DOMAIN, TYPE_L31, 257, 1}
#define SCR_SF_XSPI1_SRC_CFG_LOCKSTEP_MODE_P  {SF_DOMAIN, TYPE_L31, 258, 1}
#define SCR_SF_XSPI1_SRC_CFG_LOCKSTEP_MODE_N  {SF_DOMAIN, TYPE_L31, 258, 1}
#define SCR_SF_XSPI2_SRC_CFG_SWAP  {SF_DOMAIN, TYPE_L31, 288, 1}
#define SCR_SF_XSPI2_SRC_CFG_PARALLEL_MODE  {SF_DOMAIN, TYPE_L31, 289, 1}
#define SCR_SF_XSPI2_SRC_CFG_LOCKSTEP_MODE_P  {SF_DOMAIN, TYPE_L31, 290, 1}
#define SCR_SF_XSPI2_SRC_CFG_LOCKSTEP_MODE_N  {SF_DOMAIN, TYPE_L31, 290, 1}
#define SCR_SF_DMA_SF_LOCK_STEP_EN_P  {SF_DOMAIN, TYPE_L31, 320, 1}
#define SCR_SF_DMA_SF_LOCK_STEP_EN_N  {SF_DOMAIN, TYPE_L31, 320, 1}
#define SCR_SF_VIC2_IS_LOCKSTEP_MODE_P  {SF_DOMAIN, TYPE_L31, 352, 1}
#define SCR_SF_VIC2_IS_LOCKSTEP_MODE_N  {SF_DOMAIN, TYPE_L31, 352, 1}
#define SCR_SF_VIC3_IS_LOCKSTEP_MODE_P  {SF_DOMAIN, TYPE_L31, 384, 1}
#define SCR_SF_VIC3_IS_LOCKSTEP_MODE_N  {SF_DOMAIN, TYPE_L31, 384, 1}
#define SCR_SF_SCR_CR5_SP_LS_DISABLE  {SF_DOMAIN, TYPE_L31, 416, 1}
#define SCR_SF_SCR_CR5_SP_SLCLAMP_DISABLE  {SF_DOMAIN, TYPE_L31, 417, 1}
#define SCR_SF_SCR_CR5_SX_LS_DISABLE  {SF_DOMAIN, TYPE_L31, 448, 1}
#define SCR_SF_SCR_CR5_SX_SLCLAMP_DISABLE  {SF_DOMAIN, TYPE_L31, 449, 1}
#define SCR_SF_SCR_FAB_SF_FIREWALL_APISO  {SF_DOMAIN, TYPE_L31, 480, 1}
#define SCR_SF_REMAP_CR5_SF_AW_IRQ_EN  {SF_DOMAIN, TYPE_RW, 0, 1}
#define SCR_SF_REMAP_CR5_SF_AR_IRQ_EN  {SF_DOMAIN, TYPE_RW, 1, 1}
#define SCR_SF_REMAP_CR5_SF_AW_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 2, 1}
#define SCR_SF_REMAP_CR5_SF_AR_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 3, 1}
#define SCR_SF_REMAP_CR5_SX_AW0_IRQ_EN  {SF_DOMAIN, TYPE_RW, 32, 1}
#define SCR_SF_REMAP_CR5_SX_AR0_IRQ_EN  {SF_DOMAIN, TYPE_RW, 33, 1}
#define SCR_SF_REMAP_CR5_SX_AW1_IRQ_EN  {SF_DOMAIN, TYPE_RW, 34, 1}
#define SCR_SF_REMAP_CR5_SX_AR1_IRQ_EN  {SF_DOMAIN, TYPE_RW, 35, 1}
#define SCR_SF_REMAP_CR5_SX_AW0_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 36, 1}
#define SCR_SF_REMAP_CR5_SX_AR0_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 37, 1}
#define SCR_SF_REMAP_CR5_SX_AW1_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 38, 1}
#define SCR_SF_REMAP_CR5_SX_AR1_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 39, 1}
#define SCR_SF_REMAP_CR5_SP_AW0_IRQ_EN  {SF_DOMAIN, TYPE_RW, 64, 1}
#define SCR_SF_REMAP_CR5_SP_AR0_IRQ_EN  {SF_DOMAIN, TYPE_RW, 65, 1}
#define SCR_SF_REMAP_CR5_SP_AW1_IRQ_EN  {SF_DOMAIN, TYPE_RW, 66, 1}
#define SCR_SF_REMAP_CR5_SP_AR1_IRQ_EN  {SF_DOMAIN, TYPE_RW, 67, 1}
#define SCR_SF_REMAP_CR5_SP_AW0_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 68, 1}
#define SCR_SF_REMAP_CR5_SP_AR0_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 69, 1}
#define SCR_SF_REMAP_CR5_SP_AW1_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 70, 1}
#define SCR_SF_REMAP_CR5_SP_AR1_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 71, 1}
#define SCR_SF_ETMR1_LP_MODE  {SF_DOMAIN, TYPE_RW, 96, 1}
#define SCR_SF_ETMR1_MUX_CPT_EN  {SF_DOMAIN, TYPE_RW, 97, 1}
#define SCR_SF_ETMR2_LP_MODE  {SF_DOMAIN, TYPE_RW, 128, 1}
#define SCR_SF_ETMR2_MUX_CPT_EN  {SF_DOMAIN, TYPE_RW, 129, 1}
#define SCR_SF_ETMR3_LP_MODE  {SF_DOMAIN, TYPE_RW, 160, 1}
#define SCR_SF_ETMR4_LP_MODE  {SF_DOMAIN, TYPE_RW, 192, 1}
#define SCR_SF_IRAM_MUX_UNC_IRQ_EN  {SF_DOMAIN, TYPE_RW, 224, 1}
#define SCR_SF_IRAM_MUX_UNC_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 225, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ADC1_CH5N_CSEL_3  {SF_DOMAIN, TYPE_RW, 256, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ADC1_CH5P_CSEL_3  {SF_DOMAIN, TYPE_RW, 257, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ADC2_CH4N_CSEL_3  {SF_DOMAIN, TYPE_RW, 258, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ADC2_CH4P_CSEL_3  {SF_DOMAIN, TYPE_RW, 259, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ADC2_CH5N_CSEL_3  {SF_DOMAIN, TYPE_RW, 260, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ADC2_CH5P_CSEL_3  {SF_DOMAIN, TYPE_RW, 261, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ADC2_CH6N_CSEL_3  {SF_DOMAIN, TYPE_RW, 262, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ADC3_CH5N_CSEL_3  {SF_DOMAIN, TYPE_RW, 263, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ADC3_CH5P_CSEL_3  {SF_DOMAIN, TYPE_RW, 264, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ACMP1_CH5N_CSEL_3  {SF_DOMAIN, TYPE_RW, 265, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ACMP1_CH5P_CSEL_3  {SF_DOMAIN, TYPE_RW, 266, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ACMP2_CH6N_CSEL_3  {SF_DOMAIN, TYPE_RW, 267, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ACMP2_CH6P_CSEL_3  {SF_DOMAIN, TYPE_RW, 268, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ACMP3_CH5N_CSEL_3  {SF_DOMAIN, TYPE_RW, 269, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ACMP3_CH5P_CSEL_3  {SF_DOMAIN, TYPE_RW, 270, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ACMP4_CH6N_CSEL_3  {SF_DOMAIN, TYPE_RW, 271, 1}
#define SCR_SF_ANA_SF_CFG_AMUX_ACMP4_CH6P_CSEL_3  {SF_DOMAIN, TYPE_RW, 272, 1}
#define SCR_SF_AHB2APB1_COR_IRQ_EN  {SF_DOMAIN, TYPE_RW, 288, 1}
#define SCR_SF_AHB2APB1_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_RW, 289, 1}
#define SCR_SF_AHB2APB1_COR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 290, 1}
#define SCR_SF_AHB2APB1_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 291, 1}
#define SCR_SF_AHB2APB2_COR_IRQ_EN  {SF_DOMAIN, TYPE_RW, 292, 1}
#define SCR_SF_AHB2APB2_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_RW, 293, 1}
#define SCR_SF_AHB2APB2_COR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 294, 1}
#define SCR_SF_AHB2APB2_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 295, 1}
#define SCR_SF_AHB2APB3_COR_IRQ_EN  {SF_DOMAIN, TYPE_RW, 296, 1}
#define SCR_SF_AHB2APB3_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_RW, 297, 1}
#define SCR_SF_AHB2APB3_COR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 298, 1}
#define SCR_SF_AHB2APB3_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 299, 1}
#define SCR_SF_AHB2APB4_COR_IRQ_EN  {SF_DOMAIN, TYPE_RW, 300, 1}
#define SCR_SF_AHB2APB4_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_RW, 301, 1}
#define SCR_SF_AHB2APB4_COR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 302, 1}
#define SCR_SF_AHB2APB4_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 303, 1}
#define SCR_SF_APB_APBMUX1_MST_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 320, 1}
#define SCR_SF_APB_APBMUX1_MST_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 321, 1}
#define SCR_SF_APB_APBMUX1_SLV_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 322, 1}
#define SCR_SF_APB_APBMUX1_SLV_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 323, 1}
#define SCR_SF_APB_MAC_SP_MST_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 324, 1}
#define SCR_SF_APB_MAC_SP_MST_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 325, 1}
#define SCR_SF_APB_MAC_SP_SLV_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 326, 1}
#define SCR_SF_APB_MAC_SP_SLV_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 327, 1}
#define SCR_SF_AAPB_MAC_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 328, 1}
#define SCR_SF_AAPB_MAC_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 329, 1}
#define SCR_SF_AAPB_MAC_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 330, 1}
#define SCR_SF_AAPB_MAC_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 331, 1}
#define SCR_SF_APB_LDO_DIG_MST_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 332, 1}
#define SCR_SF_APB_LDO_DIG_MST_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 333, 1}
#define SCR_SF_APB_LDO_DIG_SLV_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 334, 1}
#define SCR_SF_APB_LDO_DIG_SLV_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 335, 1}
#define SCR_SF_APB_DCDC1_MST_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 336, 1}
#define SCR_SF_APB_DCDC1_MST_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 337, 1}
#define SCR_SF_APB_DCDC1_SLV_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 338, 1}
#define SCR_SF_APB_DCDC1_SLV_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 339, 1}
#define SCR_SF_APB_SEC_STORAGE1_MST_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 340, 1}
#define SCR_SF_APB_SEC_STORAGE1_MST_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 341, 1}
#define SCR_SF_APB_SEC_STORAGE1_SLV_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 342, 1}
#define SCR_SF_APB_SEC_STORAGE1_SLV_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 343, 1}
#define SCR_SF_AAPB_XSPI1A_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 352, 1}
#define SCR_SF_AAPB_XSPI1A_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 353, 1}
#define SCR_SF_AAPB_XSPI1A_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 354, 1}
#define SCR_SF_AAPB_XSPI1A_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 355, 1}
#define SCR_SF_AAPB_XSPI1B_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 356, 1}
#define SCR_SF_AAPB_XSPI1B_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 357, 1}
#define SCR_SF_AAPB_XSPI1B_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 358, 1}
#define SCR_SF_AAPB_XSPI1B_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 359, 1}
#define SCR_SF_AAPB_XSPI2A_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 360, 1}
#define SCR_SF_AAPB_XSPI2A_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 361, 1}
#define SCR_SF_AAPB_XSPI2A_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 362, 1}
#define SCR_SF_AAPB_XSPI2A_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 363, 1}
#define SCR_SF_AAPB_XSPI2B_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 364, 1}
#define SCR_SF_AAPB_XSPI2B_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 365, 1}
#define SCR_SF_AAPB_XSPI2B_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 366, 1}
#define SCR_SF_AAPB_XSPI2B_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 367, 1}
#define SCR_SF_AAPB_FLEXRAY1_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 368, 1}
#define SCR_SF_AAPB_FLEXRAY1_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 369, 1}
#define SCR_SF_AAPB_FLEXRAY1_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 370, 1}
#define SCR_SF_AAPB_FLEXRAY1_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 371, 1}
#define SCR_SF_AAPB_FLEXRAY2_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 372, 1}
#define SCR_SF_AAPB_FLEXRAY2_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 373, 1}
#define SCR_SF_AAPB_FLEXRAY2_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 374, 1}
#define SCR_SF_AAPB_FLEXRAY2_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 375, 1}
#define SCR_SF_APB_APBMUX3_SLV_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 376, 1}
#define SCR_SF_APB_APBMUX3_SLV_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 377, 1}
#define SCR_SF_APB_APBMUX3_MST_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 378, 1}
#define SCR_SF_APB_APBMUX3_MST_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 379, 1}
#define SCR_SF_APB_APBMUX4_SLV_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 380, 1}
#define SCR_SF_APB_APBMUX4_SLV_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 381, 1}
#define SCR_SF_APB_APBMUX4_MST_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 382, 1}
#define SCR_SF_APB_APBMUX4_MST_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 383, 1}
#define SCR_SF_MPC_XSPI1A_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 384, 1}
#define SCR_SF_MPC_XSPI1A_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 385, 1}
#define SCR_SF_MPC_XSPI1A_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 386, 1}
#define SCR_SF_MPC_XSPI1A_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 387, 1}
#define SCR_SF_MPC_XSPI1B_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 388, 1}
#define SCR_SF_MPC_XSPI1B_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 389, 1}
#define SCR_SF_MPC_XSPI1B_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 390, 1}
#define SCR_SF_MPC_XSPI1B_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 391, 1}
#define SCR_SF_MPC_XSPI2A_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 392, 1}
#define SCR_SF_MPC_XSPI2A_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 393, 1}
#define SCR_SF_MPC_XSPI2A_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 394, 1}
#define SCR_SF_MPC_XSPI2A_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 395, 1}
#define SCR_SF_MPC_XSPI2B_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 396, 1}
#define SCR_SF_MPC_XSPI2B_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 397, 1}
#define SCR_SF_MPC_XSPI2B_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 398, 1}
#define SCR_SF_MPC_XSPI2B_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 399, 1}
#define SCR_SF_MPC_CR5_SF_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 416, 1}
#define SCR_SF_MPC_CR5_SF_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 417, 1}
#define SCR_SF_MPC_CR5_SF_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 418, 1}
#define SCR_SF_MPC_CR5_SF_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 419, 1}
#define SCR_SF_MPC_CR5_SX0_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 420, 1}
#define SCR_SF_MPC_CR5_SX0_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 421, 1}
#define SCR_SF_MPC_CR5_SX0_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 422, 1}
#define SCR_SF_MPC_CR5_SX0_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 423, 1}
#define SCR_SF_MPC_CR5_SX1_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 424, 1}
#define SCR_SF_MPC_CR5_SX1_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 425, 1}
#define SCR_SF_MPC_CR5_SX1_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 426, 1}
#define SCR_SF_MPC_CR5_SX1_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 427, 1}
#define SCR_SF_MPC_CR5_SP0_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 428, 1}
#define SCR_SF_MPC_CR5_SP0_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 429, 1}
#define SCR_SF_MPC_CR5_SP0_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 430, 1}
#define SCR_SF_MPC_CR5_SP0_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 431, 1}
#define SCR_SF_MPC_CR5_SP1_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 432, 1}
#define SCR_SF_MPC_CR5_SP1_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 433, 1}
#define SCR_SF_MPC_CR5_SP1_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 434, 1}
#define SCR_SF_MPC_CR5_SP1_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 435, 1}
#define SCR_SF_APB_PMUX2_DEC_MST_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 436, 1}
#define SCR_SF_APB_PMUX2_DEC_MST_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 437, 1}
#define SCR_SF_APB_PMUX2_DEC_SLV_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 438, 1}
#define SCR_SF_APB_PMUX2_DEC_SLV_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 439, 1}
#define SCR_SF_ANA_SF_CFG_VREF1_VTRIM_4_0  {SF_DOMAIN, TYPE_RW, 448, 5}
#define SCR_SF_SCR_VREF1_PDREF  {SF_DOMAIN, TYPE_RW, 453, 1}
#define SCR_SF_ANA_SF_CFG_VREF2_VTRIM_4_0  {SF_DOMAIN, TYPE_RW, 454, 5}
#define SCR_SF_SCR_VREF2_PDREF  {SF_DOMAIN, TYPE_RW, 459, 1}
#define SCR_SF_SCAN_SAFMUX_BGR_ANA_SF1_D0_10_8  {SF_DOMAIN, TYPE_RW, 480, 3}
#define SCR_SF_SCAN_SAFMUX_BGR_ANA_SF1_D0_7_0  {SF_DOMAIN, TYPE_RW, 483, 8}
#define SCR_SF_SCR_BGR_ANA_SF1_TRIM_SEL  {SF_DOMAIN, TYPE_RW, 491, 1}
#define SCR_SF_SCAN_SAFMUX_BGR_ANA_SF2_D0_10_8  {SF_DOMAIN, TYPE_RW, 512, 3}
#define SCR_SF_SCAN_SAFMUX_BGR_ANA_SF2_D0_7_0  {SF_DOMAIN, TYPE_RW, 515, 8}
#define SCR_SF_SCR_BGR_ANA_SF2_TRIM_SEL  {SF_DOMAIN, TYPE_RW, 523, 1}
#define SCR_SF_SCAN_SAFMUX_BGR_SF_D0_10_8  {SF_DOMAIN, TYPE_RW, 544, 3}
#define SCR_SF_SCAN_SAFMUX_BGR_SF_D0_7_0  {SF_DOMAIN, TYPE_RW, 547, 8}
#define SCR_SF_BGR33_SF_SCR_BGR33_SF_TRIM_SEL  {SF_DOMAIN, TYPE_RW, 555, 1}
#define SCR_SF_SCAN_SAFMUX_BGR_LDO_TEST_D0_2_0  {SF_DOMAIN, TYPE_RW, 576, 3}
#define SCR_SF_BGR33_LDO_SCR_BGR33_LDO_TRIM_2_0  {SF_DOMAIN, TYPE_RW, 579, 3}
#define SCR_SF_SCAN_SAFMUX_BGR_LDO_REG0_H_D0_4_0  {SF_DOMAIN, TYPE_RW, 582, 5}
#define SCR_SF_BGR33_LDO_SCR_BGR33_LDO_TRIM_SEL  {SF_DOMAIN, TYPE_RW, 587, 1}
#define SCR_SF_SCR_CR5_SF_CPUHALT0  {SF_DOMAIN, TYPE_RW, 608, 1}
#define SCR_SF_SCR_CR5_SF_CPUHALT1  {SF_DOMAIN, TYPE_RW, 609, 1}
#define SCR_SF_CR5_SF_SCR_CR5_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 610, 1}
#define SCR_SF_CR5_SF_SCR_CR5_VICADDR_DISABLE  {SF_DOMAIN, TYPE_RW, 611, 1}
#define SCR_SF_SCR_CR5_SF_DCCMINP_0  {SF_DOMAIN, TYPE_RW, 612, 1}
#define SCR_SF_SCR_CR5_SP_CPUHALT0  {SF_DOMAIN, TYPE_RW, 640, 1}
#define SCR_SF_SCR_CR5_SP_CPUHALT1  {SF_DOMAIN, TYPE_RW, 641, 1}
#define SCR_SF_CR5_SP_SCR_CR5_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 642, 1}
#define SCR_SF_CR5_SP_SCR_CR5_VICADDR_DISABLE  {SF_DOMAIN, TYPE_RW, 643, 1}
#define SCR_SF_CR5_SP_DCCMINP_0  {SF_DOMAIN, TYPE_RW, 644, 1}
#define SCR_SF_CR5_SP_DCCMINP2_0  {SF_DOMAIN, TYPE_RW, 645, 1}
#define SCR_SF_SCR_CR5_SX_CPUHALT0  {SF_DOMAIN, TYPE_RW, 672, 1}
#define SCR_SF_SCR_CR5_SX_CPUHALT1  {SF_DOMAIN, TYPE_RW, 673, 1}
#define SCR_SF_CR5_SX_SCR_CR5_IRQ_CLR  {SF_DOMAIN, TYPE_RW, 674, 1}
#define SCR_SF_CR5_SX_SCR_CR5_VICADDR_DISABLE  {SF_DOMAIN, TYPE_RW, 675, 1}
#define SCR_SF_CR5_SX_DCCMINP_0  {SF_DOMAIN, TYPE_RW, 676, 1}
#define SCR_SF_CR5_SX_DCCMINP2_0  {SF_DOMAIN, TYPE_RW, 677, 1}
#define SCR_SF_ANA_SF_CFG_APD_A_A0_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 704, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A1_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 708, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A2_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 712, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A3_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 716, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A4_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 720, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A5_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 724, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A6_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 728, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A7_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 732, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A8_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 736, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A9_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 740, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A10_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 744, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A11_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 748, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A12_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 752, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A13_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 756, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A14_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 760, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_A15_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 764, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B0_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 768, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B1_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 772, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B2_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 776, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B3_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 780, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B4_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 784, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B5_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 788, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B6_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 792, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B7_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 796, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B8_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 800, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B9_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 804, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B10_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 808, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B11_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 812, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B12_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 816, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B13_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 820, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B14_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 824, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_B15_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 828, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C0_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 832, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C1_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 836, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C2_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 840, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C3_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 844, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C4_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 848, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C5_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 852, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C6_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 856, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C7_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 860, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C8_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 864, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C9_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 868, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C10_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 872, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C11_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 876, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C12_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 880, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C13_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 884, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C14_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 888, 4}
#define SCR_SF_ANA_SF_CFG_APD_A_C15_CTRL_3_0  {SF_DOMAIN, TYPE_RW, 892, 4}
#define SCR_SF_ANA_SF_CFG_AMUX_REF_P_CSEL_3_0  {SF_DOMAIN, TYPE_RW, 896, 4}
#define SCR_SF_ANA_SF_CFG_AMUX_REF_N_CSEL_3_0  {SF_DOMAIN, TYPE_RW, 900, 4}
#define SCR_SF_SCR_SF_DEBUG_MODE  {SF_DOMAIN, TYPE_RW, 928, 1}
#define SCR_SF_ETH1_SBD_FLOWCTRL_I_4_0  {SF_DOMAIN, TYPE_RW, 960, 5}
#define SCR_SF_SCR_ETH1_CAP_COMP_0_OE  {SF_DOMAIN, TYPE_RW, 965, 1}
#define SCR_SF_SCR_ETH1_CAP_COMP_1_OE  {SF_DOMAIN, TYPE_RW, 966, 1}
#define SCR_SF_SCR_ETH1_CAP_COMP_2_OE  {SF_DOMAIN, TYPE_RW, 967, 1}
#define SCR_SF_SCR_ETH1_CAP_COMP_3_OE  {SF_DOMAIN, TYPE_RW, 968, 1}
#define SCR_SF_SCR_ETH1_CLK_RMII_OE  {SF_DOMAIN, TYPE_RW, 969, 1}
#define SCR_SF_ETH2_SBD_FLOWCTRL_I_4_0  {SF_DOMAIN, TYPE_RW, 992, 5}
#define SCR_SF_SCR_ETH2_CAP_COMP_0_OE  {SF_DOMAIN, TYPE_RW, 997, 1}
#define SCR_SF_SCR_ETH2_CAP_COMP_1_OE  {SF_DOMAIN, TYPE_RW, 998, 1}
#define SCR_SF_SCR_ETH2_CAP_COMP_2_OE  {SF_DOMAIN, TYPE_RW, 999, 1}
#define SCR_SF_SCR_ETH2_CAP_COMP_3_OE  {SF_DOMAIN, TYPE_RW, 1000, 1}
#define SCR_SF_SCR_ETH2_CLK_RMII_OE  {SF_DOMAIN, TYPE_RW, 1001, 1}
#define SCR_SF_SCR_SF_EMA_UPD  {SF_DOMAIN, TYPE_RW, 1088, 1}
#define SCR_SF_SCR_AP_EMA_UPD  {SF_DOMAIN, TYPE_RW, 1120, 1}
#define SCR_SF_AAPB_PLL1_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 1152, 1}
#define SCR_SF_AAPB_PLL1_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 1153, 1}
#define SCR_SF_AAPB_PLL1_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 1154, 1}
#define SCR_SF_AAPB_PLL1_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 1155, 1}
#define SCR_SF_AAPB_PLL2_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 1156, 1}
#define SCR_SF_AAPB_PLL2_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 1157, 1}
#define SCR_SF_AAPB_PLL2_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 1158, 1}
#define SCR_SF_AAPB_PLL2_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 1159, 1}
#define SCR_SF_AAPB_PLL3_SRC_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 1160, 1}
#define SCR_SF_AAPB_PLL3_SRC_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 1161, 1}
#define SCR_SF_AAPB_PLL3_DST_IRQ_ENB  {SF_DOMAIN, TYPE_RW, 1162, 1}
#define SCR_SF_AAPB_PLL3_DST_UNCERR_CLR  {SF_DOMAIN, TYPE_RW, 1163, 1}
#define SCR_SF_SCR_XSPI1_PA_SS1_SCLKB_SEL  {SF_DOMAIN, TYPE_RW, 1184, 1}
#define SCR_SF_SCR_XSPI1_PB_SS1_SCLKB_SEL  {SF_DOMAIN, TYPE_RW, 1185, 1}
#define SCR_SF_ETMR1_CMP_A_ZO_EN  {SF_DOMAIN, TYPE_RW, 1216, 1}
#define SCR_SF_ETMR1_CMP_B_ZO_EN  {SF_DOMAIN, TYPE_RW, 1217, 1}
#define SCR_SF_ETMR1_CMP_C_ZO_EN  {SF_DOMAIN, TYPE_RW, 1218, 1}
#define SCR_SF_ETMR1_CMP_D_ZO_EN  {SF_DOMAIN, TYPE_RW, 1219, 1}
#define SCR_SF_ETMR1_CMP_A_CBC_EN  {SF_DOMAIN, TYPE_RW, 1220, 1}
#define SCR_SF_ETMR1_CMP_B_CBC_EN  {SF_DOMAIN, TYPE_RW, 1221, 1}
#define SCR_SF_ETMR1_CMP_C_CBC_EN  {SF_DOMAIN, TYPE_RW, 1222, 1}
#define SCR_SF_ETMR1_CMP_D_CBC_EN  {SF_DOMAIN, TYPE_RW, 1223, 1}
#define SCR_SF_ETMR2_CMP_A_ZO_EN  {SF_DOMAIN, TYPE_RW, 1224, 1}
#define SCR_SF_ETMR2_CMP_B_ZO_EN  {SF_DOMAIN, TYPE_RW, 1225, 1}
#define SCR_SF_ETMR2_CMP_C_ZO_EN  {SF_DOMAIN, TYPE_RW, 1226, 1}
#define SCR_SF_ETMR2_CMP_D_ZO_EN  {SF_DOMAIN, TYPE_RW, 1227, 1}
#define SCR_SF_ETMR2_CMP_A_CBC_EN  {SF_DOMAIN, TYPE_RW, 1228, 1}
#define SCR_SF_ETMR2_CMP_B_CBC_EN  {SF_DOMAIN, TYPE_RW, 1229, 1}
#define SCR_SF_ETMR2_CMP_C_CBC_EN  {SF_DOMAIN, TYPE_RW, 1230, 1}
#define SCR_SF_ETMR2_CMP_D_CBC_EN  {SF_DOMAIN, TYPE_RW, 1231, 1}
#define SCR_SF_ETMR3_CMP_A_ZO_EN  {SF_DOMAIN, TYPE_RW, 1232, 1}
#define SCR_SF_ETMR3_CMP_B_ZO_EN  {SF_DOMAIN, TYPE_RW, 1233, 1}
#define SCR_SF_ETMR3_CMP_C_ZO_EN  {SF_DOMAIN, TYPE_RW, 1234, 1}
#define SCR_SF_ETMR3_CMP_D_ZO_EN  {SF_DOMAIN, TYPE_RW, 1235, 1}
#define SCR_SF_ETMR3_CMP_A_CBC_EN  {SF_DOMAIN, TYPE_RW, 1236, 1}
#define SCR_SF_ETMR3_CMP_B_CBC_EN  {SF_DOMAIN, TYPE_RW, 1237, 1}
#define SCR_SF_ETMR3_CMP_C_CBC_EN  {SF_DOMAIN, TYPE_RW, 1238, 1}
#define SCR_SF_ETMR3_CMP_D_CBC_EN  {SF_DOMAIN, TYPE_RW, 1239, 1}
#define SCR_SF_ETMR4_CMP_A_ZO_EN  {SF_DOMAIN, TYPE_RW, 1240, 1}
#define SCR_SF_ETMR4_CMP_B_ZO_EN  {SF_DOMAIN, TYPE_RW, 1241, 1}
#define SCR_SF_ETMR4_CMP_C_ZO_EN  {SF_DOMAIN, TYPE_RW, 1242, 1}
#define SCR_SF_ETMR4_CMP_D_ZO_EN  {SF_DOMAIN, TYPE_RW, 1243, 1}
#define SCR_SF_ETMR4_CMP_A_CBC_EN  {SF_DOMAIN, TYPE_RW, 1244, 1}
#define SCR_SF_ETMR4_CMP_B_CBC_EN  {SF_DOMAIN, TYPE_RW, 1245, 1}
#define SCR_SF_ETMR4_CMP_C_CBC_EN  {SF_DOMAIN, TYPE_RW, 1246, 1}
#define SCR_SF_ETMR4_CMP_D_CBC_EN  {SF_DOMAIN, TYPE_RW, 1247, 1}
#define SCR_SF_EPWM1_CMP_A_ZO_EN  {SF_DOMAIN, TYPE_RW, 1248, 1}
#define SCR_SF_EPWM1_CMP_B_ZO_EN  {SF_DOMAIN, TYPE_RW, 1249, 1}
#define SCR_SF_EPWM1_CMP_C_ZO_EN  {SF_DOMAIN, TYPE_RW, 1250, 1}
#define SCR_SF_EPWM1_CMP_D_ZO_EN  {SF_DOMAIN, TYPE_RW, 1251, 1}
#define SCR_SF_EPWM1_CMP_A_CBC_EN  {SF_DOMAIN, TYPE_RW, 1252, 1}
#define SCR_SF_EPWM1_CMP_B_CBC_EN  {SF_DOMAIN, TYPE_RW, 1253, 1}
#define SCR_SF_EPWM1_CMP_C_CBC_EN  {SF_DOMAIN, TYPE_RW, 1254, 1}
#define SCR_SF_EPWM1_CMP_D_CBC_EN  {SF_DOMAIN, TYPE_RW, 1255, 1}
#define SCR_SF_EPWM2_CMP_A_ZO_EN  {SF_DOMAIN, TYPE_RW, 1256, 1}
#define SCR_SF_EPWM2_CMP_B_ZO_EN  {SF_DOMAIN, TYPE_RW, 1257, 1}
#define SCR_SF_EPWM2_CMP_C_ZO_EN  {SF_DOMAIN, TYPE_RW, 1258, 1}
#define SCR_SF_EPWM2_CMP_D_ZO_EN  {SF_DOMAIN, TYPE_RW, 1259, 1}
#define SCR_SF_EPWM2_CMP_A_CBC_EN  {SF_DOMAIN, TYPE_RW, 1260, 1}
#define SCR_SF_EPWM2_CMP_B_CBC_EN  {SF_DOMAIN, TYPE_RW, 1261, 1}
#define SCR_SF_EPWM2_CMP_C_CBC_EN  {SF_DOMAIN, TYPE_RW, 1262, 1}
#define SCR_SF_EPWM2_CMP_D_CBC_EN  {SF_DOMAIN, TYPE_RW, 1263, 1}
#define SCR_SF_EPWM3_CMP_A_ZO_EN  {SF_DOMAIN, TYPE_RW, 1264, 1}
#define SCR_SF_EPWM3_CMP_B_ZO_EN  {SF_DOMAIN, TYPE_RW, 1265, 1}
#define SCR_SF_EPWM3_CMP_C_ZO_EN  {SF_DOMAIN, TYPE_RW, 1266, 1}
#define SCR_SF_EPWM3_CMP_D_ZO_EN  {SF_DOMAIN, TYPE_RW, 1267, 1}
#define SCR_SF_EPWM3_CMP_A_CBC_EN  {SF_DOMAIN, TYPE_RW, 1268, 1}
#define SCR_SF_EPWM3_CMP_B_CBC_EN  {SF_DOMAIN, TYPE_RW, 1269, 1}
#define SCR_SF_EPWM3_CMP_C_CBC_EN  {SF_DOMAIN, TYPE_RW, 1270, 1}
#define SCR_SF_EPWM3_CMP_D_CBC_EN  {SF_DOMAIN, TYPE_RW, 1271, 1}
#define SCR_SF_EPWM4_CMP_A_ZO_EN  {SF_DOMAIN, TYPE_RW, 1272, 1}
#define SCR_SF_EPWM4_CMP_B_ZO_EN  {SF_DOMAIN, TYPE_RW, 1273, 1}
#define SCR_SF_EPWM4_CMP_C_ZO_EN  {SF_DOMAIN, TYPE_RW, 1274, 1}
#define SCR_SF_EPWM4_CMP_D_ZO_EN  {SF_DOMAIN, TYPE_RW, 1275, 1}
#define SCR_SF_EPWM4_CMP_A_CBC_EN  {SF_DOMAIN, TYPE_RW, 1276, 1}
#define SCR_SF_EPWM4_CMP_B_CBC_EN  {SF_DOMAIN, TYPE_RW, 1277, 1}
#define SCR_SF_EPWM4_CMP_C_CBC_EN  {SF_DOMAIN, TYPE_RW, 1278, 1}
#define SCR_SF_EPWM4_CMP_D_CBC_EN  {SF_DOMAIN, TYPE_RW, 1279, 1}
#define SCR_SF_BTI_SF_M0_TIMEOUT_DIV_7_0  {SF_DOMAIN, TYPE_R16W16, 0, 8}
#define SCR_SF_BTI_SF_M0_BTI_EN  {SF_DOMAIN, TYPE_R16W16, 8, 1}
#define SCR_SF_BTI_SF_M0_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_R16W16, 9, 1}
#define SCR_SF_BTI_SF_M0_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_R16W16, 10, 1}
#define SCR_SF_BTI_SF_P0_TIMEOUT_DIV_7_0  {SF_DOMAIN, TYPE_R16W16, 32, 8}
#define SCR_SF_BTI_SF_P0_BTI_EN  {SF_DOMAIN, TYPE_R16W16, 40, 1}
#define SCR_SF_BTI_SF_P0_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_R16W16, 41, 1}
#define SCR_SF_BTI_SF_P0_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_R16W16, 42, 1}
#define SCR_SF_BTI_SF_AHB_TIMEOUT_DIV_7_0  {SF_DOMAIN, TYPE_R16W16, 64, 8}
#define SCR_SF_BTI_SF_AHB_BTI_EN  {SF_DOMAIN, TYPE_R16W16, 72, 1}
#define SCR_SF_BTI_SF_AHB_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_R16W16, 73, 1}
#define SCR_SF_BTI_SF_AHB_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_R16W16, 74, 1}
#define SCR_SF_BTI_SX_M0_TIMEOUT_DIV_7_0  {SF_DOMAIN, TYPE_R16W16, 96, 8}
#define SCR_SF_BTI_SX_M0_BTI_EN  {SF_DOMAIN, TYPE_R16W16, 104, 1}
#define SCR_SF_BTI_SX_M0_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_R16W16, 105, 1}
#define SCR_SF_BTI_SX_M0_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_R16W16, 106, 1}
#define SCR_SF_BTI_SX_P0_TIMEOUT_DIV_7_0  {SF_DOMAIN, TYPE_R16W16, 128, 8}
#define SCR_SF_BTI_SX_P0_BTI_EN  {SF_DOMAIN, TYPE_R16W16, 136, 1}
#define SCR_SF_BTI_SX_P0_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_R16W16, 137, 1}
#define SCR_SF_BTI_SX_P0_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_R16W16, 138, 1}
#define SCR_SF_BTI_SX_M1_TIMEOUT_DIV_7_0  {SF_DOMAIN, TYPE_R16W16, 160, 8}
#define SCR_SF_BTI_SX_M1_BTI_EN  {SF_DOMAIN, TYPE_R16W16, 168, 1}
#define SCR_SF_BTI_SX_M1_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_R16W16, 169, 1}
#define SCR_SF_BTI_SX_M1_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_R16W16, 170, 1}
#define SCR_SF_BTI_SX_P1_TIMEOUT_DIV_7_0  {SF_DOMAIN, TYPE_R16W16, 192, 8}
#define SCR_SF_BTI_SX_P1_BTI_EN  {SF_DOMAIN, TYPE_R16W16, 200, 1}
#define SCR_SF_BTI_SX_P1_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_R16W16, 201, 1}
#define SCR_SF_BTI_SX_P1_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_R16W16, 202, 1}
#define SCR_SF_BTI_SX_AHB_TIMEOUT_DIV_7_0  {SF_DOMAIN, TYPE_R16W16, 224, 8}
#define SCR_SF_BTI_SX_AHB_BTI_EN  {SF_DOMAIN, TYPE_R16W16, 232, 1}
#define SCR_SF_BTI_SX_AHB_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_R16W16, 233, 1}
#define SCR_SF_BTI_SX_AHB_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_R16W16, 234, 1}
#define SCR_SF_BTI_DISPSF_TIMEOUT_DIV_7_0  {SF_DOMAIN, TYPE_R16W16, 256, 8}
#define SCR_SF_BTI_DISPSF_BTI_EN  {SF_DOMAIN, TYPE_R16W16, 264, 1}
#define SCR_SF_BTI_DISPSF_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_R16W16, 265, 1}
#define SCR_SF_BTI_DISPSF_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_R16W16, 266, 1}
#define SCR_SF_BTI_DISPSF_COR_IRQ_EN  {SF_DOMAIN, TYPE_R16W16, 267, 1}
#define SCR_SF_BTI_DISPSF_COR_IRQ_CLR  {SF_DOMAIN, TYPE_R16W16, 268, 1}
#define SCR_SF_BTI_APSF_TIMEOUT_DIV_7_0  {SF_DOMAIN, TYPE_R16W16, 288, 8}
#define SCR_SF_BTI_APSF_BTI_EN  {SF_DOMAIN, TYPE_R16W16, 296, 1}
#define SCR_SF_BTI_APSF_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_R16W16, 297, 1}
#define SCR_SF_BTI_APSF_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_R16W16, 298, 1}
#define SCR_SF_BTI_APSF_COR_IRQ_EN  {SF_DOMAIN, TYPE_R16W16, 299, 1}
#define SCR_SF_BTI_APSF_COR_IRQ_CLR  {SF_DOMAIN, TYPE_R16W16, 300, 1}
#define SCR_SF_BTI_SP_M0_TIMEOUT_DIV_7_0  {SF_DOMAIN, TYPE_R16W16, 320, 8}
#define SCR_SF_BTI_SP_M0_BTI_EN  {SF_DOMAIN, TYPE_R16W16, 328, 1}
#define SCR_SF_BTI_SP_M0_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_R16W16, 329, 1}
#define SCR_SF_BTI_SP_M0_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_R16W16, 330, 1}
#define SCR_SF_BTI_SP_P0_TIMEOUT_DIV_7_0  {SF_DOMAIN, TYPE_R16W16, 352, 8}
#define SCR_SF_BTI_SP_P0_BTI_EN  {SF_DOMAIN, TYPE_R16W16, 360, 1}
#define SCR_SF_BTI_SP_P0_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_R16W16, 361, 1}
#define SCR_SF_BTI_SP_P0_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_R16W16, 362, 1}
#define SCR_SF_BTI_SP0_AHB_TIMEOUT_DIV_7_0  {SF_DOMAIN, TYPE_R16W16, 384, 8}
#define SCR_SF_BTI_SP0_AHB_BTI_EN  {SF_DOMAIN, TYPE_R16W16, 392, 1}
#define SCR_SF_BTI_SP0_AHB_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_R16W16, 393, 1}
#define SCR_SF_BTI_SP0_AHB_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_R16W16, 394, 1}
#define SCR_SF_BTI_SP_M1_TIMEOUT_DIV_7_0  {SF_DOMAIN, TYPE_R16W16, 416, 8}
#define SCR_SF_BTI_SP_M1_BTI_EN  {SF_DOMAIN, TYPE_R16W16, 424, 1}
#define SCR_SF_BTI_SP_M1_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_R16W16, 425, 1}
#define SCR_SF_BTI_SP_M1_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_R16W16, 426, 1}
#define SCR_SF_BTI_SP_P1_TIMEOUT_DIV_7_0  {SF_DOMAIN, TYPE_R16W16, 448, 8}
#define SCR_SF_BTI_SP_P1_BTI_EN  {SF_DOMAIN, TYPE_R16W16, 456, 1}
#define SCR_SF_BTI_SP_P1_UNCOR_IRQ_EN  {SF_DOMAIN, TYPE_R16W16, 457, 1}
#define SCR_SF_BTI_SP_P1_UNCOR_IRQ_CLR  {SF_DOMAIN, TYPE_R16W16, 458, 1}
#define SCR_SF_CANFD1_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 480, 4}
#define SCR_SF_CANFD1_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 484, 1}
#define SCR_SF_CANFD2_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 512, 4}
#define SCR_SF_CANFD2_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 516, 1}
#define SCR_SF_CANFD3_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 544, 4}
#define SCR_SF_CANFD3_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 548, 1}
#define SCR_SF_CANFD4_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 549, 4}
#define SCR_SF_CANFD4_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 553, 1}
#define SCR_SF_CANFD5_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 576, 4}
#define SCR_SF_CANFD5_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 580, 1}
#define SCR_SF_CANFD6_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 581, 4}
#define SCR_SF_CANFD6_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 585, 1}
#define SCR_SF_CANFD7_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 608, 4}
#define SCR_SF_CANFD7_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 612, 1}
#define SCR_SF_CANFD8_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 613, 4}
#define SCR_SF_CANFD8_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 617, 1}
#define SCR_SF_CANFD9_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 640, 4}
#define SCR_SF_CANFD9_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 644, 1}
#define SCR_SF_CANFD10_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 645, 4}
#define SCR_SF_CANFD10_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 649, 1}
#define SCR_SF_CANFD11_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 672, 4}
#define SCR_SF_CANFD11_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 676, 1}
#define SCR_SF_CANFD12_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 677, 4}
#define SCR_SF_CANFD12_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 681, 1}
#define SCR_SF_CANFD13_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 704, 4}
#define SCR_SF_CANFD13_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 708, 1}
#define SCR_SF_CANFD14_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 709, 4}
#define SCR_SF_CANFD14_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 713, 1}
#define SCR_SF_CANFD15_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 736, 4}
#define SCR_SF_CANFD15_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 740, 1}
#define SCR_SF_CANFD16_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 741, 4}
#define SCR_SF_CANFD16_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 745, 1}
#define SCR_SF_CANFD17_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 768, 4}
#define SCR_SF_CANFD17_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 772, 1}
#define SCR_SF_CANFD18_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 773, 4}
#define SCR_SF_CANFD18_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 777, 1}
#define SCR_SF_CANFD19_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 800, 4}
#define SCR_SF_CANFD19_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 804, 1}
#define SCR_SF_CANFD20_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 805, 4}
#define SCR_SF_CANFD20_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 809, 1}
#define SCR_SF_CANFD21_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 832, 4}
#define SCR_SF_CANFD21_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 836, 1}
#define SCR_SF_CANFD22_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 837, 4}
#define SCR_SF_CANFD22_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 841, 1}
#define SCR_SF_CANFD23_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 864, 4}
#define SCR_SF_CANFD23_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 868, 1}
#define SCR_SF_CANFD24_CANFD_DEBOUNCE_TIME_3_0  {SF_DOMAIN, TYPE_R16W16, 869, 4}
#define SCR_SF_CANFD24_STOP_DOZE_SEL  {SF_DOMAIN, TYPE_R16W16, 873, 1}
#define SCR_SF_BTI_SF_M0_CHN_IDLE  {SF_DOMAIN, TYPE_R16W16, 16, 1}
#define SCR_SF_BTI_SF_P0_CHN_IDLE  {SF_DOMAIN, TYPE_R16W16, 48, 1}
#define SCR_SF_BTI_SF_AHB_CHN_IDLE  {SF_DOMAIN, TYPE_R16W16, 80, 1}
#define SCR_SF_BTI_SX_M0_CHN_IDLE  {SF_DOMAIN, TYPE_R16W16, 112, 1}
#define SCR_SF_BTI_SX_P0_CHN_IDLE  {SF_DOMAIN, TYPE_R16W16, 144, 1}
#define SCR_SF_BTI_SX_M1_CHN_IDLE  {SF_DOMAIN, TYPE_R16W16, 176, 1}
#define SCR_SF_BTI_SX_P1_CHN_IDLE  {SF_DOMAIN, TYPE_R16W16, 208, 1}
#define SCR_SF_BTI_SX_AHB_CHN_IDLE  {SF_DOMAIN, TYPE_R16W16, 240, 1}
#define SCR_SF_BTI_DISPSF_CHN_IDLE  {SF_DOMAIN, TYPE_R16W16, 272, 1}
#define SCR_SF_BTI_APSF_CHN_IDLE  {SF_DOMAIN, TYPE_R16W16, 304, 1}
#define SCR_SF_BTI_SP_M0_CHN_IDLE  {SF_DOMAIN, TYPE_R16W16, 336, 1}
#define SCR_SF_BTI_SP_P0_CHN_IDLE  {SF_DOMAIN, TYPE_R16W16, 368, 1}
#define SCR_SF_BTI_SP0_AHB_CHN_IDLE  {SF_DOMAIN, TYPE_R16W16, 400, 1}
#define SCR_SF_BTI_SP_M1_CHN_IDLE  {SF_DOMAIN, TYPE_R16W16, 432, 1}
#define SCR_SF_BTI_SP_P1_CHN_IDLE  {SF_DOMAIN, TYPE_R16W16, 464, 1}
#define SCR_AP_FAB_AP_M_A_12_I_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 32, 1}
#define SCR_AP_FAB_AP_M_A_2_I_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 33, 1}
#define SCR_AP_FAB_AP_M_A_3_I_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 34, 1}
#define SCR_AP_FAB_AP_M_A_5_I_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 35, 1}
#define SCR_AP_FAB_AP_M_A_7_I_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 36, 1}
#define SCR_AP_FAB_AP_M_A_8_I_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 37, 1}
#define SCR_AP_FAB_AP_S_A_5_T_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 38, 1}
#define SCR_AP_FAB_AP_M_A_4A_I_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 39, 1}
#define SCR_AP_FAB_AP_M_A_4B_I_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 40, 1}
#define SCR_AP_FAB_AP_M_A_GPV_I_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 41, 1}
#define SCR_AP_FAB_AP_S_A_1_T_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 42, 1}
#define SCR_AP_FAB_AP_S_A_2_T_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 43, 1}
#define SCR_AP_FAB_AP_SVREG_T_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 44, 1}
#define SCR_AP_FAB_AP_SVREG_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 45, 1}
#define SCR_AP_FAB_AP_M_A_10_I_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 46, 1}
#define SCR_AP_FAB_AP_S_A_7_T_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 47, 1}
#define SCR_AP_FAB_AP_M_A_6_I_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 48, 1}
#define SCR_AP_FAB_AP_M_A_9_I_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 49, 1}
#define SCR_AP_FAB_AP_S_A_0_T_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 50, 1}
#define SCR_AP_FAB_DISP_M_D_0_I_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 64, 1}
#define SCR_AP_FAB_DISP_M_D_1_I_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 65, 1}
#define SCR_AP_FAB_DISP_M_D_2_I_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 66, 1}
#define SCR_AP_FAB_DISP_M_D_3_I_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 67, 1}
#define SCR_AP_FAB_DISP_S_D_0_T_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 68, 1}
#define SCR_AP_FAB_DISP_S_D_1_T_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 69, 1}
#define SCR_AP_FAB_DISP_M_D_GPV_I_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 70, 1}
#define SCR_AP_FAB_DISP_SVREG_T_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 71, 1}
#define SCR_AP_FAB_DISP_SVREG_MAINNOPENDINGTRANS  {AP_DOMAIN, TYPE_RO, 72, 1}
#define SCR_AP_SEIP_KEY_SEC_STORAGE_SCR_1_0  {AP_DOMAIN, TYPE_L31, 0, 2}
#define SCR_AP_SCAN_SAFMUX_BGR_AP_D0_10_8  {AP_DOMAIN, TYPE_RW, 0, 3}
#define SCR_AP_SCAN_SAFMUX_BGR_AP_D0_7_0  {AP_DOMAIN, TYPE_RW, 3, 8}
#define SCR_AP_SCR_BGR33_AP_TRIM_SEL  {AP_DOMAIN, TYPE_RW, 11, 1}
#define SCR_AP_DISP_MUX_BGR33_FUSE_TRIM_7_3  {AP_DOMAIN, TYPE_RW, 32, 5}
#define SCR_AP_SCR_BGR33_DISP_TRIM_SEL  {AP_DOMAIN, TYPE_RW, 37, 1}
#define SCR_AP_USB_I_USB2_WAKE_USER  {AP_DOMAIN, TYPE_RW, 64, 1}
#define SCR_AP_SCR_AP_DEBUG_MODE_P  {AP_DOMAIN, TYPE_RW, 96, 1}
#define SCR_AP_SCR_XSPI2_PA_SS1_SCLKB_SEL  {AP_DOMAIN, TYPE_RW, 128, 1}
#define SCR_AP_SCR_XSPI2_PB_SS1_SCLKB_SEL  {AP_DOMAIN, TYPE_RW, 129, 1}

#endif
#ifdef __cplusplus
}
#endif
#endif /* MCU_SCRBITS_H */
/* End of file */
