
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000267                       # Number of seconds simulated (Second)
simTicks                                    266774292                       # Number of ticks simulated (Tick)
finalTick                                   491906934                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     33.71                       # Real time elapsed on the host (Second)
hostTickRate                                  7914021                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1757568                       # Number of bytes of host memory used (Byte)
simInsts                                      1665212                       # Number of instructions simulated (Count)
simOps                                        2595378                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    49399                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      76993                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size          128                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket         1279                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples       219468                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean    97.784957                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev   292.209867                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |      196514     89.54%     89.54% |         603      0.27%     89.82% |         535      0.24%     90.06% |         736      0.34%     90.39% |         880      0.40%     90.80% |         110      0.05%     90.85% |         779      0.35%     91.20% |       13833      6.30%     97.50% |        5478      2.50%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total       219468                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples      1036662                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     1.328615                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.249115                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     0.529874                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |      711444     68.63%     68.63% |      322123     31.07%     99.70% |        2536      0.24%     99.95% |         272      0.03%     99.97% |         107      0.01%     99.98% |          80      0.01%     99.99% |          63      0.01%    100.00% |          34      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total      1036662                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples      1036974                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean     7.731304                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.309361                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    37.458967                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |     1013440     97.73%     97.73% |        4471      0.43%     98.16% |       19050      1.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           9      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total      1036974                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples       966526                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.002059                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.000247                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     1.275571                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |      966524    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total       966526                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples        70448                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   100.054579                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean    52.675639                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   107.178736                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |       46916     66.60%     66.60% |        4470      6.35%     72.94% |       19050     27.04%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           1      0.00%     99.98% |           0      0.00%     99.98% |           3      0.00%     99.99% |           8      0.01%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total        70448                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size          128                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket         1279                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples       109260                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean   196.192687                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev   390.163783                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |       86306     78.99%     78.99% |         603      0.55%     79.54% |         535      0.49%     80.03% |         736      0.67%     80.71% |         880      0.81%     81.51% |         110      0.10%     81.61% |         779      0.71%     82.33% |       13833     12.66%     94.99% |        5478      5.01%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total       109260                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples        74754                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.329721                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     1.719548                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |       72388     96.83%     96.83% |        2241      3.00%     99.83% |          88      0.12%     99.95% |          23      0.03%     99.98% |          13      0.02%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total        74754                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples        35454                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.000226                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.021243                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |       35450     99.99%     99.99% |           0      0.00%     99.99% |           4      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total        35454                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch         1101      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data         1101      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch         1101      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data         1101      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |       13405      4.72%      4.72% |       16912      5.96%     10.68% |       16889      5.95%     16.63% |       16890      5.95%     22.58% |       16890      5.95%     28.53% |       16910      5.96%     34.49% |       16889      5.95%     40.43% |       16913      5.96%     46.39% |       16894      5.95%     52.34% |       16922      5.96%     58.30% |       16894      5.95%     64.26% |       16919      5.96%     70.22% |       16898      5.95%     76.17% |       16952      5.97%     82.14% |       16907      5.96%     88.10% |       16900      5.95%     94.05% |       16893      5.95%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total       283877                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |       20691      4.20%      4.20% |       29408      5.97%     10.17% |       29467      5.98%     16.15% |       29467      5.98%     22.13% |       29469      5.98%     28.11% |       29493      5.99%     34.10% |       29477      5.98%     40.08% |       29501      5.99%     46.07% |       29480      5.98%     52.05% |       29544      6.00%     58.05% |       29487      5.98%     64.03% |       29491      5.99%     70.02% |       29474      5.98%     76.00% |       29559      6.00%     82.00% |       29601      6.01%     88.01% |       29598      6.01%     94.01% |       29490      5.99%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total       492697                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |       22828      8.77%      8.77% |       14793      5.68%     14.45% |       14793      5.68%     20.13% |       14793      5.68%     25.81% |       14793      5.68%     31.49% |       14793      5.68%     37.17% |       14793      5.68%     42.85% |       14793      5.68%     48.53% |       14793      5.68%     54.21% |       14796      5.68%     59.90% |       14793      5.68%     65.58% |       14793      5.68%     71.26% |       14793      5.68%     76.94% |       15086      5.79%     82.73% |       15085      5.79%     88.52% |       15088      5.79%     94.32% |       14793      5.68%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total       260399                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |          82     33.74%     33.74% |           8      3.29%     37.04% |           8      3.29%     40.33% |           9      3.70%     44.03% |           9      3.70%     47.74% |          10      4.12%     51.85% |           8      3.29%     55.14% |           9      3.70%     58.85% |           9      3.70%     62.55% |          12      4.94%     67.49% |          16      6.58%     74.07% |          10      4.12%     78.19% |           8      3.29%     81.48% |           9      3.70%     85.19% |          13      5.35%     90.53% |          13      5.35%     95.88% |          10      4.12%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total          243                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |         859      3.21%      3.21% |        1609      6.02%      9.23% |        1609      6.02%     15.25% |        1610      6.02%     21.27% |        1612      6.03%     27.30% |        1615      6.04%     33.34% |        1612      6.03%     39.37% |        1615      6.04%     45.41% |        1613      6.03%     51.44% |        1615      6.04%     57.48% |        1611      6.03%     63.51% |        1612      6.03%     69.53% |        1611      6.03%     75.56% |        1641      6.14%     81.70% |        1641      6.14%     87.83% |        1642      6.14%     93.97% |        1611      6.03%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total        26738                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |          40      0.12%      0.12% |        2001      6.10%      6.22% |        2061      6.28%     12.50% |        2061      6.28%     18.78% |        2061      6.28%     25.06% |        2061      6.28%     31.34% |        2061      6.28%     37.62% |        2061      6.28%     43.91% |        2061      6.28%     50.19% |        2062      6.28%     56.47% |        2062      6.28%     62.75% |        2050      6.25%     69.00% |        2035      6.20%     75.20% |        1994      6.08%     81.28% |        2062      6.28%     87.56% |        2061      6.28%     93.84% |        2020      6.16%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total        32814                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |         419     17.48%     17.48% |         714     29.79%     47.27% |          11      0.46%     47.73% |          11      0.46%     48.19% |          12      0.50%     48.69% |          11      0.46%     49.14% |          12      0.50%     49.65% |          11      0.46%     50.10% |          11      0.46%     50.56% |          13      0.54%     51.11% |          12      0.50%     51.61% |           8      0.33%     51.94% |           8      0.33%     52.27% |        1105     46.10%     98.37% |          16      0.67%     99.04% |          13      0.54%     99.58% |          10      0.42%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total         2397                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |          76      3.63%      3.63% |         716     34.16%     37.79% |          14      0.67%     38.45% |          13      0.62%     39.07% |          14      0.67%     39.74% |          13      0.62%     40.36% |          14      0.67%     41.03% |          13      0.62%     41.65% |          13      0.62%     42.27% |          13      0.62%     42.89% |          14      0.67%     43.56% |          15      0.72%     44.27% |          14      0.67%     44.94% |        1111     53.01%     97.95% |          15      0.72%     98.66% |          14      0.67%     99.33% |          14      0.67%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total         2096                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |          43      1.79%      1.79% |          51      2.13%      3.92% |         619     25.82%     29.75% |          18      0.75%     30.50% |          19      0.79%     31.29% |          20      0.83%     32.12% |          16      0.67%     32.79% |          17      0.71%     33.50% |          18      0.75%     34.25% |          19      0.79%     35.04% |          22      0.92%     35.96% |          21      0.88%     36.84% |          18      0.75%     37.59% |         378     15.77%     53.36% |        1082     45.14%     98.50% |          16      0.67%     99.17% |          20      0.83%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total         2397                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |         773      1.18%      1.18% |        3501      5.33%      6.50% |        3695      5.62%     12.12% |        4299      6.54%     18.66% |        4297      6.54%     25.20% |        4304      6.55%     31.75% |        4301      6.54%     38.29% |        4309      6.56%     44.85% |        4301      6.54%     51.39% |        4313      6.56%     57.95% |        4301      6.54%     64.50% |        4300      6.54%     71.04% |        4288      6.52%     77.56% |        2841      4.32%     81.88% |        3291      5.01%     86.89% |        4360      6.63%     93.52% |        4257      6.48%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total        65731                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |          29     11.93%     11.93% |          13      5.35%     17.28% |          14      5.76%     23.05% |          13      5.35%     28.40% |          13      5.35%     33.74% |          12      4.94%     38.68% |          13      5.35%     44.03% |          13      5.35%     49.38% |          14      5.76%     55.14% |          14      5.76%     60.91% |          14      5.76%     66.67% |          17      7.00%     73.66% |          16      6.58%     80.25% |          13      5.35%     85.60% |          12      4.94%     90.53% |          11      4.53%     95.06% |          12      4.94%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total          243                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |          25     11.16%     11.16% |          13      5.80%     16.96% |          13      5.80%     22.77% |          13      5.80%     28.57% |          13      5.80%     34.38% |          12      5.36%     39.73% |          12      5.36%     45.09% |          12      5.36%     50.45% |          13      5.80%     56.25% |          14      6.25%     62.50% |          13      5.80%     68.30% |          14      6.25%     74.55% |          13      5.80%     80.36% |          11      4.91%     85.27% |          12      5.36%     90.63% |           9      4.02%     94.64% |          12      5.36%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total          224                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |         341     60.35%     60.35% |          14      2.48%     62.83% |          14      2.48%     65.31% |          14      2.48%     67.79% |          14      2.48%     70.27% |          14      2.48%     72.74% |          14      2.48%     75.22% |          14      2.48%     77.70% |          14      2.48%     80.18% |          14      2.48%     82.65% |          14      2.48%     85.13% |          14      2.48%     87.61% |          14      2.48%     90.09% |          14      2.48%     92.57% |          14      2.48%     95.04% |          14      2.48%     97.52% |          14      2.48%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total          565                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |         125      0.37%      0.37% |        2093      6.22%      6.59% |        2094      6.22%     12.82% |        2094      6.22%     19.04% |        2096      6.23%     25.27% |        2097      6.23%     31.50% |        2095      6.23%     37.73% |        2097      6.23%     43.96% |        2097      6.23%     50.19% |        2097      6.23%     56.43% |        2095      6.23%     62.65% |        2097      6.23%     68.89% |        2095      6.23%     75.11% |        2092      6.22%     81.33% |        2092      6.22%     87.55% |        2093      6.22%     93.77% |        2096      6.23%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total        33645                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |         339     11.32%     11.32% |         160      5.34%     16.66% |         160      5.34%     22.00% |         161      5.38%     27.38% |         159      5.31%     32.69% |         164      5.48%     38.16% |         160      5.34%     43.51% |         166      5.54%     49.05% |         160      5.34%     54.39% |         170      5.68%     60.07% |         161      5.38%     65.44% |         161      5.38%     70.82% |         160      5.34%     76.16% |         183      6.11%     82.27% |         185      6.18%     88.45% |         185      6.18%     94.62% |         161      5.38%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total         2995                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |         395     41.89%     41.89% |          28      2.97%     44.86% |          27      2.86%     47.72% |          28      2.97%     50.69% |          28      2.97%     53.66% |          29      3.08%     56.73% |          29      3.08%     59.81% |          29      3.08%     62.88% |          28      2.97%     65.85% |          29      3.08%     68.93% |          28      2.97%     71.90% |          27      2.86%     74.76% |          28      2.97%     77.73% |          61      6.47%     84.20% |          61      6.47%     90.67% |          61      6.47%     97.14% |          27      2.86%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total          943                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total           10                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |          31     58.49%     58.49% |           0      0.00%     58.49% |           0      0.00%     58.49% |           0      0.00%     58.49% |           0      0.00%     58.49% |           0      0.00%     58.49% |           0      0.00%     58.49% |           0      0.00%     58.49% |           0      0.00%     58.49% |           1      1.89%     60.38% |           5      9.43%     69.81% |           4      7.55%     77.36% |           2      3.77%     81.13% |           4      7.55%     88.68% |           2      3.77%     92.45% |           3      5.66%     98.11% |           1      1.89%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total           53                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store |           1      0.00%      0.00% |        1987      6.10%      6.10% |        2047      6.28%     12.38% |        2047      6.28%     18.66% |        2047      6.28%     24.95% |        2047      6.28%     31.23% |        2047      6.28%     37.51% |        2047      6.28%     43.79% |        2047      6.28%     50.07% |        2048      6.28%     56.36% |        2048      6.28%     62.64% |        2047      6.28%     68.92% |        2035      6.24%     75.17% |        1990      6.11%     81.27% |        2048      6.28%     87.56% |        2048      6.28%     93.84% |        2006      6.16%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store::total        32587                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |          58     96.67%     96.67% |           0      0.00%     96.67% |           0      0.00%     96.67% |           0      0.00%     96.67% |           0      0.00%     96.67% |           1      1.67%     98.33% |           0      0.00%     98.33% |           0      0.00%     98.33% |           0      0.00%     98.33% |           1      1.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total           60                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |         280     18.56%     18.56% |          64      4.24%     22.80% |          72      4.77%     27.57% |          69      4.57%     32.14% |          67      4.44%     36.58% |          72      4.77%     41.35% |          66      4.37%     45.73% |          74      4.90%     50.63% |          72      4.77%     55.40% |          94      6.23%     61.63% |          90      5.96%     67.59% |          95      6.30%     73.89% |          91      6.03%     79.92% |          71      4.71%     84.63% |          83      5.50%     90.13% |          77      5.10%     95.23% |          72      4.77%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total         1509                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |       20352      4.16%      4.16% |       29248      5.97%     10.13% |       29307      5.98%     16.11% |       29306      5.98%     22.10% |       29310      5.99%     28.08% |       29329      5.99%     34.07% |       29317      5.99%     40.06% |       29335      5.99%     46.05% |       29320      5.99%     52.04% |       29374      6.00%     58.03% |       29326      5.99%     64.02% |       29330      5.99%     70.01% |       29314      5.99%     76.00% |       29376      6.00%     82.00% |       29416      6.01%     88.00% |       29413      6.01%     94.01% |       29329      5.99%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total       489702                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |          25     11.16%     11.16% |          13      5.80%     16.96% |          13      5.80%     22.77% |          13      5.80%     28.57% |          13      5.80%     34.38% |          12      5.36%     39.73% |          12      5.36%     45.09% |          12      5.36%     50.45% |          13      5.80%     56.25% |          14      6.25%     62.50% |          13      5.80%     68.30% |          14      6.25%     74.55% |          13      5.80%     80.36% |          11      4.91%     85.27% |          12      5.36%     90.63% |           9      4.02%     94.64% |          12      5.36%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total          224                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |          72     30.90%     30.90% |           8      3.43%     34.33% |           8      3.43%     37.77% |           9      3.86%     41.63% |           9      3.86%     45.49% |          10      4.29%     49.79% |           8      3.43%     53.22% |           9      3.86%     57.08% |           9      3.86%     60.94% |          12      5.15%     66.09% |          16      6.87%     72.96% |          10      4.29%     77.25% |           8      3.43%     80.69% |           9      3.86%     84.55% |          13      5.58%     90.13% |          13      5.58%     95.71% |          10      4.29%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total          233                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |         460      1.76%      1.76% |        1595      6.11%      7.87% |        1595      6.11%     13.98% |        1596      6.11%     20.09% |        1598      6.12%     26.21% |        1600      6.13%     32.34% |        1598      6.12%     38.46% |        1601      6.13%     44.59% |        1599      6.12%     50.71% |        1600      6.13%     56.84% |        1597      6.12%     62.95% |        1598      6.12%     69.07% |        1597      6.12%     75.19% |        1627      6.23%     81.42% |        1627      6.23%     87.65% |        1628      6.23%     93.88% |        1597      6.12%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total        26113                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |        1595     91.51%     91.51% |          11      0.63%     92.14% |           8      0.46%     92.60% |           8      0.46%     93.06% |           8      0.46%     93.52% |           8      0.46%     93.98% |          12      0.69%     94.66% |           8      0.46%     95.12% |           8      0.46%     95.58% |           8      0.46%     96.04% |           8      0.46%     96.50% |          11      0.63%     97.13% |           9      0.52%     97.65% |          10      0.57%     98.22% |          11      0.63%     98.85% |          11      0.63%     99.48% |           9      0.52%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total         1743                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |          25     15.15%     15.15% |           8      4.85%     20.00% |           9      5.45%     25.45% |           8      4.85%     30.30% |           8      4.85%     35.15% |           8      4.85%     40.00% |           8      4.85%     44.85% |           8      4.85%     49.70% |           8      4.85%     54.55% |           8      4.85%     59.39% |           9      5.45%     64.85% |          10      6.06%     70.91% |           9      5.45%     76.36% |           9      5.45%     81.82% |          10      6.06%     87.88% |          10      6.06%     93.94% |          10      6.06%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total          165                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |           9     36.00%     36.00% |           1      4.00%     40.00% |           1      4.00%     44.00% |           1      4.00%     48.00% |           1      4.00%     52.00% |           1      4.00%     56.00% |           1      4.00%     60.00% |           1      4.00%     64.00% |           1      4.00%     68.00% |           1      4.00%     72.00% |           1      4.00%     76.00% |           1      4.00%     80.00% |           1      4.00%     84.00% |           1      4.00%     88.00% |           1      4.00%     92.00% |           1      4.00%     96.00% |           1      4.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total           25                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |           6      0.33%      0.33% |         704     38.64%     38.97% |           1      0.05%     39.02% |           1      0.05%     39.08% |           2      0.11%     39.19% |           1      0.05%     39.24% |           2      0.11%     39.35% |           1      0.05%     39.41% |           1      0.05%     39.46% |           1      0.05%     39.52% |           1      0.05%     39.57% |           1      0.05%     39.63% |           1      0.05%     39.68% |        1098     60.26%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total         1822                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |       11374      4.61%      4.61% |       14744      5.97%     10.58% |       14715      5.96%     16.54% |       14719      5.96%     22.50% |       14719      5.96%     28.46% |       14733      5.97%     34.42% |       14716      5.96%     40.38% |       14734      5.97%     46.35% |       14717      5.96%     52.31% |       14722      5.96%     58.27% |       14696      5.95%     64.23% |       14712      5.96%     70.18% |       14701      5.95%     76.14% |       14775      5.98%     82.12% |       14719      5.96%     88.08% |       14716      5.96%     94.04% |       14715      5.96%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total       246927                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |       22382      9.88%      9.88% |       12757      5.63%     15.52% |       12697      5.61%     21.12% |       12697      5.61%     26.73% |       12697      5.61%     32.33% |       12697      5.61%     37.94% |       12697      5.61%     43.55% |       12697      5.61%     49.15% |       12697      5.61%     54.76% |       12697      5.61%     60.37% |       12695      5.61%     65.97% |       12695      5.61%     71.58% |       12708      5.61%     77.19% |       13015      5.75%     82.93% |       12954      5.72%     88.65% |       12960      5.72%     94.38% |       12738      5.62%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total       226480                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |         332     61.48%     61.48% |          13      2.41%     63.89% |          13      2.41%     66.30% |          13      2.41%     68.70% |          13      2.41%     71.11% |          13      2.41%     73.52% |          13      2.41%     75.93% |          13      2.41%     78.33% |          13      2.41%     80.74% |          13      2.41%     83.15% |          13      2.41%     85.56% |          13      2.41%     87.96% |          13      2.41%     90.37% |          13      2.41%     92.78% |          13      2.41%     95.19% |          13      2.41%     97.59% |          13      2.41%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total          540                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |          40      0.12%      0.12% |        2001      6.10%      6.22% |        2061      6.28%     12.50% |        2061      6.28%     18.78% |        2061      6.28%     25.06% |        2061      6.28%     31.34% |        2061      6.28%     37.62% |        2061      6.28%     43.91% |        2061      6.28%     50.19% |        2062      6.28%     56.47% |        2062      6.28%     62.75% |        2050      6.25%     69.00% |        2035      6.20%     75.20% |        1994      6.08%     81.28% |        2062      6.28%     87.56% |        2061      6.28%     93.84% |        2020      6.16%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total        32814                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |         413     71.83%     71.83% |          10      1.74%     73.57% |          10      1.74%     75.30% |          10      1.74%     77.04% |          10      1.74%     78.78% |          10      1.74%     80.52% |          10      1.74%     82.26% |          10      1.74%     84.00% |          10      1.74%     85.74% |          12      2.09%     87.83% |          11      1.91%     89.74% |           7      1.22%     90.96% |           7      1.22%     92.17% |           7      1.22%     93.39% |          15      2.61%     96.00% |          13      2.26%     98.26% |          10      1.74%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total          575                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |          76      3.63%      3.63% |         716     34.16%     37.79% |          14      0.67%     38.45% |          13      0.62%     39.07% |          14      0.67%     39.74% |          13      0.62%     40.36% |          14      0.67%     41.03% |          13      0.62%     41.65% |          13      0.62%     42.27% |          13      0.62%     42.89% |          14      0.67%     43.56% |          15      0.72%     44.27% |          14      0.67%     44.94% |        1111     53.01%     97.95% |          15      0.72%     98.66% |          14      0.67%     99.33% |          14      0.67%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total         2096                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |          43      1.79%      1.79% |          51      2.13%      3.92% |         619     25.82%     29.75% |          18      0.75%     30.50% |          19      0.79%     31.29% |          20      0.83%     32.12% |          16      0.67%     32.79% |          17      0.71%     33.50% |          18      0.75%     34.25% |          19      0.79%     35.04% |          22      0.92%     35.96% |          21      0.88%     36.84% |          18      0.75%     37.59% |         378     15.77%     53.36% |        1082     45.14%     98.50% |          16      0.67%     99.17% |          20      0.83%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total         2397                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |         377      1.17%      1.17% |        1486      4.61%      5.79% |        1621      5.03%     10.82% |        2224      6.91%     17.73% |        2222      6.90%     24.63% |        2228      6.92%     31.55% |        2225      6.91%     38.46% |        2233      6.93%     45.39% |        2226      6.91%     52.30% |        2236      6.94%     59.25% |        2225      6.91%     66.16% |        2226      6.91%     73.07% |        2225      6.91%     79.98% |         790      2.45%     82.43% |        1182      3.67%     86.10% |        2251      6.99%     93.09% |        2224      6.91%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total        32201                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |         396      1.18%      1.18% |        2015      6.01%      7.19% |        2074      6.19%     13.38% |        2075      6.19%     19.56% |        2075      6.19%     25.75% |        2076      6.19%     31.94% |        2076      6.19%     38.14% |        2076      6.19%     44.33% |        2075      6.19%     50.52% |        2077      6.19%     56.71% |        2076      6.19%     62.90% |        2074      6.19%     69.09% |        2063      6.15%     75.24% |        2051      6.12%     81.36% |        2109      6.29%     87.65% |        2109      6.29%     93.94% |        2033      6.06%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total        33530                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |          29     11.93%     11.93% |          13      5.35%     17.28% |          14      5.76%     23.05% |          13      5.35%     28.40% |          13      5.35%     33.74% |          12      4.94%     38.68% |          13      5.35%     44.03% |          13      5.35%     49.38% |          14      5.76%     55.14% |          14      5.76%     60.91% |          14      5.76%     66.67% |          17      7.00%     73.66% |          16      6.58%     80.25% |          13      5.35%     85.60% |          12      4.94%     90.53% |          11      4.53%     95.06% |          12      4.94%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total          243                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |          25     11.16%     11.16% |          13      5.80%     16.96% |          13      5.80%     22.77% |          13      5.80%     28.57% |          13      5.80%     34.38% |          12      5.36%     39.73% |          12      5.36%     45.09% |          12      5.36%     50.45% |          13      5.80%     56.25% |          14      6.25%     62.50% |          13      5.80%     68.30% |          14      6.25%     74.55% |          13      5.80%     80.36% |          11      4.91%     85.27% |          12      5.36%     90.63% |           9      4.02%     94.64% |          12      5.36%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total          224                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |         341     60.35%     60.35% |          14      2.48%     62.83% |          14      2.48%     65.31% |          14      2.48%     67.79% |          14      2.48%     70.27% |          14      2.48%     72.74% |          14      2.48%     75.22% |          14      2.48%     77.70% |          14      2.48%     80.18% |          14      2.48%     82.65% |          14      2.48%     85.13% |          14      2.48%     87.61% |          14      2.48%     90.09% |          14      2.48%     92.57% |          14      2.48%     95.04% |          14      2.48%     97.52% |          14      2.48%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total          565                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR |         134      4.47%      4.47% |         161      5.37%      9.85% |         217      7.24%     17.09% |         243      8.11%     25.20% |         215      7.18%     32.38% |         191      6.38%     38.75% |         212      7.08%     45.83% |         151      5.04%     50.87% |         199      6.64%     57.51% |         200      6.68%     64.19% |         187      6.24%     70.43% |         208      6.94%     77.37% |         214      7.14%     84.51% |         204      6.81%     91.32% |         152      5.07%     96.40% |         108      3.60%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR::total         2996                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS |        2068      6.14%      6.14% |        2151      6.38%     12.52% |        2137      6.34%     18.86% |        2141      6.35%     25.21% |        2121      6.29%     31.51% |        2121      6.29%     37.80% |        2107      6.25%     44.05% |        2079      6.17%     50.22% |        2093      6.21%     56.43% |        2123      6.30%     62.73% |        2119      6.29%     69.02% |        2052      6.09%     75.11% |        2086      6.19%     81.30% |        2093      6.21%     87.51% |        2109      6.26%     93.77% |        2101      6.23%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS::total        33701                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX |      200879     93.73%     93.73% |       12594      5.88%     99.61% |          49      0.02%     99.63% |          50      0.02%     99.65% |          84      0.04%     99.69% |         110      0.05%     99.74% |          75      0.03%     99.78% |          78      0.04%     99.82% |          78      0.04%     99.85% |          45      0.02%     99.87% |          52      0.02%     99.90% |          30      0.01%     99.91% |          62      0.03%     99.94% |          61      0.03%     99.97% |          39      0.02%     99.99% |          28      0.01%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX::total       214314                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE |           1      0.44%      0.44% |          51     22.57%     23.01% |          31     13.72%     36.73% |          15      6.64%     43.36% |          15      6.64%     50.00% |          33     14.60%     64.60% |           3      1.33%     65.93% |           5      2.21%     68.14% |           2      0.88%     69.03% |           2      0.88%     69.91% |          32     14.16%     84.07% |           0      0.00%     84.07% |          15      6.64%     90.71% |           3      1.33%     92.04% |          17      7.52%     99.56% |           1      0.44%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE::total          226                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX |          24      4.25%      4.25% |          50      8.85%     13.10% |          31      5.49%     18.58% |          43      7.61%     26.19% |          62     10.97%     37.17% |          63     11.15%     48.32% |          46      8.14%     56.46% |          47      8.32%     64.78% |          47      8.32%     73.10% |          31      5.49%     78.58% |          31      5.49%     84.07% |          10      1.77%     85.84% |          27      4.78%     90.62% |          30      5.31%     95.93% |          15      2.65%     98.58% |           8      1.42%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX::total          565                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data |          56      5.09%      5.09% |          72      6.54%     11.63% |          74      6.72%     18.35% |          76      6.90%     25.25% |          90      8.17%     33.42% |          90      8.17%     41.60% |          70      6.36%     47.96% |          66      5.99%     53.95% |          69      6.27%     60.22% |          72      6.54%     66.76% |          57      5.18%     71.93% |          39      3.54%     75.48% |          62      5.63%     81.11% |          76      6.90%     88.01% |          66      5.99%     94.01% |          66      5.99%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data::total         1101                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data |          23      4.00%      4.00% |          82     14.26%     18.26% |          64     11.13%     29.39% |          35      6.09%     35.48% |          31      5.39%     40.87% |          59     10.26%     51.13% |          18      3.13%     54.26% |          21      3.65%     57.91% |          20      3.48%     61.39% |          38      6.61%     68.00% |          45      7.83%     75.83% |          20      3.48%     79.30% |          28      4.87%     84.17% |          32      5.57%     89.74% |          34      5.91%     95.65% |          25      4.35%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data::total          575                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean |         108      5.93%      5.93% |         111      6.09%     12.02% |         114      6.26%     18.28% |         126      6.92%     25.19% |         114      6.26%     31.45% |         118      6.48%     37.93% |         116      6.37%     44.29% |         113      6.20%     50.49% |         113      6.20%     56.70% |         112      6.15%     62.84% |         115      6.31%     69.15% |         108      5.93%     75.08% |         116      6.37%     81.45% |         116      6.37%     87.82% |         115      6.31%     94.13% |         107      5.87%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean::total         1822                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock |         131      5.47%      5.47% |         193      8.05%     13.52% |         178      7.43%     20.94% |         161      6.72%     27.66% |         145      6.05%     33.71% |         177      7.38%     41.09% |         134      5.59%     46.68% |         134      5.59%     52.27% |         133      5.55%     57.82% |         150      6.26%     64.08% |         160      6.68%     70.76% |         128      5.34%     76.10% |         144      6.01%     82.10% |         148      6.17%     88.28% |         149      6.22%     94.49% |         132      5.51%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock::total         2397                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock |       24674     68.83%     68.83% |        8341     23.27%     92.09% |         212      0.59%     92.68% |         208      0.58%     93.26% |         251      0.70%     93.96% |         283      0.79%     94.75% |         217      0.61%     95.36% |         216      0.60%     95.96% |         214      0.60%     96.56% |         179      0.50%     97.06% |         201      0.56%     97.62% |         141      0.39%     98.01% |         198      0.55%     98.56% |         182      0.51%     99.07% |         178      0.50%     99.57% |         155      0.43%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock::total        35850                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR |          25      6.53%      6.53% |          25      6.53%     13.05% |          26      6.79%     19.84% |          28      7.31%     27.15% |          26      6.79%     33.94% |          25      6.53%     40.47% |          20      5.22%     45.69% |          18      4.70%     50.39% |          20      5.22%     55.61% |          24      6.27%     61.88% |          24      6.27%     68.15% |          22      5.74%     73.89% |          28      7.31%     81.20% |          28      7.31%     88.51% |          22      5.74%     94.26% |          22      5.74%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR::total          383                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS |           0      0.00%      0.00% |           2      3.12%      3.12% |           0      0.00%      3.12% |           0      0.00%      3.12% |          16     25.00%     28.12% |           1      1.56%     29.69% |           2      3.12%     32.81% |           0      0.00%     32.81% |           1      1.56%     34.38% |          17     26.56%     60.94% |           2      3.12%     64.06% |           0      0.00%     64.06% |           1      1.56%     65.62% |           0      0.00%     65.62% |           5      7.81%     73.44% |          17     26.56%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS::total           64                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX |          31      4.74%      4.74% |          45      6.88%     11.62% |          48      7.34%     18.96% |          48      7.34%     26.30% |          48      7.34%     33.64% |          64      9.79%     43.43% |          48      7.34%     50.76% |          48      7.34%     58.10% |          48      7.34%     65.44% |          31      4.74%     70.18% |          31      4.74%     74.92% |          17      2.60%     77.52% |          33      5.05%     82.57% |          48      7.34%     89.91% |          39      5.96%     95.87% |          27      4.13%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX::total          654                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR |         109      4.17%      4.17% |         136      5.20%      9.38% |         191      7.31%     16.69% |         215      8.23%     24.91% |         189      7.23%     32.15% |         166      6.35%     38.50% |         192      7.35%     45.85% |         133      5.09%     50.94% |         179      6.85%     57.79% |         176      6.74%     64.52% |         163      6.24%     70.76% |         186      7.12%     77.88% |         186      7.12%     85.00% |         176      6.74%     91.73% |         130      4.98%     96.71% |          86      3.29%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR::total         2613                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS |        1812      6.20%      6.20% |        1811      6.20%     12.41% |        1827      6.26%     18.66% |        1837      6.29%     24.95% |        1824      6.25%     31.20% |        1804      6.18%     37.37% |        1834      6.28%     43.65% |        1812      6.20%     49.86% |        1826      6.25%     56.11% |        1840      6.30%     62.41% |        1836      6.29%     68.70% |        1813      6.21%     74.90% |        1821      6.24%     81.14% |        1827      6.26%     87.40% |        1838      6.29%     93.69% |        1843      6.31%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS::total        29205                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE |           1      0.45%      0.45% |          51     22.77%     23.21% |          31     13.84%     37.05% |          15      6.70%     43.75% |          15      6.70%     50.45% |          33     14.73%     65.18% |           3      1.34%     66.52% |           5      2.23%     68.75% |           2      0.89%     69.64% |           2      0.89%     70.54% |          30     13.39%     83.93% |           0      0.00%     83.93% |          15      6.70%     90.62% |           3      1.34%     91.96% |          17      7.59%     99.55% |           1      0.45%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE::total          224                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS |         125      6.15%      6.15% |         145      7.14%     13.29% |         132      6.50%     19.78% |         143      7.04%     26.82% |         136      6.69%     33.51% |         139      6.84%     40.35% |         137      6.74%     47.10% |         133      6.55%     53.64% |         133      6.55%     60.19% |         115      5.66%     65.85% |         119      5.86%     71.70% |         111      5.46%     77.17% |         120      5.91%     83.07% |         118      5.81%     88.88% |         117      5.76%     94.64% |         109      5.36%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS::total         2032                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX |           2      3.23%      3.23% |           2      3.23%      6.45% |           1      1.61%      8.06% |           2      3.23%     11.29% |          20     32.26%     43.55% |          17     27.42%     70.97% |           1      1.61%     72.58% |           1      1.61%     74.19% |           1      1.61%     75.81% |           1      1.61%     77.42% |           1      1.61%     79.03% |           0      0.00%     79.03% |          12     19.35%     98.39% |           0      0.00%     98.39% |           0      0.00%     98.39% |           1      1.61%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX::total           62                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS |         131      5.47%      5.47% |         193      8.05%     13.52% |         178      7.43%     20.94% |         161      6.72%     27.66% |         145      6.05%     33.71% |         177      7.38%     41.09% |         134      5.59%     46.68% |         134      5.59%     52.27% |         133      5.55%     57.82% |         150      6.26%     64.08% |         160      6.68%     70.76% |         128      5.34%     76.10% |         144      6.01%     82.10% |         148      6.17%     88.28% |         149      6.22%     94.49% |         132      5.51%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS::total         2397                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX |       24515     74.71%     74.71% |        8096     24.67%     99.38% |           0      0.00%     99.38% |           0      0.00%     99.38% |          16      0.05%     99.43% |          29      0.09%     99.52% |          26      0.08%     99.60% |          29      0.09%     99.69% |          29      0.09%     99.77% |          13      0.04%     99.81% |          18      0.05%     99.87% |          13      0.04%     99.91% |          17      0.05%     99.96% |          13      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX::total        32814                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX |          24      4.25%      4.25% |          50      8.85%     13.10% |          31      5.49%     18.58% |          43      7.61%     26.19% |          62     10.97%     37.17% |          63     11.15%     48.32% |          46      8.14%     56.46% |          47      8.32%     64.78% |          47      8.32%     73.10% |          31      5.49%     78.58% |          31      5.49%     84.07% |          10      1.77%     85.84% |          27      4.78%     90.62% |          30      5.31%     95.93% |          15      2.65%     98.58% |           8      1.42%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX::total          565                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data |           0      0.00%      0.00% |           2      3.12%      3.12% |           0      0.00%      3.12% |           0      0.00%      3.12% |          16     25.00%     28.12% |           1      1.56%     29.69% |           2      3.12%     32.81% |           0      0.00%     32.81% |           1      1.56%     34.38% |          17     26.56%     60.94% |           2      3.12%     64.06% |           0      0.00%     64.06% |           1      1.56%     65.62% |           0      0.00%     65.62% |           5      7.81%     73.44% |          17     26.56%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data::total           64                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data |          25      6.53%      6.53% |          25      6.53%     13.05% |          26      6.79%     19.84% |          28      7.31%     27.15% |          26      6.79%     33.94% |          25      6.53%     40.47% |          20      5.22%     45.69% |          18      4.70%     50.39% |          20      5.22%     55.61% |          24      6.27%     61.88% |          24      6.27%     68.15% |          22      5.74%     73.89% |          28      7.31%     81.20% |          28      7.31%     88.51% |          22      5.74%     94.26% |          22      5.74%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data::total          383                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data |          31      4.74%      4.74% |          45      6.88%     11.62% |          48      7.34%     18.96% |          48      7.34%     26.30% |          48      7.34%     33.64% |          64      9.79%     43.43% |          48      7.34%     50.76% |          48      7.34%     58.10% |          48      7.34%     65.44% |          31      4.74%     70.18% |          31      4.74%     74.92% |          17      2.60%     77.52% |          33      5.05%     82.57% |          48      7.34%     89.91% |          39      5.96%     95.87% |          27      4.13%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data::total          654                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETS::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.L1_GETX::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock |           1      0.45%      0.45% |          51     22.77%     23.21% |          31     13.84%     37.05% |          15      6.70%     43.75% |          15      6.70%     50.45% |          33     14.73%     65.18% |           3      1.34%     66.52% |           5      2.23%     68.75% |           2      0.89%     69.64% |           2      0.89%     70.54% |          30     13.39%     83.93% |           0      0.00%     83.93% |          15      6.70%     90.62% |           3      1.34%     91.96% |          17      7.59%     99.55% |           1      0.45%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock::total          224                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX |      176331     97.54%     97.54% |        4451      2.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX::total       180783                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock |       24673     69.26%     69.26% |        8290     23.27%     92.53% |         181      0.51%     93.03% |         193      0.54%     93.57% |         236      0.66%     94.24% |         250      0.70%     94.94% |         214      0.60%     95.54% |         211      0.59%     96.13% |         212      0.60%     96.73% |         177      0.50%     97.22% |         171      0.48%     97.70% |         141      0.40%     98.10% |         183      0.51%     98.61% |         179      0.50%     99.12% |         161      0.45%     99.57% |         154      0.43%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock::total        35626                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data |          22      4.04%      4.04% |          65     11.95%     15.99% |          63     11.58%     27.57% |          34      6.25%     33.82% |          30      5.51%     39.34% |          58     10.66%     50.00% |          18      3.31%     53.31% |          20      3.68%     56.99% |          20      3.68%     60.66% |          38      6.99%     67.65% |          38      6.99%     74.63% |          20      3.68%     78.31% |          28      5.15%     83.46% |          32      5.88%     89.34% |          34      6.25%     95.59% |          24      4.41%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data::total          544                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean |         108      5.97%      5.97% |         110      6.08%     12.05% |         114      6.30%     18.35% |         115      6.36%     24.71% |         114      6.30%     31.01% |         118      6.52%     37.53% |         116      6.41%     43.95% |         113      6.25%     50.19% |         113      6.25%     56.44% |         112      6.19%     62.63% |         115      6.36%     68.99% |         108      5.97%     74.96% |         116      6.41%     81.37% |         116      6.41%     87.78% |         114      6.30%     94.09% |         107      5.91%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean::total         1809                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock |           1      2.27%      2.27% |          18     40.91%     43.18% |           1      2.27%     45.45% |          12     27.27%     72.73% |           1      2.27%     75.00% |           1      2.27%     77.27% |           0      0.00%     77.27% |           1      2.27%     79.55% |           0      0.00%     79.55% |           0      0.00%     79.55% |           7     15.91%     95.45% |           0      0.00%     95.45% |           0      0.00%     95.45% |           0      0.00%     95.45% |           1      2.27%     97.73% |           1      2.27%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock::total           44                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data |           1      3.23%      3.23% |          17     54.84%     58.06% |           1      3.23%     61.29% |           1      3.23%     64.52% |           1      3.23%     67.74% |           1      3.23%     70.97% |           0      0.00%     70.97% |           1      3.23%     74.19% |           0      0.00%     74.19% |           0      0.00%     74.19% |           7     22.58%     96.77% |           0      0.00%     96.77% |           0      0.00%     96.77% |           0      0.00%     96.77% |           0      0.00%     96.77% |           1      3.23%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data::total           31                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean |           0      0.00%      0.00% |           1      7.69%      7.69% |           0      0.00%      7.69% |          11     84.62%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean::total           13                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_GETS::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.L1_UPGRADE::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock |         130      5.52%      5.52% |         175      7.44%     12.96% |         177      7.52%     20.48% |         149      6.33%     26.82% |         144      6.12%     32.94% |         176      7.48%     40.42% |         134      5.69%     46.11% |         133      5.65%     51.76% |         133      5.65%     57.42% |         150      6.37%     63.79% |         153      6.50%     70.29% |         128      5.44%     75.73% |         144      6.12%     81.85% |         148      6.29%     88.14% |         148      6.29%     94.43% |         131      5.57%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock::total         2353                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples       283877                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     3.463433                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.437249                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev     7.871241                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |      283813     99.98%     99.98% |          62      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total       283877                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples       250179                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.000040                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000028                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.006322                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      250169    100.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total       250179                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples        33698                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean    21.752033                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean    21.231699                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev    11.933459                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |       33634     99.81%     99.81% |          62      0.18%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           2      0.01%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total        33698                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples       192898                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     1.575288                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.023789                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    10.551935                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |      192247     99.66%     99.66% |         646      0.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total       192898                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples       191927                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.010124                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.001075                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     2.862434                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |      191925    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total       191927                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples          971                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   113.285273                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean    86.323610                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev    89.250672                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |         322     33.16%     33.16% |         645     66.43%     99.59% |           0      0.00%     99.59% |           0      0.00%     99.59% |           0      0.00%     99.59% |           0      0.00%     99.59% |           0      0.00%     99.59% |           0      0.00%     99.59% |           3      0.31%     99.90% |           1      0.10%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total          971                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples       492698                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     1.235091                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.020125                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev     6.094745                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |      492315     99.92%     99.92% |         377      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total       492698                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples       489702                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      489702    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total       489702                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples         2996                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean    39.661215                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    26.490484                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev    68.004775                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |        2613     87.22%     87.22% |         377     12.58%     99.80% |           0      0.00%     99.80% |           0      0.00%     99.80% |           0      0.00%     99.80% |           0      0.00%     99.80% |           1      0.03%     99.83% |           0      0.00%     99.83% |           0      0.00%     99.83% |           5      0.17%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total         2996                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples          419                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean     5.350835                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.448649                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    20.232821                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |         390     93.08%     93.08% |          24      5.73%     98.81% |           0      0.00%     98.81% |           0      0.00%     98.81% |           3      0.72%     99.52% |           1      0.24%     99.76% |           0      0.00%     99.76% |           1      0.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total          419                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples          384                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.096354                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.069068                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.295461                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         347     90.36%     90.36% |          37      9.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total          384                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples           35                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean    52.028571                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    40.618882                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    50.837970                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |           6     17.14%     17.14% |          24     68.57%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           3      8.57%     94.29% |           1      2.86%     97.14% |           0      0.00%     97.14% |           1      2.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total           35                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples        33541                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean   181.443368                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean   125.299953                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev   102.239489                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |         990      2.95%      2.95% |        9164     27.32%     30.27% |         388      1.16%     31.43% |         568      1.69%     33.12% |         605      1.80%     34.93% |         746      2.22%     37.15% |         946      2.82%     39.97% |        1084      3.23%     43.20% |       19050     56.80%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total        33541                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples          793                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         793    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total          793                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        32748                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   185.812844                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean   140.848832                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    99.491107                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |         197      0.60%      0.60% |        9164     27.98%     28.58% |         388      1.18%     29.77% |         568      1.73%     31.50% |         605      1.85%     33.35% |         746      2.28%     35.63% |         946      2.89%     38.52% |        1084      3.31%     41.83% |       19050     58.17%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        32748                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples        33541                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       33541    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total        33541                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples        33541                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       33541    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total        33541                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_msg_count         4835                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.003273                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_msg_count         4835                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.003291                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time         8991                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_avg_stall_time     1.859566                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_msg_count         4835                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.003273                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_msg_count         4835                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.004787                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles          221                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples         1828                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.203501                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     1.235379                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0-1         1768     96.72%     96.72% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::2-3           13      0.71%     97.43% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::4-5            8      0.44%     97.87% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::6-7            9      0.49%     98.36% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8-9           26      1.42%     99.78% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::10-11            1      0.05%     99.84% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::12-13            1      0.05%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::14-15            1      0.05%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::16-17            1      0.05%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total         1828                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits       194026                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses         3203                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses       197229                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits       101846                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses         1545                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses       103391                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_msg_count       300620                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.203523                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time         7992                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_avg_stall_time     0.026585                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_msg_count         7202                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.009751                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_msg_count          541                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs     0.000366                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_msg_count          960                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.001300                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_msg_count         7231                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.004895                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_msg_count         3165                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.002143                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.fullyBusyCycles            6                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples         7031                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.050348                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     0.784829                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0-3         6990     99.42%     99.42% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::4-7           27      0.38%     99.80% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8-11            7      0.10%     99.90% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::12-15            2      0.03%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::16-19            2      0.03%     99.96% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::20-23            1      0.01%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::28-31            1      0.01%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::32-35            1      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total         7031                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits        27584                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses         4121                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses        31705                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits        29248                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses          160                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses        29408                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_msg_count        61113                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.041372                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_avg_stall_time     0.005449                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_msg_count         4295                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.005815                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_msg_count         2723                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs    10.273682                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_msg_count         3437                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.004653                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_msg_count         4308                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.002916                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_msg_count         2795                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.001892                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.fullyBusyCycles            5                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::samples         6468                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::mean     0.065863                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::stdev     0.862240                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::0-3         6418     99.23%     99.23% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::4-7           28      0.43%     99.66% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::8-11           14      0.22%     99.88% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::12-15            2      0.03%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::16-19            4      0.06%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::24-27            1      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::32-35            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.delayHistogram::total         6468                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_hits        27498                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_misses         4189                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_accesses        31687                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_hits        29326                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_misses          161                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_accesses        29487                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.mandatoryQueue.m_msg_count        61174                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.mandatoryQueue.m_buf_msgs     0.041412                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.requestFromL1Cache.m_msg_count         4364                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.requestFromL1Cache.m_buf_msgs     0.005908                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.requestToL1Cache.m_msg_count         2090                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.requestToL1Cache.m_buf_msgs     0.001415                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.responseFromL1Cache.m_msg_count         2102                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.responseFromL1Cache.m_buf_msgs     0.002846                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.responseToL1Cache.m_msg_count         4378                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.responseToL1Cache.m_buf_msgs     0.002964                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers10.unblockFromL1Cache.m_msg_count         2125                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers10.unblockFromL1Cache.m_buf_msgs     0.001439                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.fullyBusyCycles            5                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::samples         6449                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::mean     0.073500                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::stdev     0.904322                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::0-3         6394     99.15%     99.15% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::4-7           34      0.53%     99.67% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::8-11           12      0.19%     99.86% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::12-15            3      0.05%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::16-19            3      0.05%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::24-27            2      0.03%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::32-35            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.delayHistogram::total         6449                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_hits        27523                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_misses         4189                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_accesses        31712                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_hits        29330                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_misses          161                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_accesses        29491                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.mandatoryQueue.m_msg_count        61203                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.mandatoryQueue.m_buf_msgs     0.041432                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.requestFromL1Cache.m_msg_count         4364                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.requestFromL1Cache.m_buf_msgs     0.005908                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.requestToL1Cache.m_msg_count         2068                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.requestToL1Cache.m_buf_msgs     0.001400                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.responseFromL1Cache.m_msg_count         2076                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.responseFromL1Cache.m_buf_msgs     0.002811                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.responseToL1Cache.m_msg_count         4381                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.responseToL1Cache.m_buf_msgs     0.002966                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers11.unblockFromL1Cache.m_msg_count         2124                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers11.unblockFromL1Cache.m_buf_msgs     0.001438                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.fullyBusyCycles            5                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::samples         6414                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::mean     0.068288                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::stdev     0.884230                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::0-3         6362     99.19%     99.19% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::4-7           30      0.47%     99.66% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::8-11           13      0.20%     99.86% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::12-15            4      0.06%     99.92% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::16-19            2      0.03%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::20-23            1      0.02%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::24-27            1      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::32-35            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.delayHistogram::total         6414                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_hits        27518                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_misses         4173                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_accesses        31691                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_hits        29314                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_misses          160                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_accesses        29474                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.mandatoryQueue.m_msg_count        61165                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.mandatoryQueue.m_buf_msgs     0.041406                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.requestFromL1Cache.m_msg_count         4347                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.requestFromL1Cache.m_buf_msgs     0.005885                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.requestToL1Cache.m_msg_count         2051                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.requestToL1Cache.m_buf_msgs     0.001388                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.responseFromL1Cache.m_msg_count         2059                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.responseFromL1Cache.m_buf_msgs     0.002788                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.responseToL1Cache.m_msg_count         4363                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.responseToL1Cache.m_buf_msgs     0.002954                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers12.unblockFromL1Cache.m_msg_count         2108                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers12.unblockFromL1Cache.m_buf_msgs     0.001427                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.fullyBusyCycles            2                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::samples         7476                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::mean     0.065008                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::stdev     0.783475                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::0-3         7411     99.13%     99.13% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::4-7           45      0.60%     99.73% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::8-11           15      0.20%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::12-15            1      0.01%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::16-19            2      0.03%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::24-27            1      0.01%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::32-35            1      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.delayHistogram::total         7476                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_hits        27880                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_misses         4158                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_accesses        32038                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_hits        29376                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_misses          183                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_accesses        29559                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.mandatoryQueue.m_msg_count        61597                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.mandatoryQueue.m_buf_msgs     0.041699                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers13.mandatoryQueue.m_avg_stall_time     0.005406                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers13.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.requestFromL1Cache.m_msg_count         4355                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.requestFromL1Cache.m_buf_msgs     0.005896                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.requestToL1Cache.m_msg_count         3108                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.requestToL1Cache.m_buf_msgs     0.002104                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.responseFromL1Cache.m_msg_count         4213                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.responseFromL1Cache.m_buf_msgs     0.005704                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.responseToL1Cache.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.responseToL1Cache.m_buf_msgs     0.002957                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers13.unblockFromL1Cache.m_msg_count         3551                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers13.unblockFromL1Cache.m_buf_msgs     0.002404                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.fullyBusyCycles            3                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::samples         6517                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::mean     0.107718                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::stdev     1.154726                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::0-7         6486     99.52%     99.52% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::8-15           24      0.37%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::16-23            3      0.05%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::24-31            2      0.03%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::32-39            1      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::40-47            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.delayHistogram::total         6517                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_hits        27777                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_misses         4215                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_accesses        31992                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_hits        29416                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_misses          185                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_accesses        29601                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.mandatoryQueue.m_msg_count        61593                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.mandatoryQueue.m_buf_msgs     0.041696                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.requestFromL1Cache.m_msg_count         4414                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.requestFromL1Cache.m_buf_msgs     0.005976                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.requestToL1Cache.m_msg_count         2091                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.requestToL1Cache.m_buf_msgs     6.986780                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.responseFromL1Cache.m_msg_count         2107                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.responseFromL1Cache.m_buf_msgs     0.002853                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.responseToL1Cache.m_msg_count         4426                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.responseToL1Cache.m_buf_msgs     0.002996                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers14.unblockFromL1Cache.m_msg_count         3218                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers14.unblockFromL1Cache.m_buf_msgs     0.002178                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.fullyBusyCycles            3                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::samples         6511                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::mean     0.107818                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::stdev     1.061569                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::0-7         6483     99.57%     99.57% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::8-15           22      0.34%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::16-23            3      0.05%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::24-31            2      0.03%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::32-39            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.delayHistogram::total         6511                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_hits        27774                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_misses         4214                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_accesses        31988                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_hits        29413                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_misses          185                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_accesses        29598                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.mandatoryQueue.m_msg_count        61586                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.mandatoryQueue.m_buf_msgs     0.041691                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.requestFromL1Cache.m_msg_count         4413                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.requestFromL1Cache.m_buf_msgs     0.005975                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.requestToL1Cache.m_msg_count         2087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.requestToL1Cache.m_buf_msgs     0.001413                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.responseFromL1Cache.m_msg_count         2100                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.responseFromL1Cache.m_buf_msgs     0.002843                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.responseToL1Cache.m_msg_count         4424                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.responseToL1Cache.m_buf_msgs     0.002995                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers15.unblockFromL1Cache.m_msg_count         2148                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers15.unblockFromL1Cache.m_buf_msgs     0.001454                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.fullyBusyCycles            5                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::samples         6369                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::mean     0.102685                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::stdev     0.992500                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::0-7         6345     99.62%     99.62% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::8-15           17      0.27%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::16-23            4      0.06%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::24-31            2      0.03%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::32-39            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.delayHistogram::total         6369                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Dcache.m_demand_hits        27544                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Dcache.m_demand_misses         4142                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Dcache.m_demand_accesses        31686                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Icache.m_demand_hits        29329                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Icache.m_demand_misses          161                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Icache.m_demand_accesses        29490                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.mandatoryQueue.m_msg_count        61176                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.mandatoryQueue.m_buf_msgs     0.041414                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.requestFromL1Cache.m_msg_count         4317                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.requestFromL1Cache.m_buf_msgs     0.005845                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.requestToL1Cache.m_msg_count         2040                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.requestToL1Cache.m_buf_msgs     0.001381                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.responseFromL1Cache.m_msg_count         2050                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.responseFromL1Cache.m_buf_msgs     0.002776                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.responseToL1Cache.m_msg_count         4329                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.responseToL1Cache.m_buf_msgs     0.002931                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers16.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers16.unblockFromL1Cache.m_msg_count         2079                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers16.unblockFromL1Cache.m_buf_msgs     0.001407                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.fullyBusyCycles            7                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::samples         6449                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::mean     0.046209                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::stdev     0.655932                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::0-3         6413     99.44%     99.44% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::4-7           22      0.34%     99.78% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::8-11            8      0.12%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::12-15            2      0.03%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::16-19            3      0.05%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::24-27            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::total         6449                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_hits        27501                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_misses         4181                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_accesses        31682                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_hits        29307                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_misses          160                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_accesses        29467                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_msg_count        61149                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_buf_msgs     0.041396                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_avg_stall_time     0.005446                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_msg_count         4355                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_buf_msgs     0.005896                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_msg_count         2080                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_buf_msgs     0.001408                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_msg_count         2091                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_buf_msgs     0.002831                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_msg_count         4369                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_buf_msgs     0.002958                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_msg_count         2720                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_buf_msgs     0.001841                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.fullyBusyCycles            5                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::samples         6451                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::mean     0.068206                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::stdev     0.879216                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::0-3         6400     99.21%     99.21% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::4-7           31      0.48%     99.69% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::8-11           12      0.19%     99.88% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::12-15            3      0.05%     99.92% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::16-19            2      0.03%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::20-23            1      0.02%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::24-27            1      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::32-35            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::total         6451                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_hits        27501                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_misses         4182                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_accesses        31683                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_hits        29306                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_misses          161                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_accesses        29467                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_msg_count        61150                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_buf_msgs     0.041397                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_avg_stall_time     0.005446                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_msg_count         4357                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_buf_msgs     0.005899                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_buf_msgs     0.001409                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_buf_msgs     0.002832                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_msg_count         4370                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_buf_msgs     0.002958                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_buf_msgs     0.001434                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.fullyBusyCycles            5                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::samples         6452                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::mean     0.058277                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::stdev     0.790002                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::0-3         6410     99.35%     99.35% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::4-7           23      0.36%     99.71% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::8-11           10      0.15%     99.86% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::12-15            4      0.06%     99.92% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::16-19            3      0.05%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::20-23            1      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::24-27            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::total         6452                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_hits        27499                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_misses         4184                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_accesses        31683                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_hits        29310                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_misses          159                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_accesses        29469                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_msg_count        61152                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_buf_msgs     0.041398                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_avg_stall_time     0.005445                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_msg_count         4357                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_buf_msgs     0.005899                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_msg_count         2082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_buf_msgs     0.001409                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_msg_count         2094                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_buf_msgs     0.002835                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_msg_count         4370                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_buf_msgs     0.002958                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_msg_count         2121                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_buf_msgs     0.001436                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.fullyBusyCycles            7                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::samples         6457                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::mean     0.056373                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::stdev     0.711418                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::0-3         6410     99.27%     99.27% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::4-7           29      0.45%     99.72% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::8-11           12      0.19%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::12-15            2      0.03%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::16-19            3      0.05%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::20-23            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::total         6457                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_hits        27518                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_misses         4185                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_accesses        31703                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_hits        29329                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_misses          164                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_accesses        29493                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_msg_count        61196                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_buf_msgs     0.041428                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_avg_stall_time     0.010883                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_msg_count         4363                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_buf_msgs     0.005907                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_msg_count         2082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_buf_msgs     0.001409                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_msg_count         2093                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_buf_msgs     0.002834                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_msg_count         4375                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_buf_msgs     0.002962                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_msg_count         2121                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_buf_msgs     0.001436                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.fullyBusyCycles            7                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::samples         6451                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::mean     0.078747                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::stdev     1.046515                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::0-3         6394     99.12%     99.12% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::4-7           35      0.54%     99.66% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::8-11           13      0.20%     99.86% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::12-15            1      0.02%     99.88% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::16-19            1      0.02%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::20-23            1      0.02%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::24-27            4      0.06%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::32-35            2      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::total         6451                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_hits        27499                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_misses         4183                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_accesses        31682                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_hits        29317                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_misses          160                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_accesses        29477                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_msg_count        61159                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_buf_msgs     0.041403                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_avg_stall_time     0.010890                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_msg_count         4357                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_buf_msgs     0.005899                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_buf_msgs     0.001409                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_msg_count         2093                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_buf_msgs     0.002834                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_msg_count         4370                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_buf_msgs     0.002958                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_msg_count         2118                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_buf_msgs     0.001434                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.fullyBusyCycles            7                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::samples         6459                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::mean     0.060381                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::stdev     0.812992                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::0-3         6412     99.27%     99.27% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::4-7           30      0.46%     99.74% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::8-11           10      0.15%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::12-15            3      0.05%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::16-19            2      0.03%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::24-27            1      0.02%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::32-35            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::total         6459                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_hits        27521                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_misses         4185                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_accesses        31706                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_hits        29335                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_misses          166                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_accesses        29501                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_msg_count        61207                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_buf_msgs     0.041435                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_avg_stall_time     0.005441                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_msg_count         4365                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_buf_msgs     0.005910                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_buf_msgs     0.001409                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_buf_msgs     0.002832                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_msg_count         4378                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_buf_msgs     0.002964                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_msg_count         2118                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_buf_msgs     0.001434                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.fullyBusyCycles            7                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::samples         6454                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::mean     0.074992                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::stdev     0.932538                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::0-3         6398     99.13%     99.13% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::4-7           33      0.51%     99.64% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::8-11           16      0.25%     99.89% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::12-15            1      0.02%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::16-19            2      0.03%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::20-23            1      0.02%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::24-27            2      0.03%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::32-35            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::total         6454                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_hits        27502                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_misses         4185                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_accesses        31687                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_hits        29320                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_misses          160                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_accesses        29480                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_msg_count        61167                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_buf_msgs     0.041408                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_avg_stall_time     0.005444                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers8.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.requestFromL1Cache.m_msg_count         4359                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.requestFromL1Cache.m_buf_msgs     0.005902                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.requestToL1Cache.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.requestToL1Cache.m_buf_msgs     0.001409                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.responseFromL1Cache.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.responseFromL1Cache.m_buf_msgs     0.002832                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.responseToL1Cache.m_msg_count         4373                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.responseToL1Cache.m_buf_msgs     0.002960                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.unblockFromL1Cache.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.unblockFromL1Cache.m_buf_msgs     0.001434                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.fullyBusyCycles            7                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::samples         6474                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::mean     0.065493                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::stdev     0.729446                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::0-3         6416     99.10%     99.10% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::4-7           40      0.62%     99.72% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::8-11           13      0.20%     99.92% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::12-15            1      0.02%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::16-19            3      0.05%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::20-23            1      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.delayHistogram::total         6474                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_hits        27529                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_misses         4189                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_accesses        31718                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_hits        29374                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_misses          170                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_accesses        29544                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.mandatoryQueue.m_msg_count        61262                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.mandatoryQueue.m_buf_msgs     0.041473                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.mandatoryQueue.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers9.mandatoryQueue.m_avg_stall_time     0.010871                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers9.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.requestFromL1Cache.m_msg_count         4373                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.requestFromL1Cache.m_buf_msgs     0.005921                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.requestToL1Cache.m_msg_count         2087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.requestToL1Cache.m_buf_msgs     0.049052                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.responseFromL1Cache.m_msg_count         2100                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.responseFromL1Cache.m_buf_msgs     0.002843                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.responseToL1Cache.m_msg_count         4387                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.responseToL1Cache.m_buf_msgs     0.002970                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers9.unblockFromL1Cache.m_msg_count         2123                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers9.unblockFromL1Cache.m_buf_msgs     0.001437                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.fullyBusyCycles        43220                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::samples        51767                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::mean   412.966871                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::stdev   481.646123                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::0-127        28813     55.66%     55.66% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::128-255          603      1.16%     56.82% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::256-383          535      1.03%     57.86% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::384-511          736      1.42%     59.28% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::512-639          880      1.70%     60.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::640-767          110      0.21%     61.19% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::768-895          779      1.50%     62.70% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::896-1023        13833     26.72%     89.42% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::1024-1151         5478     10.58%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::total        51767                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_msg_count          282                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_buf_msgs     0.000382                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_msg_count        24647                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_buf_msgs     0.016685                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_msg_count        27140                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_buf_msgs     3.410313                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_stall_time   1668519144                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_stall_count       176331                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_avg_stall_time 61478.229329                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_hits         2053                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_misses        24928                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_accesses        26981                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_msg_count         2494                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_buf_msgs     0.003077                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_msg_count          413                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_buf_msgs     0.000280                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_msg_count        24972                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_buf_msgs     0.016905                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::samples        19355                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::mean     2.347197                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::stdev     4.497360                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::0-127        19355    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::total        19355                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_msg_count          298                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_buf_msgs     0.000403                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_msg_count         8340                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_buf_msgs     0.005646                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_msg_count        10908                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_buf_msgs     0.035280                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_stall_time     13722264                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_stall_count         4451                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_avg_stall_time         1258                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_hits         2148                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_misses         8587                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_accesses        10735                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_msg_count         2619                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_buf_msgs     0.003193                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_msg_count          491                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_buf_msgs     0.000332                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_msg_count         8689                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_buf_msgs     0.005882                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::samples         2993                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::mean     0.805212                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::stdev     2.450134                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::0-127         2993    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::total         2993                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.DirRequestFromL2Cache.m_msg_count          299                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.DirRequestFromL2Cache.m_buf_msgs     0.000405                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestFromL2Cache.m_msg_count          208                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestFromL2Cache.m_buf_msgs     0.000141                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache.m_msg_count         2798                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache.m_buf_msgs     0.001928                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache.m_stall_time        16650                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache.m_stall_count            6                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache.m_avg_stall_time     5.950679                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers10.L2cache.m_demand_hits         2157                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.L2cache.m_demand_misses          477                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.L2cache.m_demand_accesses         2634                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers10.responseFromL2Cache.m_msg_count         2620                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.responseFromL2Cache.m_buf_msgs     0.003214                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.responseToL2Cache.m_msg_count          459                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.responseToL2Cache.m_buf_msgs     0.000311                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.unblockToL2Cache.m_msg_count          526                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.unblockToL2Cache.m_buf_msgs     0.000356                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::samples         2736                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::mean     0.668860                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::stdev     2.104751                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::0-127         2736    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::total         2736                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.DirRequestFromL2Cache.m_msg_count          281                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.DirRequestFromL2Cache.m_buf_msgs     0.000380                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestFromL2Cache.m_msg_count          141                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestFromL2Cache.m_buf_msgs     0.000095                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestToL2Cache.m_msg_count         2684                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestToL2Cache.m_buf_msgs     0.001817                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.L2cache.m_demand_hits         2119                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.L2cache.m_demand_misses          422                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.L2cache.m_demand_accesses         2541                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers11.responseFromL2Cache.m_msg_count         2543                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.responseFromL2Cache.m_buf_msgs     0.003156                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.responseToL2Cache.m_msg_count          409                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.responseToL2Cache.m_buf_msgs     0.000277                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.unblockToL2Cache.m_msg_count          434                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.unblockToL2Cache.m_buf_msgs     0.000294                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::samples         2952                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::mean     0.770325                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::stdev     2.282362                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::0-127         2952    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::total         2952                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.DirRequestFromL2Cache.m_msg_count          298                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.DirRequestFromL2Cache.m_buf_msgs     0.000403                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestFromL2Cache.m_msg_count          176                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestFromL2Cache.m_buf_msgs     0.000119                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestToL2Cache.m_msg_count         2773                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestToL2Cache.m_buf_msgs     0.001877                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.L2cache.m_demand_hits         2157                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.L2cache.m_demand_misses          459                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.L2cache.m_demand_accesses         2616                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers12.responseFromL2Cache.m_msg_count         2612                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.responseFromL2Cache.m_buf_msgs     0.003218                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.responseToL2Cache.m_msg_count          442                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.responseToL2Cache.m_buf_msgs     0.000299                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.unblockToL2Cache.m_msg_count          504                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.unblockToL2Cache.m_buf_msgs     0.000341                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::samples         2945                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::mean     0.548727                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::stdev     2.017692                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::0-127         2945    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::total         2945                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.DirRequestFromL2Cache.m_msg_count          301                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.DirRequestFromL2Cache.m_buf_msgs     0.000408                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestFromL2Cache.m_msg_count          164                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestFromL2Cache.m_buf_msgs     0.000111                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestToL2Cache.m_msg_count         2749                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestToL2Cache.m_buf_msgs     0.001861                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.L2cache.m_demand_hits         2127                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.L2cache.m_demand_misses          462                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.L2cache.m_demand_accesses         2589                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers13.responseFromL2Cache.m_msg_count         2588                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.responseFromL2Cache.m_buf_msgs     0.003190                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.responseToL2Cache.m_msg_count          449                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.responseToL2Cache.m_buf_msgs     0.000304                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.unblockToL2Cache.m_msg_count          492                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.unblockToL2Cache.m_buf_msgs     0.000333                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::samples         2874                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::mean     0.695894                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::stdev     2.171887                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::0-127         2874    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::total         2874                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.DirRequestFromL2Cache.m_msg_count          303                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.DirRequestFromL2Cache.m_buf_msgs     0.000410                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestFromL2Cache.m_msg_count          166                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestFromL2Cache.m_buf_msgs     0.000112                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestToL2Cache.m_msg_count         2699                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestToL2Cache.m_buf_msgs     0.001827                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.L2cache.m_demand_hits         2104                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.L2cache.m_demand_misses          452                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.L2cache.m_demand_accesses         2556                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers14.responseFromL2Cache.m_msg_count         2550                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.responseFromL2Cache.m_buf_msgs     0.003139                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.responseToL2Cache.m_msg_count          452                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.responseToL2Cache.m_buf_msgs     0.000306                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.unblockToL2Cache.m_msg_count          487                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.unblockToL2Cache.m_buf_msgs     0.000330                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::samples         2731                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::mean     0.463566                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::stdev     1.919356                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::0-127         2731    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::total         2731                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.DirRequestFromL2Cache.m_msg_count          289                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.DirRequestFromL2Cache.m_buf_msgs     0.000391                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestFromL2Cache.m_msg_count          133                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestFromL2Cache.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestToL2Cache.m_msg_count         2601                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestToL2Cache.m_buf_msgs     0.001761                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.L2cache.m_demand_hits         2042                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.L2cache.m_demand_misses          421                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.L2cache.m_demand_accesses         2463                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers15.responseFromL2Cache.m_msg_count         2469                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.responseFromL2Cache.m_buf_msgs     0.003053                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.responseToL2Cache.m_msg_count          421                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.responseToL2Cache.m_buf_msgs     0.000285                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.unblockToL2Cache.m_msg_count          449                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.unblockToL2Cache.m_buf_msgs     0.000304                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::samples         3107                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::mean     0.791761                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::stdev     2.354064                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::0-127         3107    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::total         3107                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.DirRequestFromL2Cache.m_msg_count          305                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.DirRequestFromL2Cache.m_buf_msgs     0.000413                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestFromL2Cache.m_msg_count          209                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestFromL2Cache.m_buf_msgs     0.000141                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestToL2Cache.m_msg_count         2835                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestToL2Cache.m_buf_msgs     0.001919                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_hits         2189                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_misses          483                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_accesses         2672                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers2.responseFromL2Cache.m_msg_count         2657                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.responseFromL2Cache.m_buf_msgs     0.003260                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.responseToL2Cache.m_msg_count          483                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.responseToL2Cache.m_buf_msgs     0.000327                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.unblockToL2Cache.m_msg_count          554                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.unblockToL2Cache.m_buf_msgs     0.000375                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::samples         3098                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::mean     0.590058                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::stdev     2.149812                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::0-127         3098    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::total         3098                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.DirRequestFromL2Cache.m_msg_count          304                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.DirRequestFromL2Cache.m_buf_msgs     0.000412                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestFromL2Cache.m_msg_count          176                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestFromL2Cache.m_buf_msgs     0.000119                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestToL2Cache.m_msg_count         2862                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestToL2Cache.m_buf_msgs     0.001937                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_hits         2221                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_misses          465                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_accesses         2686                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers3.responseFromL2Cache.m_msg_count         2701                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.responseFromL2Cache.m_buf_msgs     0.003322                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.responseToL2Cache.m_msg_count          465                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.responseToL2Cache.m_buf_msgs     0.000315                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.unblockToL2Cache.m_msg_count          534                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.unblockToL2Cache.m_buf_msgs     0.000361                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::samples         3128                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::mean     0.798593                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::stdev     2.333905                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::0-127         3128    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::total         3128                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.DirRequestFromL2Cache.m_msg_count          315                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.DirRequestFromL2Cache.m_buf_msgs     0.000426                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestFromL2Cache.m_msg_count          176                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestFromL2Cache.m_buf_msgs     0.000119                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestToL2Cache.m_msg_count         2865                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestToL2Cache.m_buf_msgs     0.001939                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_hits         2192                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_misses          476                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_accesses         2668                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers4.responseFromL2Cache.m_msg_count         2704                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.responseFromL2Cache.m_buf_msgs     0.003304                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.responseToL2Cache.m_msg_count          460                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.responseToL2Cache.m_buf_msgs     0.000311                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.unblockToL2Cache.m_msg_count          563                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.unblockToL2Cache.m_buf_msgs     0.000381                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::samples         3245                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::mean     0.831433                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::stdev     2.422205                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::0-127         3245    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::total         3245                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.DirRequestFromL2Cache.m_msg_count          319                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.DirRequestFromL2Cache.m_buf_msgs     0.000432                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestFromL2Cache.m_msg_count          239                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestFromL2Cache.m_buf_msgs     0.000162                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestToL2Cache.m_msg_count         2893                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestToL2Cache.m_buf_msgs     0.001958                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_hits         2167                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_misses          525                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_accesses         2692                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers5.responseFromL2Cache.m_msg_count         2687                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.responseFromL2Cache.m_buf_msgs     0.003264                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.responseToL2Cache.m_msg_count          496                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.responseToL2Cache.m_buf_msgs     0.000336                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.unblockToL2Cache.m_msg_count          630                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.unblockToL2Cache.m_buf_msgs     0.000426                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::samples         2998                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::mean     0.767178                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::stdev     2.305026                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::0-127         2998    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::total         2998                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.DirRequestFromL2Cache.m_msg_count          310                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.DirRequestFromL2Cache.m_buf_msgs     0.000420                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestFromL2Cache.m_msg_count          163                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestFromL2Cache.m_buf_msgs     0.000110                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestToL2Cache.m_msg_count         2829                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestToL2Cache.m_buf_msgs     0.001915                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_hits         2176                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_misses          470                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_accesses         2646                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers6.responseFromL2Cache.m_msg_count         2669                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.responseFromL2Cache.m_buf_msgs     0.003278                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.responseToL2Cache.m_msg_count          444                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.responseToL2Cache.m_buf_msgs     0.000301                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.unblockToL2Cache.m_msg_count          520                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.unblockToL2Cache.m_buf_msgs     0.000352                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::samples         2910                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::mean     0.802062                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::stdev     2.383338                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::0-127         2910    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::total         2910                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.DirRequestFromL2Cache.m_msg_count          306                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.DirRequestFromL2Cache.m_buf_msgs     0.000414                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestFromL2Cache.m_msg_count          168                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestFromL2Cache.m_buf_msgs     0.000114                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestToL2Cache.m_msg_count         2736                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestToL2Cache.m_buf_msgs     0.001852                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_hits         2088                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_misses          469                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_accesses         2557                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers7.responseFromL2Cache.m_msg_count         2573                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.responseFromL2Cache.m_buf_msgs     0.003152                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.responseToL2Cache.m_msg_count          440                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.responseToL2Cache.m_buf_msgs     0.000298                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.unblockToL2Cache.m_msg_count          514                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.unblockToL2Cache.m_buf_msgs     0.000348                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::samples         2968                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::mean     0.590970                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::stdev     2.149724                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::0-127         2968    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::total         2968                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.DirRequestFromL2Cache.m_msg_count          312                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.DirRequestFromL2Cache.m_buf_msgs     0.000422                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.L1RequestFromL2Cache.m_msg_count          164                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.L1RequestFromL2Cache.m_buf_msgs     0.000111                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.L1RequestToL2Cache.m_msg_count         2800                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.L1RequestToL2Cache.m_buf_msgs     0.001895                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.L2cache.m_demand_hits         2147                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.L2cache.m_demand_misses          474                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.L2cache.m_demand_accesses         2621                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers8.responseFromL2Cache.m_msg_count         2638                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.responseFromL2Cache.m_buf_msgs     0.003238                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.responseToL2Cache.m_msg_count          445                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.responseToL2Cache.m_buf_msgs     0.000301                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.unblockToL2Cache.m_msg_count          511                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.unblockToL2Cache.m_buf_msgs     0.000346                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::samples         2951                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::mean     0.685530                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::stdev     2.140661                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::0-127         2951    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::total         2951                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.DirRequestFromL2Cache.m_msg_count          313                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.DirRequestFromL2Cache.m_buf_msgs     0.000424                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestFromL2Cache.m_msg_count          165                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestFromL2Cache.m_buf_msgs     0.000112                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestToL2Cache.m_msg_count         2785                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestToL2Cache.m_buf_msgs     0.001887                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestToL2Cache.m_stall_time          999                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestToL2Cache.m_stall_count            1                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestToL2Cache.m_avg_stall_time     0.358707                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers9.L2cache.m_demand_hits         2146                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.L2cache.m_demand_misses          476                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.L2cache.m_demand_accesses         2622                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers9.responseFromL2Cache.m_msg_count         2622                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.responseFromL2Cache.m_buf_msgs     0.003226                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.responseToL2Cache.m_msg_count          463                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.responseToL2Cache.m_buf_msgs     0.000313                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.unblockToL2Cache.m_msg_count          493                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.unblockToL2Cache.m_buf_msgs     0.000334                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.msg_count.Control       288692                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control      2309536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control       136444                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control      1091552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data       334963                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data     24117336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control       160115                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control      1280920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data         5350                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data       385200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control          426                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control         3408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers0.m_msg_count         4295                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers0.m_buf_msgs     0.005361                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers1.m_msg_count         3437                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers1.m_buf_msgs     0.004290                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers2.m_msg_count         2795                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers2.m_buf_msgs     0.003489                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers0.m_msg_count         4355                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers0.m_buf_msgs     0.005436                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers1.m_msg_count         2091                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers1.m_buf_msgs     0.002610                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers2.m_msg_count         2720                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers2.m_buf_msgs     0.003395                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers0.m_msg_count         4364                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers0.m_buf_msgs     0.005447                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers1.m_msg_count         2076                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers1.m_buf_msgs     0.002591                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers2.m_msg_count         2124                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link10.buffers2.m_buf_msgs     0.002651                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers0.m_msg_count         4347                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers0.m_buf_msgs     0.005426                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers1.m_msg_count         2059                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers1.m_buf_msgs     0.002570                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers2.m_msg_count         2108                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link11.buffers2.m_buf_msgs     0.002631                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers0.m_msg_count         4355                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers0.m_buf_msgs     0.005436                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers1.m_msg_count         4213                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers1.m_buf_msgs     0.005259                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers2.m_msg_count         3551                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link12.buffers2.m_buf_msgs     0.004433                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers0.m_msg_count         4414                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers0.m_buf_msgs     0.005510                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers1.m_msg_count         2107                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers1.m_buf_msgs     0.002630                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers2.m_msg_count         3218                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link13.buffers2.m_buf_msgs     0.004017                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers0.m_msg_count         4413                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers0.m_buf_msgs     0.005509                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers1.m_msg_count         2100                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers1.m_buf_msgs     0.002621                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers2.m_msg_count         2148                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link14.buffers2.m_buf_msgs     0.002681                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers0.m_msg_count         4317                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers0.m_buf_msgs     0.005389                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers1.m_msg_count         2050                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers1.m_buf_msgs     0.002559                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers2.m_msg_count         2079                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link15.buffers2.m_buf_msgs     0.002595                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers0.m_msg_count         4357                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers0.m_buf_msgs     0.005439                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers1.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers1.m_buf_msgs     0.002611                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers2.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers2.m_buf_msgs     0.002645                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers0.m_msg_count         4357                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers0.m_buf_msgs     0.005439                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers1.m_msg_count         2094                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers1.m_buf_msgs     0.002614                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers2.m_msg_count         2121                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers2.m_buf_msgs     0.002648                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers0.m_msg_count         4363                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers0.m_buf_msgs     0.005446                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers1.m_msg_count         2093                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers1.m_buf_msgs     0.002613                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers2.m_msg_count         2121                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers2.m_buf_msgs     0.002648                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers0.m_msg_count         4357                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers0.m_buf_msgs     0.005439                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers1.m_msg_count         2093                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers1.m_buf_msgs     0.002613                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers2.m_msg_count         2118                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers2.m_buf_msgs     0.002644                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers0.m_msg_count         4365                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers0.m_buf_msgs     0.005449                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers1.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers1.m_buf_msgs     0.002611                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers2.m_msg_count         2118                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers2.m_buf_msgs     0.002644                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers0.m_msg_count         4359                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers0.m_buf_msgs     0.005441                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers1.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers1.m_buf_msgs     0.002611                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers2.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers2.m_buf_msgs     0.002645                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers0.m_msg_count         4373                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers0.m_buf_msgs     0.005459                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers1.m_msg_count         2100                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers1.m_buf_msgs     0.002621                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers2.m_msg_count         2123                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link8.buffers2.m_buf_msgs     0.002650                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers0.m_msg_count         4364                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers0.m_buf_msgs     0.005447                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers1.m_msg_count         2102                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers1.m_buf_msgs     0.002624                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers2.m_msg_count         2125                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link9.buffers2.m_buf_msgs     0.002653                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.percent_links_utilized     2.472713                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Control::0         4281                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Control::0        34248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Request_Control::2         2723                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Request_Control::2        21784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Data::1         7697                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Data::1       554184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Control::1           48                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Control::2         2795                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Control::1          384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Control::2        22360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers1.m_msg_count         4308                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers1.m_buf_msgs     0.002916                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers2.m_msg_count         2723                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers2.m_buf_msgs     0.001843                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_msg_count         4295                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_buf_msgs     0.003022                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_stall_time        56277                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_avg_stall_time    13.102910                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_msg_count         3437                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_buf_msgs     0.004299                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_stall_time       970029                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_avg_stall_time   282.231306                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers7.m_msg_count         2795                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers7.m_buf_msgs     0.001892                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.acc_link_utilization 20587.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.link_utilization     2.569827                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_count         7031                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_bytes       329400                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_data_msg_bytes       273152                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_bw_sat_cy        17072                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_useful_bandwidth         0.95                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Request_Control::2         2723                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Request_Control::2        21784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Response_Data::1         4268                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Response_Data::1       307296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.acc_link_utilization 19031.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.link_utilization     2.375600                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_count        10527                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_bytes       304504                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_data_msg_bytes       220288                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_wait_time      1026306                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_bw_sat_cy        13809                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_msg_wait_time    97.492733                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_bandwidth         1.06                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_useful_bandwidth         0.77                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Control::0         4281                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Control::0        34248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Data::1         3429                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Data::1       246888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Control::1            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Control::2         2795                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Control::1           64                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Control::2        22360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.percent_links_utilized     2.091031                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Control::0         4341                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Control::0        34728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Request_Control::2         2080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Request_Control::2        16640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Response_Data::1         6411                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Response_Data::1       461592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Response_Control::1           49                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Response_Control::2         2720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Response_Control::1          392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Response_Control::2        21760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers1.m_msg_count         4369                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers1.m_buf_msgs     0.002958                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers2.m_msg_count         2080                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers2.m_buf_msgs     0.001408                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5.m_msg_count         4355                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5.m_buf_msgs     0.002984                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5.m_stall_time        17649                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5.m_avg_stall_time     4.052583                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_msg_count         2091                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_buf_msgs     0.001453                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_stall_time        18315                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_avg_stall_time     8.758967                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers7.m_msg_count         2720                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers7.m_buf_msgs     0.001841                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.acc_link_utilization 20536.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.link_utilization     2.563461                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_count         6449                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_bytes       328584                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_data_msg_bytes       276992                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_bw_sat_cy        17312                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_count.Request_Control::2         2080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_bytes.Request_Control::2        16640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_count.Response_Data::1         4328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_bytes.Response_Data::1       311616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.acc_link_utilization        12967                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.link_utilization     1.618601                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_count         9166                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_bytes       207472                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_data_msg_bytes       134144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_wait_time        35964                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_bw_sat_cy         8386                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_msg_wait_time     3.923631                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_bandwidth         0.72                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_useful_bandwidth         0.47                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Control::0         4341                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Control::0        34728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Response_Data::1         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Response_Data::1       149976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Response_Control::1            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Response_Control::2         2720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Response_Control::1           64                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Response_Control::2        21760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.percent_links_utilized     2.069998                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Control::0         4350                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Control::0        34800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Request_Control::2         2068                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Request_Control::2        16544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Response_Data::1         6402                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Response_Data::1       460944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Response_Control::1           55                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Response_Control::2         2124                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Response_Control::1          440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Response_Control::2        16992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers1.m_msg_count         4381                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers1.m_buf_msgs     0.002966                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers2.m_msg_count         2068                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers2.m_buf_msgs     0.001400                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers5.m_msg_count         4364                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers5.m_buf_msgs     0.003012                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers5.m_stall_time        28305                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers5.m_avg_stall_time     6.486022                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers6.m_msg_count         2076                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers6.m_buf_msgs     0.001431                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers6.m_stall_time        12654                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers6.m_avg_stall_time     6.095376                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers7.m_msg_count         2124                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.port_buffers7.m_buf_msgs     0.001438                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_10.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.acc_link_utilization 20568.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.link_utilization     2.567455                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_msg_count         6449                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_msg_bytes       329096                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_data_msg_bytes       277504                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_bw_sat_cy        17344                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_count.Request_Control::2         2068                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_bytes.Request_Control::2        16544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_count.Response_Data::1         4336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_bytes.Response_Data::1       312192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_count.Response_Control::1           45                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.msg_bytes.Response_Control::1          360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.acc_link_utilization        12598                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.link_utilization     1.572541                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_msg_count         8564                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_msg_bytes       201568                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_data_msg_bytes       133056                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_msg_wait_time        40959                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_bw_sat_cy         8320                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.avg_msg_wait_time     4.782695                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.avg_bandwidth         0.70                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.avg_useful_bandwidth         0.46                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Control::0         4350                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Control::0        34800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Response_Data::1         2066                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Response_Data::1       148752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Response_Control::1           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Response_Control::2         2124                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Response_Control::1           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Response_Control::2        16992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.percent_links_utilized     2.059606                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Control::0         4333                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Control::0        34664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Request_Control::2         2051                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Request_Control::2        16408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Response_Data::1         6371                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Response_Data::1       458712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Response_Control::1           51                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Response_Control::2         2108                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Response_Control::1          408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Response_Control::2        16864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers1.m_msg_count         4363                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers1.m_buf_msgs     0.002954                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers2.m_msg_count         2051                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers2.m_buf_msgs     0.001388                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers5.m_msg_count         4347                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers5.m_buf_msgs     0.002989                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers5.m_stall_time        22977                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers5.m_avg_stall_time     5.285714                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers6.m_msg_count         2059                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers6.m_buf_msgs     0.001416                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers6.m_stall_time        10656                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers6.m_avg_stall_time     5.175328                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers7.m_msg_count         2108                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.port_buffers7.m_buf_msgs     0.001427                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_11.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.acc_link_utilization        20487                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.link_utilization     2.557282                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_msg_count         6414                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_msg_bytes       327792                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_data_msg_bytes       276480                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_bw_sat_cy        17280                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.avg_bandwidth         1.14                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_count.Request_Control::2         2051                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_bytes.Request_Control::2        16408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_count.Response_Data::1         4320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_bytes.Response_Data::1       311040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_count.Response_Control::1           43                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.msg_bytes.Response_Control::1          344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.acc_link_utilization        12513                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.link_utilization     1.561930                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_msg_count         8514                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_msg_bytes       200208                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_data_msg_bytes       132096                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_msg_wait_time        33633                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_bw_sat_cy         8259                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.avg_msg_wait_time     3.950317                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.avg_bandwidth         0.70                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.avg_useful_bandwidth         0.46                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Control::0         4333                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Control::0        34664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Response_Data::1         2051                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Response_Data::1       147672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Response_Control::1            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Response_Control::2         2108                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Response_Control::1           64                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Response_Control::2        16864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.percent_links_utilized     2.745237                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Control::0         4341                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Control::0        34728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Request_Control::2         3108                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Request_Control::2        24864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Response_Data::1         8534                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Response_Data::1       614448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Response_Control::1           47                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Response_Control::2         3551                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Response_Control::1          376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Response_Control::2        28408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers1.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers1.m_buf_msgs     0.002957                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers2.m_msg_count         3108                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers2.m_buf_msgs     0.002104                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers5.m_msg_count         4355                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers5.m_buf_msgs     0.003010                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers5.m_stall_time        30636                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers5.m_avg_stall_time     7.034673                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers6.m_msg_count         4213                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers6.m_buf_msgs     0.005883                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers6.m_stall_time      1490841                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers6.m_avg_stall_time   353.866841                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers7.m_msg_count         3551                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.port_buffers7.m_buf_msgs     0.002404                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_12.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.acc_link_utilization        21058                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.link_utilization     2.628557                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_msg_count         7476                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_msg_bytes       336928                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_data_msg_bytes       277120                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_bw_sat_cy        17320                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.avg_bandwidth         1.18                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_count.Request_Control::2         3108                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_bytes.Request_Control::2        24864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_count.Response_Data::1         4330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_bytes.Response_Data::1       311760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.acc_link_utilization 22927.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.link_utilization     2.861917                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_msg_count        12119                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_msg_bytes       366840                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_data_msg_bytes       269888                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_msg_wait_time      1521477                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_bw_sat_cy        16904                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.avg_msg_wait_time   125.544764                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.avg_bandwidth         1.28                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.avg_useful_bandwidth         0.94                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Control::0         4341                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Control::0        34728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Response_Data::1         4204                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Response_Data::1       302688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Response_Control::1            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Response_Control::2         3551                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Response_Control::1           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Response_Control::2        28408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.percent_links_utilized     2.128759                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Control::0         4400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Control::0        35200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Request_Control::2         2091                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Request_Control::2        16728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Response_Data::1         6482                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Response_Data::1       466704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Response_Control::1           51                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Response_Control::2         3218                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Response_Control::1          408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Response_Control::2        25744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers1.m_msg_count         4426                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers1.m_buf_msgs     0.002996                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers2.m_msg_count         2091                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers2.m_buf_msgs     0.001416                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers5.m_msg_count         4414                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers5.m_buf_msgs     0.003034                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers5.m_stall_time        22644                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers5.m_avg_stall_time     5.130041                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers6.m_msg_count         2107                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers6.m_buf_msgs     0.001480                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers6.m_stall_time        26307                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers6.m_avg_stall_time    12.485524                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers7.m_msg_count         3218                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.port_buffers7.m_buf_msgs     0.002178                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_13.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.acc_link_utilization 20810.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.link_utilization     2.597663                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_msg_count         6517                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_msg_bytes       332968                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_data_msg_bytes       280832                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_bw_sat_cy        17552                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.avg_bandwidth         1.16                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.avg_useful_bandwidth         0.98                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_count.Request_Control::2         2091                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_bytes.Request_Control::2        16728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_count.Response_Data::1         4388                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_bytes.Response_Data::1       315936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.acc_link_utilization 13297.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.link_utilization     1.659855                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_msg_count         9739                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_msg_bytes       212760                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_data_msg_bytes       134848                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_msg_wait_time        48951                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_bw_sat_cy         8436                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.avg_msg_wait_time     5.026286                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.avg_bandwidth         0.74                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.avg_useful_bandwidth         0.47                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Control::0         4400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Control::0        35200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Response_Data::1         2094                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Response_Data::1       150768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Response_Control::1           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Response_Control::2         3218                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Response_Control::1          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Response_Control::2        25744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.percent_links_utilized     2.093683                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Control::0         4399                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Control::0        35192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Request_Control::2         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Request_Control::2        16696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Response_Data::1         6477                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Response_Data::1       466344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Response_Control::1           47                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Response_Control::2         2148                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Response_Control::1          376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Response_Control::2        17184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers1.m_msg_count         4424                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers1.m_buf_msgs     0.002995                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers2.m_msg_count         2087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers2.m_buf_msgs     0.001413                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers5.m_msg_count         4413                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers5.m_buf_msgs     0.003033                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers5.m_stall_time        22644                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers5.m_avg_stall_time     5.131203                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers6.m_msg_count         2100                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers6.m_buf_msgs     0.001464                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers6.m_stall_time        20979                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers6.m_avg_stall_time     9.990000                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers7.m_msg_count         2148                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.port_buffers7.m_buf_msgs     0.001454                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_14.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.acc_link_utilization 20815.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.link_utilization     2.598287                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_msg_count         6511                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_msg_bytes       333048                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_data_msg_bytes       280960                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_bw_sat_cy        17561                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.avg_bandwidth         1.16                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.avg_useful_bandwidth         0.98                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_count.Request_Control::2         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_bytes.Request_Control::2        16696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_count.Response_Data::1         4390                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_bytes.Response_Data::1       316080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_count.Response_Control::1           34                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.msg_bytes.Response_Control::1          272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.acc_link_utilization 12730.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.link_utilization     1.589080                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_msg_count         8661                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_msg_bytes       203688                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_data_msg_bytes       134400                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_msg_wait_time        43623                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_bw_sat_cy         8405                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.avg_msg_wait_time     5.036716                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.avg_bandwidth         0.71                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.avg_useful_bandwidth         0.47                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Control::0         4399                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Control::0        35192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Response_Data::1         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Response_Data::1       150264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Response_Control::1           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Response_Control::2         2148                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Response_Control::1          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Response_Control::2        17184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.percent_links_utilized     2.046094                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Control::0         4303                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Control::0        34424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Request_Control::2         2040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Request_Control::2        16320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Response_Data::1         6331                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Response_Data::1       455832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Response_Control::1           48                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Response_Control::2         2079                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Response_Control::1          384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Response_Control::2        16632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers1.m_msg_count         4329                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers1.m_buf_msgs     0.002931                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers2.m_msg_count         2040                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers2.m_buf_msgs     0.001381                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers5.m_msg_count         4317                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers5.m_buf_msgs     0.002958                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers5.m_stall_time        17649                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers5.m_avg_stall_time     4.088256                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers6.m_msg_count         2050                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers6.m_buf_msgs     0.001420                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers6.m_stall_time        15984                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers6.m_avg_stall_time     7.797073                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers7.m_msg_count         2079                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.port_buffers7.m_buf_msgs     0.001407                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_15.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.acc_link_utilization 20348.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.link_utilization     2.539994                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_msg_count         6369                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_msg_bytes       325576                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_data_msg_bytes       274624                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_bw_sat_cy        17164                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.avg_bandwidth         1.14                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.avg_useful_bandwidth         0.96                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_count.Request_Control::2         2040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_bytes.Request_Control::2        16320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_count.Response_Data::1         4291                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_bytes.Response_Data::1       308952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.acc_link_utilization        12435                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.link_utilization     1.552194                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_msg_count         8446                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_msg_bytes       198960                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_data_msg_bytes       131392                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_msg_wait_time        33633                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_bw_sat_cy         8214                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.avg_msg_wait_time     3.982122                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.avg_bandwidth         0.69                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.avg_useful_bandwidth         0.46                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Control::0         4303                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Control::0        34424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Response_Data::1         2040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Response_Data::1       146880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Response_Control::1           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Response_Control::2         2079                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Response_Control::1           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Response_Control::2        16632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.percent_links_utilized     2.072931                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Control::0         4343                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Control::0        34744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Response_Data::1         6413                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Response_Data::1       461736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Response_Control::1           49                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Response_Control::2         2119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Response_Control::1          392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Response_Control::2        16952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers1.m_msg_count         4370                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers1.m_buf_msgs     0.002958                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers2.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers2.m_buf_msgs     0.001409                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5.m_msg_count         4357                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5.m_buf_msgs     0.002988                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5.m_stall_time        18981                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5.m_avg_stall_time     4.356438                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_buf_msgs     0.001453                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_stall_time        18315                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_avg_stall_time     8.754780                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers7.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers7.m_buf_msgs     0.001434                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.acc_link_utilization 20545.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.link_utilization     2.564584                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_count         6451                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_bytes       328728                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_data_msg_bytes       277120                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_bw_sat_cy        17320                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_count.Response_Data::1         4330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_bytes.Response_Data::1       311760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.acc_link_utilization        12668                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.link_utilization     1.581278                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_count         8568                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_bytes       202688                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_data_msg_bytes       134144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_wait_time        37296                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_bw_sat_cy         8386                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_msg_wait_time     4.352941                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_bandwidth         0.71                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_useful_bandwidth         0.47                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Control::0         4343                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Control::0        34744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Response_Data::1         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Response_Data::1       149976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Response_Control::1            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Response_Control::2         2119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Response_Control::1           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Response_Control::2        16952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.percent_links_utilized     2.073587                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Control::0         4343                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Control::0        34744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Request_Control::2         2082                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Request_Control::2        16656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Response_Data::1         6415                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Response_Data::1       461880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Response_Control::1           49                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Response_Control::2         2121                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Response_Control::1          392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Response_Control::2        16968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers1.m_msg_count         4370                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers1.m_buf_msgs     0.002958                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers2.m_msg_count         2082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers2.m_buf_msgs     0.001409                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5.m_msg_count         4357                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5.m_buf_msgs     0.002987                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5.m_stall_time        18315                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5.m_avg_stall_time     4.203580                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_msg_count         2094                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_buf_msgs     0.001452                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_stall_time        16983                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_avg_stall_time     8.110315                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers7.m_msg_count         2121                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers7.m_buf_msgs     0.001436                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.acc_link_utilization        20546                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.link_utilization     2.564647                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_count         6452                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_bytes       328736                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_data_msg_bytes       277120                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_bw_sat_cy        17320                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_count.Request_Control::2         2082                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_bytes.Request_Control::2        16656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_count.Response_Data::1         4330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_bytes.Response_Data::1       311760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.acc_link_utilization        12678                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.link_utilization     1.582527                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_count         8572                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_bytes       202848                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_data_msg_bytes       134272                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_wait_time        35298                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_bw_sat_cy         8395                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_msg_wait_time     4.117825                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_bandwidth         0.71                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_useful_bandwidth         0.47                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Control::0         4343                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Control::0        34744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Response_Data::1         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Response_Data::1       150120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Response_Control::1            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Response_Control::2         2121                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Response_Control::1           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Response_Control::2        16968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.percent_links_utilized     2.075147                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Control::0         4349                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Control::0        34792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Request_Control::2         2082                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Request_Control::2        16656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Response_Data::1         6420                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Response_Data::1       462240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Response_Control::1           48                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Response_Control::2         2121                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Response_Control::1          384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Response_Control::2        16968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers1.m_msg_count         4375                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers1.m_buf_msgs     0.002962                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers2.m_msg_count         2082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers2.m_buf_msgs     0.001409                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5.m_msg_count         4363                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5.m_buf_msgs     0.002990                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5.m_stall_time        17982                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5.m_avg_stall_time     4.121476                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_msg_count         2093                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_buf_msgs     0.001454                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_stall_time        18315                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_avg_stall_time     8.750597                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers7.m_msg_count         2121                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers7.m_buf_msgs     0.001436                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.acc_link_utilization 20576.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.link_utilization     2.568454                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_count         6457                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_bytes       329224                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_data_msg_bytes       277568                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_bw_sat_cy        17348                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_count.Request_Control::2         2082                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_bytes.Request_Control::2        16656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_count.Response_Data::1         4337                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_bytes.Response_Data::1       312264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.acc_link_utilization 12672.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.link_utilization     1.581840                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_count         8577                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_bytes       202760                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_data_msg_bytes       134144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_wait_time        36297                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_bw_sat_cy         8387                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_msg_wait_time     4.231899                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_bandwidth         0.71                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_useful_bandwidth         0.47                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Control::0         4349                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Control::0        34792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Response_Data::1         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Response_Data::1       149976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Response_Control::1           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Response_Control::2         2121                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Response_Control::1           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Response_Control::2        16968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.percent_links_utilized     2.073680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Control::0         4343                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Control::0        34744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Response_Data::1         6416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Response_Data::1       461952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Response_Control::1           47                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Response_Control::2         2118                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Response_Control::1          376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Response_Control::2        16944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers1.m_msg_count         4370                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers1.m_buf_msgs     0.002958                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers2.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers2.m_buf_msgs     0.001409                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5.m_msg_count         4357                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5.m_buf_msgs     0.002985                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5.m_stall_time        17649                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5.m_avg_stall_time     4.050723                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_msg_count         2093                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_buf_msgs     0.001452                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_stall_time        17316                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_avg_stall_time     8.273292                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers7.m_msg_count         2118                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers7.m_buf_msgs     0.001434                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.acc_link_utilization 20549.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.link_utilization     2.565084                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_count         6451                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_bytes       328792                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_data_msg_bytes       277184                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_bw_sat_cy        17324                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_count.Response_Data::1         4331                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_bytes.Response_Data::1       311832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_count.Response_Control::1           39                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_bytes.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.acc_link_utilization        12676                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.link_utilization     1.582277                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_count         8568                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_bytes       202816                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_data_msg_bytes       134272                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_wait_time        34965                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_bw_sat_cy         8394                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_msg_wait_time     4.080882                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_bandwidth         0.71                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_useful_bandwidth         0.47                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Control::0         4343                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Control::0        34744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Response_Data::1         2085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Response_Data::1       150120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Response_Control::1            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Response_Control::2         2118                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Response_Control::1           64                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Response_Control::2        16944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.percent_links_utilized     2.075646                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Control::0         4351                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Control::0        34808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Response_Data::1         6422                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Response_Data::1       462384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Response_Control::1           48                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Response_Control::2         2118                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Response_Control::1          384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Response_Control::2        16944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers1.m_msg_count         4378                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers1.m_buf_msgs     0.002964                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers2.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers2.m_buf_msgs     0.001409                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5.m_msg_count         4365                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5.m_buf_msgs     0.002991                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5.m_stall_time        17982                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5.m_avg_stall_time     4.119588                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_buf_msgs     0.001451                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_stall_time        17316                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_avg_stall_time     8.277247                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers7.m_msg_count         2118                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers7.m_buf_msgs     0.001434                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.acc_link_utilization 20585.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.link_utilization     2.569577                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_count         6459                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_bytes       329368                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_data_msg_bytes       277696                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_bw_sat_cy        17356                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_count.Response_Data::1         4339                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_bytes.Response_Data::1       312408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_count.Response_Control::1           39                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_bytes.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.acc_link_utilization 12671.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.link_utilization     1.581715                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_count         8575                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_bytes       202744                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_data_msg_bytes       134144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_wait_time        35298                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_bw_sat_cy         8387                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_msg_wait_time     4.116385                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_bandwidth         0.71                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_useful_bandwidth         0.47                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Control::0         4351                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Control::0        34808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Response_Data::1         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Response_Data::1       149976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Response_Control::1            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Response_Control::2         2118                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Response_Control::1           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Response_Control::2        16944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.percent_links_utilized     2.073587                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Control::0         4345                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Control::0        34760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Response_Data::1         6415                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Response_Data::1       461880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Response_Control::1           50                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Response_Control::2         2119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Response_Control::1          400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Response_Control::2        16952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers1.m_msg_count         4373                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers1.m_buf_msgs     0.002960                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers2.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers2.m_buf_msgs     0.001409                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5.m_msg_count         4359                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5.m_buf_msgs     0.002989                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5.m_stall_time        18981                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5.m_avg_stall_time     4.354439                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_msg_count         2092                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_buf_msgs     0.001456                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_stall_time        19647                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_avg_stall_time     9.391491                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers7.m_msg_count         2119                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers7.m_buf_msgs     0.001434                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.acc_link_utilization        20555                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.link_utilization     2.565770                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_count         6454                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_bytes       328880                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_data_msg_bytes       277248                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_bw_sat_cy        17328                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_count.Response_Data::1         4332                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_bytes.Response_Data::1       311904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.acc_link_utilization        12669                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.link_utilization     1.581403                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_count         8570                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_bytes       202704                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_data_msg_bytes       134144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_wait_time        38628                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_bw_sat_cy         8389                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_msg_wait_time     4.507351                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_bandwidth         0.71                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_useful_bandwidth         0.47                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Control::0         4345                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Control::0        34760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Response_Data::1         2083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Response_Data::1       149976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Response_Control::1            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Response_Control::2         2119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Response_Control::1           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Response_Control::2        16952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.percent_links_utilized     2.079516                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Control::0         4359                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Control::0        34872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Request_Control::2         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Request_Control::2        16696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Response_Data::1         6433                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Response_Data::1       463176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Response_Control::1           54                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Response_Control::2         2123                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Response_Control::1          432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Response_Control::2        16984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers1.m_msg_count         4387                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers1.m_buf_msgs     0.002970                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers2.m_msg_count         2087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers2.m_buf_msgs     0.001413                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers5.m_msg_count         4373                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers5.m_buf_msgs     0.003000                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers5.m_stall_time        19314                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers5.m_avg_stall_time     4.416648                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers6.m_msg_count         2100                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers6.m_buf_msgs     0.001475                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers6.m_stall_time        26307                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers6.m_avg_stall_time    12.527143                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers7.m_msg_count         2123                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.port_buffers7.m_buf_msgs     0.001437                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_8.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.acc_link_utilization        20617                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.link_utilization     2.573509                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_msg_count         6474                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_msg_bytes       329872                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_data_msg_bytes       278080                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_bw_sat_cy        17380                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_count.Request_Control::2         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_bytes.Request_Control::2        16696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_count.Response_Data::1         4345                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_bytes.Response_Data::1       312840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_count.Response_Control::1           42                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.msg_bytes.Response_Control::1          336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.acc_link_utilization        12702                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.link_utilization     1.585522                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_msg_count         8596                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_msg_bytes       203232                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_data_msg_bytes       134464                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_msg_wait_time        45621                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_bw_sat_cy         8408                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.avg_msg_wait_time     5.307236                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.avg_bandwidth         0.71                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.avg_useful_bandwidth         0.47                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Control::0         4359                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Control::0        34872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Response_Data::1         2088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Response_Data::1       150336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Response_Control::1           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Response_Control::2         2123                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Response_Control::1           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Response_Control::2        16984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.percent_links_utilized     2.076676                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Control::0         4350                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Control::0        34800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Request_Control::2         2090                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Request_Control::2        16720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Response_Data::1         6423                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Response_Data::1       462456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Response_Control::1           57                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Response_Control::2         2125                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Response_Control::1          456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Response_Control::2        17000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers1.m_msg_count         4378                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers1.m_buf_msgs     0.002964                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers2.m_msg_count         2090                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers2.m_buf_msgs     0.001415                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers5.m_msg_count         4364                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers5.m_buf_msgs     0.003004                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers5.m_stall_time        24309                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers5.m_avg_stall_time     5.570348                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers6.m_msg_count         2102                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers6.m_buf_msgs     0.001464                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers6.m_stall_time        19980                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers6.m_avg_stall_time     9.505233                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers7.m_msg_count         2125                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.port_buffers7.m_buf_msgs     0.001439                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_9.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.acc_link_utilization        20582                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.link_utilization     2.569140                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_msg_count         6468                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_msg_bytes       329312                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_data_msg_bytes       277568                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_bw_sat_cy        17348                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_count.Request_Control::2         2090                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_bytes.Request_Control::2        16720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_count.Response_Data::1         4337                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_bytes.Response_Data::1       312264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.acc_link_utilization 12691.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.link_utilization     1.584212                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_msg_count         8591                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_msg_bytes       203064                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_data_msg_bytes       134336                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_msg_wait_time        44289                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_bw_sat_cy         8401                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.avg_msg_wait_time     5.155279                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.avg_bandwidth         0.71                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.avg_useful_bandwidth         0.47                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Control::0         4350                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Control::0        34800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Response_Data::1         2086                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Response_Data::1       150192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Response_Control::1           16                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Response_Control::2         2125                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Response_Control::1          128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Response_Control::2        17000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers1.m_msg_count         4308                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers1.m_buf_msgs     0.005377                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers2.m_msg_count         2723                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers2.m_buf_msgs     0.003399                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers1.m_msg_count         4369                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers1.m_buf_msgs     0.005454                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers2.m_msg_count         2080                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers2.m_buf_msgs     0.002596                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers1.m_msg_count         4381                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers1.m_buf_msgs     0.005469                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers2.m_msg_count         2068                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link10.buffers2.m_buf_msgs     0.002581                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers1.m_msg_count         4363                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers1.m_buf_msgs     0.005446                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers2.m_msg_count         2051                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link11.buffers2.m_buf_msgs     0.002560                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers1.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers1.m_buf_msgs     0.005452                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers2.m_msg_count         3108                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link12.buffers2.m_buf_msgs     0.003880                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers1.m_msg_count         4426                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers1.m_buf_msgs     0.005525                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers2.m_msg_count         2091                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link13.buffers2.m_buf_msgs     0.002610                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers1.m_msg_count         4424                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers1.m_buf_msgs     0.005522                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers2.m_msg_count         2087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link14.buffers2.m_buf_msgs     0.002605                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers1.m_msg_count         4329                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers1.m_buf_msgs     0.005404                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers2.m_msg_count         2040                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link15.buffers2.m_buf_msgs     0.002546                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers1.m_msg_count         4370                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers1.m_buf_msgs     0.005455                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers2.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers2.m_buf_msgs     0.002598                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers1.m_msg_count         4370                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers1.m_buf_msgs     0.005455                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers2.m_msg_count         2082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers2.m_buf_msgs     0.002599                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers1.m_msg_count         4375                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers1.m_buf_msgs     0.005461                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers2.m_msg_count         2082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers2.m_buf_msgs     0.002599                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers1.m_msg_count         4370                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers1.m_buf_msgs     0.005455                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers2.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers2.m_buf_msgs     0.002598                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers1.m_msg_count         4378                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers1.m_buf_msgs     0.005465                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers2.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers2.m_buf_msgs     0.002598                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers1.m_msg_count         4373                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers1.m_buf_msgs     0.005459                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers2.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers2.m_buf_msgs     0.002598                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers1.m_msg_count         4387                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers1.m_buf_msgs     0.005476                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers2.m_msg_count         2087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link8.buffers2.m_buf_msgs     0.002605                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers1.m_msg_count         4378                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers1.m_buf_msgs     0.005465                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers2.m_msg_count         2090                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link9.buffers2.m_buf_msgs     0.002609                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.percent_links_utilized     3.630566                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Control::0        29418                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Control::0       235344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Request_Control::2        25337                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Request_Control::2       202696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Data::1        10265                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Data::1       739080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Control::1          207                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Control::2        25729                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Control::1         1656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Control::2       205832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Writeback_Data::0          158                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Writeback_Data::0        11376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Writeback_Control::0           14                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Writeback_Control::0          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers0.m_msg_count        27140                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers0.m_buf_msgs     0.018383                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers0.m_stall_time         4995                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers0.m_avg_stall_time     0.184046                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers1.m_msg_count          413                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers1.m_buf_msgs     0.000280                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11.m_msg_count         4308                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11.m_buf_msgs     0.002921                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11.m_stall_time         2331                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11.m_avg_stall_time     0.541086                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers12.m_msg_count         2723                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers12.m_buf_msgs     0.001843                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers2.m_msg_count        24972                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers2.m_buf_msgs     0.016905                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_msg_count         2450                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_buf_msgs     0.001680                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_stall_time        10323                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_avg_stall_time     4.213469                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_msg_count         5751                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_buf_msgs     0.003974                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_stall_time        39627                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_avg_stall_time     6.890454                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers7.m_msg_count        23371                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers7.m_buf_msgs     0.015822                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers7.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers7.m_avg_stall_time     0.014248                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.acc_link_utilization 28498.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.link_utilization     3.557314                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_count        52525                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_bytes       455976                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_data_msg_bytes        35776                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_wait_time         4995                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_bw_sat_cy         2240                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_msg_wait_time     0.095098                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_bandwidth         1.59                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_useful_bandwidth         0.12                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Control::0        26981                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Control::0       215848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Response_Data::1          413                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Response_Data::1        29736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Response_Control::2        24972                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Response_Control::2       199776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Writeback_Data::0          146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Writeback_Data::0        10512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.acc_link_utilization        38170                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.link_utilization     4.764556                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_count        31572                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_bytes       610720                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_data_msg_bytes       358144                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_wait_time        50283                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_bw_sat_cy        22425                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_msg_wait_time     1.592645                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_bandwidth         2.13                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_useful_bandwidth         1.25                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Control::0         2437                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Control::0        19496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Request_Control::2        22614                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Request_Control::2       180912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Data::1         5584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Data::1       402048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Control::1          167                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Control::2          757                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Control::1         1336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Control::2         6056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.acc_link_utilization 20587.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.link_utilization     2.569827                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_count         7031                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_bytes       329400                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_data_msg_bytes       273152                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_wait_time         2331                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_bw_sat_cy        17073                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_msg_wait_time     0.331532                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_useful_bandwidth         0.95                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Request_Control::2         2723                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Request_Control::2        21784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Response_Data::1         4268                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Response_Data::1       307296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.percent_links_utilized     2.530153                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Control::0        15230                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Control::0       121840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Request_Control::2        10417                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Request_Control::2        83336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Data::1         9195                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Data::1       662040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Control::1          268                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Control::2        11363                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Control::1         2144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Control::2        90904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Writeback_Data::0          175                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Writeback_Data::0        12600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Writeback_Control::0           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Writeback_Control::0           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers0.m_msg_count        10908                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers0.m_buf_msgs     0.007386                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers0.m_stall_time          999                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers0.m_avg_stall_time     0.091584                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers1.m_msg_count          491                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers1.m_buf_msgs     0.000332                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers11.m_msg_count         4369                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers11.m_buf_msgs     0.002958                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers11.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers11.m_avg_stall_time     0.076219                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers12.m_msg_count         2080                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers12.m_buf_msgs     0.001408                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers2.m_msg_count         8689                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers2.m_buf_msgs     0.005882                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_msg_count         4507                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_buf_msgs     0.003072                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_stall_time        10323                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_avg_stall_time     2.290437                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_msg_count         4603                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_buf_msgs     0.003144                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_stall_time        13653                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_avg_stall_time     2.966109                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers7.m_msg_count        11011                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers7.m_buf_msgs     0.007455                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers7.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers7.m_avg_stall_time     0.030242                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.acc_link_utilization        12664                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.link_utilization     1.580779                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_count        20088                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_bytes       202624                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_data_msg_bytes        41920                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_wait_time          999                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_bw_sat_cy         2625                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_msg_wait_time     0.049731                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_bandwidth         0.71                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_useful_bandwidth         0.15                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Control::0        10735                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Control::0        85880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Response_Data::1          491                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Response_Data::1        35352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Response_Control::2         8689                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Response_Control::2        69512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Writeback_Data::0          164                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Writeback_Data::0        11808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Writeback_Control::0            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Writeback_Control::0           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.acc_link_utilization 27608.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.link_utilization     3.446221                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_count        20121                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_bytes       441736                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_data_msg_bytes       280768                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_wait_time        24309                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_bw_sat_cy        17555                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_msg_wait_time     1.208141                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_bandwidth         1.54                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_useful_bandwidth         0.98                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Control::0         4495                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Control::0        35960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Request_Control::2         8337                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Request_Control::2        66696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Response_Data::1         4376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Response_Data::1       315072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Response_Control::1          227                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Response_Control::2         2674                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Response_Control::1         1816                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Response_Control::2        21392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Writeback_Data::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Writeback_Data::0          792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.acc_link_utilization 20536.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.link_utilization     2.563461                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_count         6449                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_bytes       328584                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_data_msg_bytes       276992                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_bw_sat_cy        17312                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_msg_wait_time     0.051636                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_count.Request_Control::2         2080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_bytes.Request_Control::2        16640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_count.Response_Data::1         4328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_bytes.Response_Data::1       311616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.percent_links_utilized     1.999254                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Control::0         7136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Control::0        57088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Request_Control::2         2272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Request_Control::2        18176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Response_Data::1         9144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Response_Data::1       658368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Response_Control::1          246                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Response_Control::2         2643                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Response_Control::1         1968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Response_Control::2        21144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Writeback_Data::0          166                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Writeback_Data::0        11952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers0.m_msg_count         2798                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers0.m_buf_msgs     0.001894                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers1.m_msg_count          459                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers1.m_buf_msgs     0.000311                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers11.m_msg_count         4381                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers11.m_buf_msgs     0.002969                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers11.m_stall_time         1665                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers11.m_avg_stall_time     0.380050                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers12.m_msg_count         2068                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers12.m_buf_msgs     0.001400                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers2.m_msg_count          526                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers2.m_buf_msgs     0.000356                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers5.m_msg_count         4516                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers5.m_buf_msgs     0.003094                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers5.m_stall_time        18315                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers5.m_avg_stall_time     4.055580                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers6.m_msg_count         4550                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers6.m_buf_msgs     0.003117                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers6.m_stall_time        17982                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers6.m_avg_stall_time     3.952088                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers7.m_msg_count         2321                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers7.m_buf_msgs     0.001571                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.acc_link_utilization  4339.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.link_utilization     0.541676                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_msg_count         3783                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_msg_bytes        69432                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_data_msg_bytes        39168                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_bw_sat_cy         2448                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Control::0         2634                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Control::0        21072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Response_Data::1          459                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Response_Data::1        33048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Response_Control::2          526                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Response_Control::2         4208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Writeback_Data::0          153                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Writeback_Data::0        11016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Writeback_Control::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Writeback_Control::0           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.acc_link_utilization 23141.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.link_utilization     2.888629                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_msg_count        11387                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_msg_bytes       370264                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_data_msg_bytes       279168                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_msg_wait_time        36297                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_bw_sat_cy        17454                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.avg_msg_wait_time     3.187582                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.avg_bandwidth         1.29                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Control::0         4502                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Control::0        36016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Request_Control::2          204                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Request_Control::2         1632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Response_Data::1         4349                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Response_Data::1       313128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Response_Control::1          201                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Response_Control::2         2117                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Response_Control::1         1608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Response_Control::2        16936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.acc_link_utilization 20568.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.link_utilization     2.567455                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_msg_count         6449                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_msg_bytes       329096                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_data_msg_bytes       277504                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_msg_wait_time         1665                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_bw_sat_cy        17344                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.avg_msg_wait_time     0.258180                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_count.Request_Control::2         2068                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_bytes.Request_Control::2        16544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_count.Response_Data::1         4336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_bytes.Response_Data::1       312192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_count.Response_Control::1           45                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.msg_bytes.Response_Control::1          360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.percent_links_utilized     1.968609                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Control::0         7014                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Control::0        56112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Request_Control::2         2192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Request_Control::2        17536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Response_Data::1         9040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Response_Data::1       650880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Response_Control::1          194                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Response_Control::2         2541                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Response_Control::1         1552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Response_Control::2        20328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Writeback_Data::0          146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Writeback_Data::0        10512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Writeback_Control::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Writeback_Control::0           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers0.m_msg_count         2684                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers0.m_buf_msgs     0.001817                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers1.m_msg_count          409                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers1.m_buf_msgs     0.000277                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers11.m_msg_count         4363                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers11.m_buf_msgs     0.002959                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers11.m_stall_time         2664                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers11.m_avg_stall_time     0.610589                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers12.m_msg_count         2051                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers12.m_buf_msgs     0.001388                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers2.m_msg_count          434                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers2.m_buf_msgs     0.000294                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers5.m_msg_count         4487                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers5.m_buf_msgs     0.003058                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers5.m_stall_time         9990                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers5.m_avg_stall_time     2.226432                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers6.m_msg_count         4462                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers6.m_buf_msgs     0.003056                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers6.m_stall_time        17649                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers6.m_avg_stall_time     3.955401                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers7.m_msg_count         2248                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers7.m_buf_msgs     0.001522                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.acc_link_utilization  3931.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.link_utilization     0.490748                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_msg_count         3527                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_msg_bytes        62904                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_data_msg_bytes        34688                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_bw_sat_cy         2168                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.avg_bandwidth         0.22                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.avg_useful_bandwidth         0.12                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Control::0         2541                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Control::0        20328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Response_Data::1          409                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Response_Data::1        29448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Response_Control::2          434                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Response_Control::2         3472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Writeback_Data::0          133                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Writeback_Data::0         9576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Writeback_Control::0           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Writeback_Control::0           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.acc_link_utilization 22894.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.link_utilization     2.857797                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_msg_count        11197                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_msg_bytes       366312                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_data_msg_bytes       276736                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_msg_wait_time        27639                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_bw_sat_cy        17299                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.avg_msg_wait_time     2.468429                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.avg_bandwidth         1.28                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Control::0         4473                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Control::0        35784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Request_Control::2          141                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Request_Control::2         1128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Response_Data::1         4311                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Response_Data::1       310392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Response_Control::1          151                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Response_Control::2         2107                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Response_Control::1         1208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Response_Control::2        16856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.acc_link_utilization        20487                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.link_utilization     2.557282                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_msg_count         6414                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_msg_bytes       327792                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_data_msg_bytes       276480                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_msg_wait_time         2664                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_bw_sat_cy        17281                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.avg_msg_wait_time     0.415341                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.avg_bandwidth         1.14                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_count.Request_Control::2         2051                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_bytes.Request_Control::2        16408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_count.Response_Data::1         4320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_bytes.Response_Data::1       311040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_count.Response_Control::1           43                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.msg_bytes.Response_Control::1          344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.percent_links_utilized     2.432104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Control::0         7109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Control::0        56872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Request_Control::2         3212                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Request_Control::2        25696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Response_Data::1        11219                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Response_Data::1       807768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Response_Control::1          219                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Response_Control::2         3959                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Response_Control::1         1752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Response_Control::2        31672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Writeback_Data::0          158                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Writeback_Data::0        11376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers0.m_msg_count         2773                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers0.m_buf_msgs     0.001879                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers0.m_stall_time          999                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers0.m_avg_stall_time     0.360260                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers1.m_msg_count          442                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers1.m_buf_msgs     0.000299                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers11.m_msg_count         4368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers11.m_buf_msgs     0.002957                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers12.m_msg_count         3108                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers12.m_buf_msgs     0.002104                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers2.m_msg_count          504                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers2.m_buf_msgs     0.000341                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers5.m_msg_count         4507                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers5.m_buf_msgs     0.003137                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers5.m_stall_time        42291                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers5.m_avg_stall_time     9.383404                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers6.m_msg_count         6628                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers6.m_buf_msgs     0.004647                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers6.m_stall_time        78921                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers6.m_avg_stall_time    11.907212                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers7.m_msg_count         3559                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers7.m_buf_msgs     0.002410                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers7.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers7.m_avg_stall_time     0.093566                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_12.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.acc_link_utilization  4207.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.link_utilization     0.525200                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_msg_count         3719                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_msg_bytes        67320                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_data_msg_bytes        37568                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_msg_wait_time          999                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_bw_sat_cy         2349                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.avg_msg_wait_time     0.268621                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.avg_useful_bandwidth         0.13                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Control::0         2616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Control::0        20928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Response_Data::1          442                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Response_Data::1        31824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Response_Control::2          504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Response_Control::2         4032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Writeback_Data::0          145                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Writeback_Data::0        10440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.acc_link_utilization        33187                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.link_utilization     4.142555                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_msg_count        14694                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_msg_bytes       530992                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_data_msg_bytes       413440                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_msg_wait_time       121545                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_bw_sat_cy        25870                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.avg_msg_wait_time     8.271744                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.avg_bandwidth         1.85                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.avg_useful_bandwidth         1.44                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Control::0         4493                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Control::0        35944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Request_Control::2          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Request_Control::2          832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Response_Data::1         6447                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Response_Data::1       464184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Response_Control::1          181                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Response_Control::2         3455                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Response_Control::1         1448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Response_Control::2        27640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.acc_link_utilization        21058                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.link_utilization     2.628557                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_msg_count         7476                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_msg_bytes       336928                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_data_msg_bytes       277120                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_bw_sat_cy        17320                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.avg_bandwidth         1.18                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_count.Request_Control::2         3108                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_bytes.Request_Control::2        24864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_count.Response_Data::1         4330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_bytes.Response_Data::1       311760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.percent_links_utilized     2.043421                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Control::0         7141                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Control::0        57128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Request_Control::2         2253                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Request_Control::2        18024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Response_Data::1         9280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Response_Data::1       668160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Response_Control::1          213                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Response_Control::2         3633                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Response_Control::1         1704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Response_Control::2        29064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Writeback_Data::0          161                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Writeback_Data::0        11592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers0.m_msg_count         2749                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers0.m_buf_msgs     0.001862                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers0.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers0.m_avg_stall_time     0.242270                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers1.m_msg_count          449                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers1.m_buf_msgs     0.000304                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers11.m_msg_count         4426                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers11.m_buf_msgs     0.003000                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers11.m_stall_time         1665                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers11.m_avg_stall_time     0.376186                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers12.m_msg_count         2091                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers12.m_buf_msgs     0.001416                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers2.m_msg_count          492                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers2.m_buf_msgs     0.000334                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers2.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers2.m_avg_stall_time     0.676829                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers5.m_msg_count         4566                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers5.m_buf_msgs     0.003164                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers5.m_stall_time        35964                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers5.m_avg_stall_time     7.876478                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers6.m_msg_count         4618                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers6.m_buf_msgs     0.003207                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers6.m_stall_time        39960                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers6.m_avg_stall_time     8.653097                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers7.m_msg_count         3303                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers7.m_buf_msgs     0.002236                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.acc_link_utilization         4233                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.link_utilization     0.528383                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_msg_count         3690                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_msg_bytes        67728                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_data_msg_bytes        38208                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_msg_wait_time          999                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_bw_sat_cy         2389                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.avg_msg_wait_time     0.270732                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.avg_useful_bandwidth         0.13                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Control::0         2589                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Control::0        20712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Response_Data::1          449                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Response_Data::1        32328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Response_Control::2          492                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Response_Control::2         3936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Writeback_Data::0          148                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Writeback_Data::0        10656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.acc_link_utilization 24067.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.link_utilization     3.004217                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_msg_count        12487                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_msg_bytes       385080                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_data_msg_bytes       285184                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_msg_wait_time        75924                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_bw_sat_cy        17830                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.avg_msg_wait_time     6.080243                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.avg_bandwidth         1.34                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.avg_useful_bandwidth         1.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Control::0         4552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Control::0        36416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Request_Control::2          162                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Request_Control::2         1296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Response_Data::1         4443                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Response_Data::1       319896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Response_Control::1          175                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Response_Control::2         3141                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Response_Control::1         1400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Response_Control::2        25128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.acc_link_utilization 20810.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.link_utilization     2.597663                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_msg_count         6517                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_msg_bytes       332968                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_data_msg_bytes       280832                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_msg_wait_time         1665                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_bw_sat_cy        17553                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.avg_msg_wait_time     0.255486                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.avg_bandwidth         1.16                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.avg_useful_bandwidth         0.98                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_count.Request_Control::2         2091                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_bytes.Request_Control::2        16728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_count.Response_Data::1         4388                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_bytes.Response_Data::1       315936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.percent_links_utilized     2.000044                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Control::0         7114                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Control::0        56912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Request_Control::2         2253                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Request_Control::2        18024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Response_Data::1         9177                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Response_Data::1       660744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Response_Control::1          206                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Response_Control::2         2630                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Response_Control::1         1648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Response_Control::2        21040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Writeback_Data::0          148                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Writeback_Data::0        10656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Writeback_Control::0            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Writeback_Control::0           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers0.m_msg_count         2699                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers0.m_buf_msgs     0.001827                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers1.m_msg_count          452                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers1.m_buf_msgs     0.000306                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers11.m_msg_count         4424                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers11.m_buf_msgs     0.002996                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers11.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers11.m_avg_stall_time     0.075271                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers12.m_msg_count         2087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers12.m_buf_msgs     0.001413                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers2.m_msg_count          487                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers2.m_buf_msgs     0.000330                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers5.m_msg_count         4572                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers5.m_buf_msgs     0.003187                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers5.m_stall_time        45288                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers5.m_avg_stall_time     9.905512                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers6.m_msg_count         4507                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers6.m_buf_msgs     0.003140                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers6.m_stall_time        43623                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers6.m_avg_stall_time     9.678944                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers7.m_msg_count         2309                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers7.m_buf_msgs     0.001563                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.acc_link_utilization         4167                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.link_utilization     0.520144                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_msg_count         3638                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_msg_bytes        66672                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_data_msg_bytes        37568                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_bw_sat_cy         2348                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.avg_bandwidth         0.23                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.avg_useful_bandwidth         0.13                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Control::0         2556                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Control::0        20448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Response_Data::1          452                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Response_Data::1        32544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Response_Control::2          487                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Response_Control::2         3896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Writeback_Control::0           64                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.acc_link_utilization        23086                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.link_utilization     2.881701                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_msg_count        11388                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_msg_bytes       369376                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_data_msg_bytes       278272                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_msg_wait_time        88911                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_bw_sat_cy        17399                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.avg_msg_wait_time     7.807429                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.avg_bandwidth         1.29                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Control::0         4558                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Control::0        36464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Request_Control::2          166                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Request_Control::2         1328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Response_Data::1         4335                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Response_Data::1       312120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Response_Control::1          172                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Response_Control::2         2143                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Response_Control::1         1376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Response_Control::2        17144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.acc_link_utilization 20815.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.link_utilization     2.598287                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_msg_count         6511                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_msg_bytes       333048                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_data_msg_bytes       280960                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_bw_sat_cy        17561                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.avg_msg_wait_time     0.051144                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.avg_bandwidth         1.16                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.avg_useful_bandwidth         0.98                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_count.Request_Control::2         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_bytes.Request_Control::2        16696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_count.Response_Data::1         4390                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_bytes.Response_Data::1       316080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_count.Response_Control::1           34                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.msg_bytes.Response_Control::1          272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.percent_links_utilized     1.946702                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Control::0         6918                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Control::0        55344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Request_Control::2         2173                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Request_Control::2        17384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Response_Data::1         8945                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Response_Data::1       644040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Response_Control::1          187                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Response_Control::2         2526                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Response_Control::1         1496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Response_Control::2        20208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Writeback_Data::0          139                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Writeback_Data::0        10008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers0.m_msg_count         2601                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers0.m_buf_msgs     0.001761                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers1.m_msg_count          421                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers1.m_buf_msgs     0.000285                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers11.m_msg_count         4329                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers11.m_buf_msgs     0.002939                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers11.m_stall_time         3996                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers11.m_avg_stall_time     0.923077                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers12.m_msg_count         2040                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers12.m_buf_msgs     0.001381                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers2.m_msg_count          449                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers2.m_buf_msgs     0.000304                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers5.m_msg_count         4469                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers5.m_buf_msgs     0.003111                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers5.m_stall_time        42291                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers5.m_avg_stall_time     9.463191                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers6.m_msg_count         4382                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers6.m_buf_msgs     0.003039                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers6.m_stall_time        35631                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers6.m_avg_stall_time     8.131219                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers7.m_msg_count         2210                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers7.m_buf_msgs     0.001496                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.acc_link_utilization  3923.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.link_utilization     0.489749                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_msg_count         3471                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_msg_bytes        62776                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_data_msg_bytes        35008                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_bw_sat_cy         2188                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.avg_bandwidth         0.22                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.avg_useful_bandwidth         0.12                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Control::0         2463                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Control::0        19704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Response_Data::1          421                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Response_Data::1        30312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Response_Control::2          449                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Response_Control::2         3592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Writeback_Data::0          126                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Writeback_Data::0         9072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.acc_link_utilization 22514.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.link_utilization     2.810364                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_msg_count        11061                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_msg_bytes       360232                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_data_msg_bytes       271744                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_msg_wait_time        77922                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_bw_sat_cy        16989                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.avg_msg_wait_time     7.044752                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.avg_bandwidth         1.26                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.avg_useful_bandwidth         0.95                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Control::0         4455                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Control::0        35640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Request_Control::2          133                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Request_Control::2         1064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Response_Data::1         4233                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Response_Data::1       304776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Response_Control::1          149                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Response_Control::2         2077                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Response_Control::1         1192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Response_Control::2        16616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.acc_link_utilization 20348.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.link_utilization     2.539994                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_msg_count         6369                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_msg_bytes       325576                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_data_msg_bytes       274624                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_msg_wait_time         3996                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_bw_sat_cy        17165                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.avg_msg_wait_time     0.627414                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.avg_bandwidth         1.14                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.avg_useful_bandwidth         0.96                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_count.Request_Control::2         2040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_bytes.Request_Control::2        16320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_count.Response_Data::1         4291                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_bytes.Response_Data::1       308952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.percent_links_utilized     2.013629                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Control::0         7174                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Control::0        57392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Request_Control::2         2286                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Request_Control::2        18288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Data::1         9216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Data::1       663552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Control::1          240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Control::2         2666                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Control::1         1920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Control::2        21328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Writeback_Data::0          163                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Writeback_Data::0        11736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers0.m_msg_count         2835                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers0.m_buf_msgs     0.001919                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers1.m_msg_count          483                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers1.m_buf_msgs     0.000327                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11.m_msg_count         4370                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11.m_buf_msgs     0.002966                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11.m_stall_time         3996                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11.m_avg_stall_time     0.914416                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers12.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers12.m_buf_msgs     0.001410                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers12.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers12.m_avg_stall_time     0.320038                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers2.m_msg_count          554                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers2.m_buf_msgs     0.000375                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_msg_count         4515                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_buf_msgs     0.003084                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_stall_time        13653                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_avg_stall_time     3.023920                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_msg_count         4603                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_buf_msgs     0.003146                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_stall_time        14985                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_avg_stall_time     3.255486                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers7.m_msg_count         2317                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers7.m_buf_msgs     0.001569                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.acc_link_utilization         4472                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.link_utilization     0.558216                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_count         3872                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_bytes        71552                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_data_msg_bytes        40576                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_bw_sat_cy         2536                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_bandwidth         0.25                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Control::0         2672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Control::0        21376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Response_Data::1          483                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Response_Data::1        34776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Response_Control::2          554                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Response_Control::2         4432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Writeback_Data::0          151                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Writeback_Data::0        10872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.acc_link_utilization 23377.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.link_utilization     2.918088                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_count        11435                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_bytes       374040                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_data_msg_bytes       282560                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_wait_time        28638                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_bw_sat_cy        17664                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_msg_wait_time     2.504416                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_bandwidth         1.31                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_useful_bandwidth         0.99                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Control::0         4502                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Control::0        36016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Request_Control::2          205                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Request_Control::2         1640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Response_Data::1         4403                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Response_Data::1       317016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Response_Control::1          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Response_Control::2         2112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Response_Control::1         1600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Response_Control::2        16896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.acc_link_utilization 20545.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.link_utilization     2.564584                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_count         6451                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_bytes       328728                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_data_msg_bytes       277120                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_wait_time         4662                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_bw_sat_cy        17321                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_msg_wait_time     0.722679                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_count.Response_Data::1         4330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_bytes.Response_Data::1       311760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.percent_links_utilized     2.020578                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Control::0         7184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Control::0        57472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Request_Control::2         2254                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Request_Control::2        18032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Data::1         9242                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Data::1       665424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Control::1          238                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Control::2         2649                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Control::1         1904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Control::2        21192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Writeback_Data::0          179                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Writeback_Data::0        12888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Writeback_Control::0           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Writeback_Control::0           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers0.m_msg_count         2862                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers0.m_buf_msgs     0.001937                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers1.m_msg_count          465                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers1.m_buf_msgs     0.000315                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11.m_msg_count         4370                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11.m_buf_msgs     0.002966                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11.m_stall_time         3663                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11.m_avg_stall_time     0.838215                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers12.m_msg_count         2082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers12.m_buf_msgs     0.001409                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers2.m_msg_count          534                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers2.m_buf_msgs     0.000361                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_msg_count         4511                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_buf_msgs     0.003072                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_stall_time         8991                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_avg_stall_time     1.993128                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_msg_count         4645                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_buf_msgs     0.003197                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_stall_time        25974                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_avg_stall_time     5.591819                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers7.m_msg_count         2287                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers7.m_buf_msgs     0.001548                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.acc_link_utilization  4458.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.link_utilization     0.556531                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_count         3861                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_bytes        71336                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_data_msg_bytes        40448                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_bw_sat_cy         2528                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_bandwidth         0.25                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Control::0         2686                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Control::0        21488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Response_Data::1          465                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Response_Data::1        33480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Response_Control::2          534                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Response_Control::2         4272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Writeback_Data::0          167                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Writeback_Data::0        12024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Writeback_Control::0            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Writeback_Control::0           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.acc_link_utilization 23557.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.link_utilization     2.940556                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_count        11443                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_bytes       376920                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_data_msg_bytes       285376                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_wait_time        34965                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_bw_sat_cy        17839                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_msg_wait_time     3.055580                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_bandwidth         1.32                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_useful_bandwidth         1.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Control::0         4498                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Control::0        35984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Request_Control::2          172                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Request_Control::2         1376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Response_Data::1         4447                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Response_Data::1       320184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Response_Control::1          198                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Response_Control::2         2115                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Response_Control::1         1584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Response_Control::2        16920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.acc_link_utilization        20546                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.link_utilization     2.564647                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_count         6452                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_bytes       328736                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_data_msg_bytes       277120                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_wait_time         3663                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_bw_sat_cy        17321                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_msg_wait_time     0.567731                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_count.Request_Control::2         2082                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_bytes.Request_Control::2        16656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_count.Response_Data::1         4330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_bytes.Response_Data::1       311760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.percent_links_utilized     2.022096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Control::0         7185                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Control::0        57480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Request_Control::2         2255                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Request_Control::2        18040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Data::1         9227                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Data::1       664344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Control::1          258                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Control::2         2678                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Control::1         2064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Control::2        21424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Writeback_Data::0          196                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Writeback_Data::0        14112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Writeback_Control::0           14                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Writeback_Control::0          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers0.m_msg_count         2865                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers0.m_buf_msgs     0.001939                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers1.m_msg_count          460                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers1.m_buf_msgs     0.000311                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_msg_count         4375                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_buf_msgs     0.002970                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_stall_time         4329                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_avg_stall_time     0.989486                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers12.m_msg_count         2082                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers12.m_buf_msgs     0.001409                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers2.m_msg_count          563                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers2.m_buf_msgs     0.000381                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_msg_count         4530                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_buf_msgs     0.003094                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_stall_time        13320                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_avg_stall_time     2.940397                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_msg_count         4650                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_buf_msgs     0.003189                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_stall_time        20313                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_avg_stall_time     4.368387                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers7.m_msg_count         2288                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers7.m_buf_msgs     0.001549                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.acc_link_utilization         4520                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.link_utilization     0.564207                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_count         3888                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_bytes        72320                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_data_msg_bytes        41216                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_bw_sat_cy         2576                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_bandwidth         0.25                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Control::0         2668                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Control::0        21344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Response_Data::1          460                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Response_Data::1        33120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Response_Control::2          563                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Response_Control::2         4504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Writeback_Data::0          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Writeback_Data::0        13248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.acc_link_utilization        23502                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.link_utilization     2.933628                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_count        11468                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_bytes       376032                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_data_msg_bytes       284288                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_wait_time        33633                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_bw_sat_cy        17770                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_msg_wait_time     2.932769                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_bandwidth         1.31                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_useful_bandwidth         0.99                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Control::0         4517                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Control::0        36136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Request_Control::2          173                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Request_Control::2         1384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Response_Data::1         4430                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Response_Data::1       318960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Response_Control::1          220                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Response_Control::2         2115                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Response_Control::1         1760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Response_Control::2        16920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.acc_link_utilization 20576.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.link_utilization     2.568454                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_count         6457                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_bytes       329224                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_data_msg_bytes       277568                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_wait_time         4329                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_bw_sat_cy        17349                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_msg_wait_time     0.670435                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_count.Request_Control::2         2082                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_bytes.Request_Control::2        16656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_count.Response_Data::1         4337                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_bytes.Response_Data::1       312264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.percent_links_utilized     2.024926                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Control::0         7206                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Control::0        57648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Request_Control::2         2316                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Request_Control::2        18528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Data::1         9222                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Data::1       663984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Control::1          277                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Control::2         2739                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Control::1         2216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Control::2        21912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Writeback_Data::0          198                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Writeback_Data::0        14256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Writeback_Control::0           15                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Writeback_Control::0          120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers0.m_msg_count         2893                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers0.m_buf_msgs     0.001958                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers1.m_msg_count          496                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers1.m_buf_msgs     0.000336                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_msg_count         4370                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_buf_msgs     0.002963                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_stall_time         2331                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_avg_stall_time     0.533410                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers12.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers12.m_buf_msgs     0.001409                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers2.m_msg_count          630                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers2.m_buf_msgs     0.000426                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_msg_count         4526                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_buf_msgs     0.003111                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_stall_time        23310                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_avg_stall_time     5.150243                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_msg_count         4633                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_buf_msgs     0.003239                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_stall_time        50283                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_avg_stall_time    10.853227                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers7.m_msg_count         2344                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers7.m_buf_msgs     0.001587                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.acc_link_utilization  4741.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.link_utilization     0.591856                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_count         4019                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_bytes        75864                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_data_msg_bytes        43712                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_bw_sat_cy         2732                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_bandwidth         0.26                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_useful_bandwidth         0.15                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Control::0         2692                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Control::0        21536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Response_Data::1          496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Response_Data::1        35712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Response_Control::2          630                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Response_Control::2         5040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Writeback_Data::0          187                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Writeback_Data::0        13464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Writeback_Control::0           14                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Writeback_Control::0          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.acc_link_utilization 23375.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.link_utilization     2.917838                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_count        11503                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_bytes       374008                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_data_msg_bytes       281984                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_wait_time        73593                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_bw_sat_cy        17640                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_msg_wait_time     6.397722                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_bandwidth         1.31                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_useful_bandwidth         0.98                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Control::0         4514                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Control::0        36112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Request_Control::2          235                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Request_Control::2         1880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Response_Data::1         4395                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Response_Data::1       316440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Response_Control::1          238                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Response_Control::2         2109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Response_Control::1         1904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Response_Control::2        16872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Writeback_Data::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Writeback_Data::0          792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.acc_link_utilization 20549.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.link_utilization     2.565084                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_count         6451                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_bytes       328792                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_data_msg_bytes       277184                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_wait_time         2331                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_bw_sat_cy        17325                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_msg_wait_time     0.361339                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_count.Response_Data::1         4331                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_bytes.Response_Data::1       311832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_count.Response_Control::1           39                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_bytes.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.percent_links_utilized     2.013317                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Control::0         7161                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Control::0        57288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Request_Control::2         2242                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Request_Control::2        17936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Data::1         9205                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Data::1       662760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Control::1          233                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Control::2         2634                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Control::1         1864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Control::2        21072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Writeback_Data::0          183                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Writeback_Data::0        13176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers0.m_msg_count         2829                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers0.m_buf_msgs     0.001915                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers1.m_msg_count          444                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers1.m_buf_msgs     0.000301                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_msg_count         4378                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_buf_msgs     0.002971                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_stall_time         3663                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_avg_stall_time     0.836683                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers12.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers12.m_buf_msgs     0.001409                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers2.m_msg_count          520                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers2.m_buf_msgs     0.000352                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_msg_count         4528                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_buf_msgs     0.003103                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_stall_time        18648                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_avg_stall_time     4.118375                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_msg_count         4616                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_buf_msgs     0.003155                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_stall_time        14652                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_avg_stall_time     3.174177                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers7.m_msg_count         2275                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers7.m_buf_msgs     0.001540                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.acc_link_utilization  4356.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.link_utilization     0.543798                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_count         3793                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_bytes        69704                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_data_msg_bytes        39360                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_bw_sat_cy         2460                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Control::0         2646                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Control::0        21168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Response_Data::1          444                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Response_Data::1        31968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Response_Control::2          520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Response_Control::2         4160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Writeback_Data::0          171                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Writeback_Data::0        12312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.acc_link_utilization 23445.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.link_utilization     2.926576                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_count        11419                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_bytes       375128                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_data_msg_bytes       283776                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_wait_time        33300                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_bw_sat_cy        17738                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_msg_wait_time     2.916192                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_bandwidth         1.31                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_useful_bandwidth         0.99                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Control::0         4515                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Control::0        36120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Request_Control::2          161                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Request_Control::2         1288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Response_Data::1         4422                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Response_Data::1       318384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Response_Control::1          194                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Response_Control::2         2114                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Response_Control::1         1552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Response_Control::2        16912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.acc_link_utilization 20585.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.link_utilization     2.569577                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_count         6459                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_bytes       329368                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_data_msg_bytes       277696                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_wait_time         3663                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_bw_sat_cy        17359                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_msg_wait_time     0.567116                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_count.Response_Data::1         4339                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_bytes.Response_Data::1       312408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_count.Response_Control::1           39                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_bytes.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.percent_links_utilized     1.991743                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Control::0         7068                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Control::0        56544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Request_Control::2         2248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Request_Control::2        17984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Data::1         9106                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Data::1       655632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Control::1          232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Control::2         2629                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Control::1         1856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Control::2        21032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Writeback_Data::0          177                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Writeback_Data::0        12744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Writeback_Control::0           14                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Writeback_Control::0          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers0.m_msg_count         2736                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers0.m_buf_msgs     0.001852                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers1.m_msg_count          440                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers1.m_buf_msgs     0.000298                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11.m_msg_count         4373                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11.m_buf_msgs     0.002962                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11.m_stall_time          999                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11.m_avg_stall_time     0.228447                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers12.m_msg_count         2081                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers12.m_buf_msgs     0.001409                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers2.m_msg_count          514                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers2.m_buf_msgs     0.000348                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_msg_count         4523                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_buf_msgs     0.003096                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_stall_time        16650                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_avg_stall_time     3.681185                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_msg_count         4525                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_buf_msgs     0.003098                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_stall_time        16983                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_avg_stall_time     3.753149                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers7.m_msg_count         2282                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers7.m_buf_msgs     0.001545                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.acc_link_utilization         4269                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.link_utilization     0.532876                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_count         3690                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_bytes        68304                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_data_msg_bytes        38784                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_bw_sat_cy         2424                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Control::0         2557                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Control::0        20456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Response_Data::1          440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Response_Data::1        31680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Response_Control::2          514                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Response_Control::2         4112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Writeback_Data::0          166                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Writeback_Data::0        11952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.acc_link_utilization        23045                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.link_utilization     2.876583                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_count        11330                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_bytes       368720                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_data_msg_bytes       278080                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_wait_time        33633                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_bw_sat_cy        17382                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_msg_wait_time     2.968491                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_bandwidth         1.29                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Control::0         4511                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Control::0        36088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Request_Control::2          167                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Request_Control::2         1336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Response_Data::1         4334                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Response_Data::1       312048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Response_Control::1          191                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Response_Control::2         2115                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Response_Control::1         1528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Response_Control::2        16920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Writeback_Data::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Writeback_Data::0          792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.acc_link_utilization        20555                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.link_utilization     2.565770                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_count         6454                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_bytes       328880                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_data_msg_bytes       277248                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_wait_time          999                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_bw_sat_cy        17328                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_msg_wait_time     0.154788                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_count.Request_Control::2         2081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_bytes.Request_Control::2        16648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_count.Response_Data::1         4332                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_bytes.Response_Data::1       311904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.percent_links_utilized     2.009864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Control::0         7146                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Control::0        57168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Request_Control::2         2250                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Request_Control::2        18000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Response_Data::1         9191                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Response_Data::1       661752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Response_Control::1          233                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Response_Control::2         2630                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Response_Control::1         1864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Response_Control::2        21040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Writeback_Data::0          180                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Writeback_Data::0        12960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Writeback_Control::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Writeback_Control::0           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers0.m_msg_count         2800                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers0.m_buf_msgs     0.001899                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers0.m_stall_time         1665                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers0.m_avg_stall_time     0.594643                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers1.m_msg_count          445                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers1.m_buf_msgs     0.000301                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers11.m_msg_count         4387                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers11.m_buf_msgs     0.002979                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers11.m_stall_time         4329                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers11.m_avg_stall_time     0.986779                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers12.m_msg_count         2087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers12.m_buf_msgs     0.001413                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers2.m_msg_count          511                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers2.m_buf_msgs     0.000346                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers5.m_msg_count         4537                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers5.m_buf_msgs     0.003134                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers5.m_stall_time        30636                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers5.m_avg_stall_time     6.752480                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers6.m_msg_count         4592                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers6.m_buf_msgs     0.003169                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers6.m_stall_time        29637                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers6.m_avg_stall_time     6.454051                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers7.m_msg_count         2282                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers7.m_buf_msgs     0.001545                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.acc_link_utilization         4334                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.link_utilization     0.540990                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_msg_count         3756                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_msg_bytes        69344                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_data_msg_bytes        39296                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_msg_wait_time         1665                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_bw_sat_cy         2457                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.avg_msg_wait_time     0.443291                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.avg_useful_bandwidth         0.14                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Control::0         2621                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Control::0        20968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Response_Data::1          445                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Response_Data::1        32040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Response_Control::2          511                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Response_Control::2         4088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Writeback_Data::0          169                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Writeback_Data::0        12168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Writeback_Control::0           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Writeback_Control::0           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.acc_link_utilization 23353.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.link_utilization     2.915092                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_msg_count        11411                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_msg_bytes       373656                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_data_msg_bytes       282368                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_msg_wait_time        60273                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_bw_sat_cy        17651                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.avg_msg_wait_time     5.282009                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.avg_bandwidth         1.30                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.avg_useful_bandwidth         0.99                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Control::0         4525                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Control::0        36200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Request_Control::2          163                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Request_Control::2         1304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Response_Data::1         4401                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Response_Data::1       316872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Response_Control::1          191                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Response_Control::2         2119                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Response_Control::1         1528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Response_Control::2        16952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Writeback_Data::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Writeback_Data::0          792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Writeback_Control::0            1                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.acc_link_utilization        20617                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.link_utilization     2.573509                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_msg_count         6474                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_msg_bytes       329872                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_data_msg_bytes       278080                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_msg_wait_time         4329                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_bw_sat_cy        17380                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.avg_msg_wait_time     0.668675                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_count.Request_Control::2         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_bytes.Request_Control::2        16696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_count.Response_Data::1         4345                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_bytes.Response_Data::1       312840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_count.Response_Control::1           42                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.msg_bytes.Response_Control::1          336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.percent_links_utilized     2.005724                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Control::0         7142                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Control::0        57136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Request_Control::2         2254                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Request_Control::2        18032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Response_Data::1         9202                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Response_Data::1       662544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Response_Control::1          221                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Response_Control::2         2615                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Response_Control::1         1768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Response_Control::2        20920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Writeback_Data::0          148                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Writeback_Data::0        10656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Writeback_Control::0           28                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Writeback_Control::0          224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers0.m_msg_count         2785                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers0.m_buf_msgs     0.001885                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers1.m_msg_count          463                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers1.m_buf_msgs     0.000313                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers11.m_msg_count         4378                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers11.m_buf_msgs     0.002975                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers11.m_stall_time         5328                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers11.m_avg_stall_time     1.216994                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers12.m_msg_count         2090                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers12.m_buf_msgs     0.001415                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers2.m_msg_count          493                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers2.m_buf_msgs     0.000334                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers5.m_msg_count         4533                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers5.m_buf_msgs     0.003115                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers5.m_stall_time        22644                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers5.m_avg_stall_time     4.995367                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers6.m_msg_count         4582                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers6.m_buf_msgs     0.003157                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers6.m_stall_time        27306                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers6.m_avg_stall_time     5.959406                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers7.m_msg_count         2286                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers7.m_buf_msgs     0.001548                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.acc_link_utilization  4262.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.link_utilization     0.532065                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_msg_count         3741                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_msg_bytes        68200                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_data_msg_bytes        38272                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_bw_sat_cy         2392                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.avg_bandwidth         0.24                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.avg_useful_bandwidth         0.13                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Control::0         2622                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Control::0        20976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Response_Data::1          463                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Response_Data::1        33336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Response_Control::2          493                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Response_Control::2         3944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Writeback_Control::0           28                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Writeback_Control::0          224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.acc_link_utilization 23360.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.link_utilization     2.915966                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_msg_count        11401                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_msg_bytes       373768                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_data_msg_bytes       282560                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_msg_wait_time        49950                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_bw_sat_cy        17664                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.avg_msg_wait_time     4.381195                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.avg_bandwidth         1.30                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.avg_useful_bandwidth         0.99                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Control::0         4520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Control::0        36160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Request_Control::2          164                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Request_Control::2         1312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Response_Data::1         4402                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Response_Data::1       316944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Response_Control::1          180                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Response_Control::2         2122                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Response_Control::1         1440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Response_Control::2        16976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Writeback_Data::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Writeback_Data::0          936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.acc_link_utilization        20582                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.link_utilization     2.569140                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_msg_count         6468                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_msg_bytes       329312                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_data_msg_bytes       277568                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_msg_wait_time         5328                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_bw_sat_cy        17351                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.avg_msg_wait_time     0.823748                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.avg_bandwidth         1.15                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.avg_useful_bandwidth         0.97                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_count.Request_Control::2         2090                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_bytes.Request_Control::2        16720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_count.Response_Data::1         4337                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_bytes.Response_Data::1       312264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_count.Response_Control::1           41                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.msg_bytes.Response_Control::1          328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers0.m_msg_count         2224                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers0.m_buf_msgs     0.002776                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers1.m_msg_count         5386                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers1.m_buf_msgs     0.006723                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers2.m_msg_count        23371                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers2.m_buf_msgs     0.029173                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers0.m_msg_count         4281                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers0.m_buf_msgs     0.005344                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers1.m_msg_count         4251                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers1.m_buf_msgs     0.005306                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers2.m_msg_count        11011                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers2.m_buf_msgs     0.013744                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers0.m_msg_count         4274                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers0.m_buf_msgs     0.005335                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers1.m_msg_count         4167                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers1.m_buf_msgs     0.005201                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers2.m_msg_count         2321                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers2.m_buf_msgs     0.002897                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers0.m_msg_count         4245                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers0.m_buf_msgs     0.005299                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers1.m_msg_count         4078                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers1.m_buf_msgs     0.005090                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers2.m_msg_count         2248                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers2.m_buf_msgs     0.002806                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers0.m_msg_count         4271                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers0.m_buf_msgs     0.005331                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers1.m_msg_count         6259                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers1.m_buf_msgs     0.007813                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers2.m_msg_count         3559                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers2.m_buf_msgs     0.004443                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers0.m_msg_count         4341                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers0.m_buf_msgs     0.005419                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers1.m_msg_count         4260                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers1.m_buf_msgs     0.005318                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers2.m_msg_count         3303                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers2.m_buf_msgs     0.004123                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers0.m_msg_count         4335                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers0.m_buf_msgs     0.005411                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers1.m_msg_count         4140                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers1.m_buf_msgs     0.005168                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers2.m_msg_count         2309                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers2.m_buf_msgs     0.002882                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers0.m_msg_count         4246                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers0.m_buf_msgs     0.005300                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers1.m_msg_count         4027                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers1.m_buf_msgs     0.005027                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers2.m_msg_count         2210                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers2.m_buf_msgs     0.002759                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers0.m_msg_count         4284                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers0.m_buf_msgs     0.005347                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers1.m_msg_count         4233                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers1.m_buf_msgs     0.005284                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers2.m_msg_count         2317                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers2.m_buf_msgs     0.002892                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers0.m_msg_count         4283                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers0.m_buf_msgs     0.005346                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers1.m_msg_count         4275                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers1.m_buf_msgs     0.005336                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers2.m_msg_count         2287                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers2.m_buf_msgs     0.002855                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers0.m_msg_count         4305                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers0.m_buf_msgs     0.005374                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers1.m_msg_count         4282                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers1.m_buf_msgs     0.005345                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers2.m_msg_count         2288                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers2.m_buf_msgs     0.002856                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers0.m_msg_count         4297                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers0.m_buf_msgs     0.005364                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers1.m_msg_count         4258                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers1.m_buf_msgs     0.005315                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers2.m_msg_count         2344                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers2.m_buf_msgs     0.002926                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers0.m_msg_count         4288                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers0.m_buf_msgs     0.005352                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers1.m_msg_count         4230                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers1.m_buf_msgs     0.005280                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers2.m_msg_count         2275                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers2.m_buf_msgs     0.002840                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers0.m_msg_count         4283                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers0.m_buf_msgs     0.005346                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers1.m_msg_count         4149                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers1.m_buf_msgs     0.005179                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers2.m_msg_count         2282                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers2.m_buf_msgs     0.002848                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers0.m_msg_count         4294                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers0.m_buf_msgs     0.005360                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers1.m_msg_count         4211                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers1.m_buf_msgs     0.005256                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers2.m_msg_count         2282                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers2.m_buf_msgs     0.002848                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers0.m_msg_count         4292                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers0.m_buf_msgs     0.005357                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers1.m_msg_count         4197                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers1.m_buf_msgs     0.005239                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers2.m_msg_count         2286                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers2.m_buf_msgs     0.002853                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.xbar.percent_links_utilized     3.063165                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Control::0        74815                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Control::0       598520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Request_Control::2        33317                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Request_Control::2       266536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Data::1        79025                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Data::1      5689800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Control::1         3117                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Control::2        38557                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Control::1        24936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Control::2       308456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Writeback_Data::0         2467                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Writeback_Data::0       177624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Writeback_Control::0          197                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Writeback_Control::0         1576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_msg_count         7231                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_buf_msgs     0.005003                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_stall_time        53280                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_avg_stall_time     7.368275                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_msg_count        25013                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_buf_msgs     0.017672                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_stall_time       363636                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_avg_stall_time    14.537880                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_msg_count         4541                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_buf_msgs     0.003165                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_stall_time        44955                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_avg_stall_time     9.899802                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers12.m_msg_count        23624                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers12.m_buf_msgs     0.015992                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_msg_count        10762                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_buf_msgs     0.008301                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_stall_time       499500                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_avg_stall_time    46.413306                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_msg_count         4753                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_buf_msgs     0.003293                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_stall_time        37296                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_avg_stall_time     7.846834                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers17.m_msg_count        10720                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers17.m_buf_msgs     0.007258                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers17.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers17.m_avg_stall_time     0.031063                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers2.m_msg_count          541                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers2.m_buf_msgs     0.000366                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_msg_count         2688                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_buf_msgs     0.002487                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_stall_time       328338                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_avg_stall_time   122.149554                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_msg_count         4707                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_buf_msgs     0.003287                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_stall_time        49617                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_avg_stall_time    10.541109                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers22.m_msg_count         2624                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers22.m_buf_msgs     0.001777                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers22.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers22.m_avg_stall_time     0.126905                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_msg_count         2712                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_buf_msgs     0.002325                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_stall_time       240426                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_avg_stall_time    88.652655                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_msg_count         4685                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_buf_msgs     0.003274                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_stall_time        50283                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_avg_stall_time    10.732764                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers27.m_msg_count         2606                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers27.m_buf_msgs     0.001764                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_msg_count         2717                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_buf_msgs     0.002585                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_stall_time       366633                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_avg_stall_time   134.940375                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_msg_count         4688                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_buf_msgs     0.003260                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_stall_time        42291                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_avg_stall_time     9.021118                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers32.m_msg_count         2636                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers32.m_buf_msgs     0.001784                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_msg_count         2743                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_buf_msgs     0.002587                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_stall_time       359307                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_avg_stall_time   130.990521                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_msg_count         4719                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_buf_msgs     0.003331                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_stall_time        67266                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_avg_stall_time    14.254291                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers37.m_msg_count         2698                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers37.m_buf_msgs     0.001826                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_msg_count         2682                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_buf_msgs     0.002521                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_stall_time       346986                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_avg_stall_time   129.375839                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_msg_count         4677                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_buf_msgs     0.003261                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_stall_time        46620                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_avg_stall_time     9.967928                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers42.m_msg_count         2595                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers42.m_buf_msgs     0.001757                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_msg_count         2594                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_buf_msgs     0.002409                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_stall_time       321345                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_avg_stall_time   123.880108                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_msg_count         4673                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_buf_msgs     0.003278                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_stall_time        56277                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_avg_stall_time    12.043013                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers47.m_msg_count         2590                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers47.m_buf_msgs     0.001753                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers5.m_msg_count         4835                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers5.m_buf_msgs     0.003273                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers50.m_msg_count         2652                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers50.m_buf_msgs     0.002263                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers50.m_stall_time       230103                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers50.m_avg_stall_time    86.765837                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers51.m_msg_count         4686                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers51.m_buf_msgs     0.003269                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers51.m_stall_time        47619                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers51.m_avg_stall_time    10.161972                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers52.m_msg_count         2593                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers52.m_buf_msgs     0.001755                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers55.m_msg_count         2641                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers55.m_buf_msgs     0.002446                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers55.m_stall_time       323676                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers55.m_avg_stall_time   122.558122                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers56.m_msg_count         4699                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers56.m_buf_msgs     0.003264                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers56.m_stall_time        40626                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers56.m_avg_stall_time     8.645669                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers57.m_msg_count         2579                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers57.m_buf_msgs     0.001746                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers60.m_msg_count         2651                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers60.m_buf_msgs     0.002477                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers60.m_stall_time       335664                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers60.m_avg_stall_time   126.617880                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers61.m_msg_count         4694                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers61.m_buf_msgs     0.003285                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers61.m_stall_time        52947                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers61.m_avg_stall_time    11.279719                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers62.m_msg_count         2580                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers62.m_buf_msgs     0.001747                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers65.m_msg_count         2543                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers65.m_buf_msgs     0.002356                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers65.m_stall_time       312021                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers65.m_avg_stall_time   122.697994                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers66.m_msg_count         4632                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers66.m_buf_msgs     0.003230                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers66.m_stall_time        46287                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers66.m_avg_stall_time     9.992876                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers67.m_msg_count         2484                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers67.m_buf_msgs     0.001682                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers70.m_msg_count         2627                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers70.m_buf_msgs     0.002445                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers70.m_stall_time       328005                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers70.m_avg_stall_time   124.859155                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers71.m_msg_count         4613                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers71.m_buf_msgs     0.003231                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers71.m_stall_time        53280                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers71.m_avg_stall_time    11.549967                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers72.m_msg_count         3444                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers72.m_buf_msgs     0.002331                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers75.m_msg_count         2600                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers75.m_buf_msgs     0.002264                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers75.m_stall_time       248085                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers75.m_avg_stall_time    95.417308                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers76.m_msg_count         4798                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers76.m_buf_msgs     0.003377                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers76.m_stall_time        63603                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers76.m_avg_stall_time    13.256148                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers77.m_msg_count         2504                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers77.m_buf_msgs     0.001695                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers80.m_msg_count         2555                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers80.m_buf_msgs     0.002377                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers80.m_stall_time       318348                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers80.m_avg_stall_time   124.598043                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers81.m_msg_count         4733                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers81.m_buf_msgs     0.003327                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers81.m_stall_time        60273                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers81.m_avg_stall_time    12.734629                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers82.m_msg_count         2569                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers82.m_buf_msgs     0.001740                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers82.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers82.m_avg_stall_time     0.259245                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers85.m_msg_count         2464                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers85.m_buf_msgs     0.002085                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers85.m_stall_time       205128                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers85.m_avg_stall_time    83.250000                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers86.m_msg_count         4613                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers86.m_buf_msgs     0.003226                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers86.m_stall_time        50949                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers86.m_avg_stall_time    11.044656                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers87.m_msg_count         2487                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers87.m_buf_msgs     0.001684                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.acc_link_utilization        22778                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.link_utilization     2.843255                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_count         7772                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_bytes       364448                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_data_msg_bytes       302272                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_wait_time        53280                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_bw_sat_cy        18904                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_msg_wait_time     6.855378                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_bandwidth         1.27                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_useful_bandwidth         1.06                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Request_Control::2          541                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Request_Control::2         4328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Response_Data::1         4723                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Response_Data::1       340056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Response_Control::1         2508                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Response_Control::1        20064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.acc_link_utilization  2417.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.link_utilization     0.301764                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_count         4835                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_bytes        38680                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_bandwidth         0.14                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.msg_count.Control::0         4835                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.msg_bytes.Control::0        38680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.acc_link_utilization        45177                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.link_utilization     5.639202                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_count        53178                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_bytes       722832                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_data_msg_bytes       297408                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_wait_time       408591                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_bw_sat_cy        18616                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_msg_wait_time     7.683459                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_bandwidth         2.52                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_useful_bandwidth         1.04                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Control::0        24855                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Control::0       198840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Request_Control::2          690                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Request_Control::2         5520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Data::1         4502                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Data::1       324144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Control::1           39                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Control::2        22934                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Control::2       183472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Writeback_Data::0          145                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Writeback_Data::0        10440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.acc_link_utilization 32633.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.link_utilization     4.073464                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_count        26235                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_bytes       522136                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_data_msg_bytes       312256                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_wait_time       537129                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_bw_sat_cy        19604                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_msg_wait_time    20.473756                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_bandwidth         1.82                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_useful_bandwidth         1.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Control::0        10591                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Control::0        84728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Request_Control::2         2077                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Request_Control::2        16616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Response_Data::1         4717                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Response_Data::1       339624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Response_Control::1           36                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Response_Control::2         8643                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Response_Control::1          288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Response_Control::2        69144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Writeback_Data::0          162                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Writeback_Data::0        11664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Writeback_Control::0            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Writeback_Control::0           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.acc_link_utilization 24289.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.link_utilization     3.031928                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_count        10019                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_bytes       388632                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_data_msg_bytes       308480                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_wait_time       378288                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_bw_sat_cy        19298                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_msg_wait_time    37.757062                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_bandwidth         1.36                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_useful_bandwidth         1.08                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Control::0         2526                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Control::0        20208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Request_Control::2         2077                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Request_Control::2        16616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Response_Data::1         4670                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Response_Data::1       336240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Response_Control::1           37                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Response_Control::2          547                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Response_Control::1          296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Response_Control::2         4376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Writeback_Data::0          150                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Writeback_Data::0        10800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.acc_link_utilization 24253.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.link_utilization     3.027434                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_count        10003                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_bytes       388056                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_data_msg_bytes       308032                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_wait_time       290709                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_bw_sat_cy        19269                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_msg_wait_time    29.062181                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_bandwidth         1.35                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_useful_bandwidth         1.08                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Control::0         2537                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Control::0        20296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Request_Control::2         2078                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Request_Control::2        16624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Response_Data::1         4647                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Response_Data::1       334584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Response_Control::2          528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Response_Control::2         4224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Writeback_Data::0          166                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Writeback_Data::0        11952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Writeback_Control::0            9                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Writeback_Control::0           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.acc_link_utilization 24360.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.link_utilization     3.040790                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_count        10041                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_bytes       389768                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_data_msg_bytes       309440                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_wait_time       408924                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_bw_sat_cy        19353                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_msg_wait_time    40.725426                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_bandwidth         1.36                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_useful_bandwidth         1.08                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Control::0         2521                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Control::0        20168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Request_Control::2         2079                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Request_Control::2        16632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Response_Data::1         4652                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Response_Data::1       334944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Response_Control::1           36                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Response_Control::2          557                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Response_Control::1          288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Response_Control::2         4456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Writeback_Data::0          183                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Writeback_Data::0        13176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.acc_link_utilization        24556                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.link_utilization     3.065193                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_count        10160                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_bytes       392896                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_data_msg_bytes       311616                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_wait_time       426573                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_bw_sat_cy        19496                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_msg_wait_time    41.985531                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_bandwidth         1.37                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_useful_bandwidth         1.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Control::0         2544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Control::0        20352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Request_Control::2         2077                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Request_Control::2        16616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Response_Data::1         4684                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Response_Data::1       337248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Response_Control::1           35                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Response_Control::2          621                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Response_Control::1          280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Response_Control::2         4968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Writeback_Data::0          185                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Writeback_Data::0        13320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Writeback_Control::0           14                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Writeback_Control::0          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.acc_link_utilization        24213                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.link_utilization     3.022379                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_count         9954                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_bytes       387408                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_data_msg_bytes       307776                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_wait_time       393606                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_bw_sat_cy        19253                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_msg_wait_time    39.542495                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_bandwidth         1.35                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_useful_bandwidth         1.07                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Control::0         2500                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Control::0        20000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Request_Control::2         2079                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Request_Control::2        16632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Response_Data::1         4639                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Response_Data::1       334008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Response_Control::2          516                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Response_Control::2         4128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Writeback_Data::0          170                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Writeback_Data::0        12240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.acc_link_utilization 24120.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.link_utilization     3.010832                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_count         9857                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_bytes       385928                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_data_msg_bytes       307072                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_wait_time       377622                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_bw_sat_cy        19212                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_msg_wait_time    38.310033                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_bandwidth         1.35                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_useful_bandwidth         1.07                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Control::0         2417                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Control::0        19336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Request_Control::2         2080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Request_Control::2        16640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Response_Data::1         4634                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Response_Data::1       333648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Response_Control::1           39                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Response_Control::2          510                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Response_Control::2         4080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Writeback_Data::0          164                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Writeback_Data::0        11808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.acc_link_utilization 24217.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.link_utilization     3.022940                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_msg_count         9931                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_msg_bytes       387480                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_data_msg_bytes       308032                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_msg_wait_time       277722                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_bw_sat_cy        19265                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.avg_msg_wait_time    27.965160                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.avg_bandwidth         1.35                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.avg_useful_bandwidth         1.08                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Control::0         2475                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Control::0        19800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Request_Control::2         2086                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Request_Control::2        16688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Response_Data::1         4646                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Response_Data::1       334512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Response_Control::2          507                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Response_Control::2         4056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Writeback_Data::0          167                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Writeback_Data::0        12024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Writeback_Control::0           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Writeback_Control::0           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.acc_link_utilization 24135.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.link_utilization     3.012705                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_msg_count         9919                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_msg_bytes       386168                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_data_msg_bytes       306816                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_msg_wait_time       364302                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_bw_sat_cy        19190                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.avg_msg_wait_time    36.727694                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.avg_bandwidth         1.35                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.avg_useful_bandwidth         1.07                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Control::0         2479                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Control::0        19832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Request_Control::2         2089                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Request_Control::2        16712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Response_Data::1         4659                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Response_Data::1       335448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Response_Control::1           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Response_Control::2          490                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Response_Control::1          320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Response_Control::2         3920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Writeback_Control::0           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Writeback_Control::0          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.acc_link_utilization 24182.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.link_utilization     3.018571                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_msg_count         9925                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_msg_bytes       386920                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_data_msg_bytes       307520                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_msg_wait_time       388611                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_bw_sat_cy        19238                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.avg_msg_wait_time    39.154761                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.avg_bandwidth         1.35                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.avg_useful_bandwidth         1.07                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Control::0         2487                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Control::0        19896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Request_Control::2         2061                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Request_Control::2        16488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Response_Data::1         4652                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Response_Data::1       334944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Response_Control::1           42                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Response_Control::2          519                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Response_Control::1          336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Response_Control::2         4152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Writeback_Data::0          153                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Writeback_Data::0        11016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Writeback_Control::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Writeback_Control::0           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.acc_link_utilization 23717.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.link_utilization     2.960528                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_msg_count         9659                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_msg_bytes       379480                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_data_msg_bytes       302208                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_msg_wait_time       358308                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_bw_sat_cy        18900                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.avg_msg_wait_time    37.095766                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.avg_bandwidth         1.32                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.avg_useful_bandwidth         1.06                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Control::0         2400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Control::0        19200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Request_Control::2         2051                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Request_Control::2        16408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Response_Data::1         4589                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Response_Data::1       330408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Response_Control::1           43                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Response_Control::2          433                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Response_Control::1          344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Response_Control::2         3464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Writeback_Data::0          133                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Writeback_Data::0         9576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Writeback_Control::0           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Writeback_Control::0           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.acc_link_utilization        24222                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.link_utilization     3.023502                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_msg_count        10684                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_msg_bytes       387552                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_data_msg_bytes       302080                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_msg_wait_time       381285                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_bw_sat_cy        18893                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.avg_msg_wait_time    35.687477                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.avg_bandwidth         1.35                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.avg_useful_bandwidth         1.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Control::0         2470                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Control::0        19760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Request_Control::2         3036                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Request_Control::2        24288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Response_Data::1         4575                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Response_Data::1       329400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Response_Control::2          408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Response_Control::2         3264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Writeback_Data::0          145                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Writeback_Data::0        10440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.acc_link_utilization        24587                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.link_utilization     3.069063                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_msg_count         9902                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_msg_bytes       393392                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_data_msg_bytes       314176                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_msg_wait_time       311688                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_bw_sat_cy        19652                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.avg_msg_wait_time    31.477277                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.avg_bandwidth         1.37                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.avg_useful_bandwidth         1.10                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Control::0         2440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Control::0        19520                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Request_Control::2         2089                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Request_Control::2        16712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Response_Data::1         4761                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Response_Data::1       342792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Response_Control::1           37                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Response_Control::2          415                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Response_Control::1          296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Response_Control::2         3320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Writeback_Data::0          148                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Writeback_Data::0        10656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.acc_link_utilization 24268.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.link_utilization     3.029306                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_msg_count         9857                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_msg_bytes       388296                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_data_msg_bytes       309440                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_msg_wait_time       379287                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_bw_sat_cy        19360                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.avg_msg_wait_time    38.478949                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.avg_bandwidth         1.36                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.avg_useful_bandwidth         1.08                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Control::0         2412                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Control::0        19296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Request_Control::2         2087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Request_Control::2        16696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Response_Data::1         4700                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Response_Data::1       338400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Response_Control::1           33                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Response_Control::2          482                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Response_Control::1          264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Response_Control::2         3856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Writeback_Control::0            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Writeback_Control::0           64                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.acc_link_utilization        23586                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.link_utilization     2.944114                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_msg_count         9564                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_msg_bytes       377376                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_data_msg_bytes       300864                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_msg_wait_time       256077                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_bw_sat_cy        18820                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.avg_msg_wait_time    26.775094                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.avg_bandwidth         1.32                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.avg_useful_bandwidth         1.05                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Control::0         2326                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Control::0        18608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Request_Control::2         2040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Request_Control::2        16320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Response_Data::1         4575                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Response_Data::1       329400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Response_Control::1           38                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Response_Control::2          447                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Response_Control::1          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Response_Control::2         3576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Writeback_Data::0          126                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Writeback_Data::0         9072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Writeback_Control::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Writeback_Control::0           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers0.m_msg_count        24648                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers0.m_buf_msgs     0.030767                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers1.m_msg_count         4315                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers1.m_buf_msgs     0.005386                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers2.m_msg_count        23457                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers2.m_buf_msgs     0.029280                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers0.m_msg_count        10410                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers0.m_buf_msgs     0.012994                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers1.m_msg_count         4527                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers1.m_buf_msgs     0.005651                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers2.m_msg_count        10565                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers2.m_buf_msgs     0.013188                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers0.m_msg_count         2268                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers0.m_buf_msgs     0.002831                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers1.m_msg_count         4452                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers1.m_buf_msgs     0.005557                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers2.m_msg_count         2415                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers2.m_buf_msgs     0.003015                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers0.m_msg_count         2159                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers0.m_buf_msgs     0.002695                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers1.m_msg_count         4390                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers1.m_buf_msgs     0.005480                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers2.m_msg_count         2319                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers2.m_buf_msgs     0.002895                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers0.m_msg_count         2258                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers0.m_buf_msgs     0.002819                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers1.m_msg_count         4377                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers1.m_buf_msgs     0.005464                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers2.m_msg_count         3282                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers2.m_buf_msgs     0.004097                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers0.m_msg_count         2242                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers0.m_buf_msgs     0.002799                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers1.m_msg_count         4573                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers1.m_buf_msgs     0.005708                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers2.m_msg_count         2342                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers2.m_buf_msgs     0.002923                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers0.m_msg_count         2188                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers0.m_buf_msgs     0.002731                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers1.m_msg_count         4496                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers1.m_buf_msgs     0.005612                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers2.m_msg_count         2409                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers2.m_buf_msgs     0.003007                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers0.m_msg_count         2109                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers0.m_buf_msgs     0.002633                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers1.m_msg_count         4390                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers1.m_buf_msgs     0.005480                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers2.m_msg_count         2325                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers2.m_buf_msgs     0.002902                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers0.m_msg_count         2318                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers0.m_buf_msgs     0.002893                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers1.m_msg_count         4476                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers1.m_buf_msgs     0.005587                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers2.m_msg_count         2460                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers2.m_buf_msgs     0.003071                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers0.m_msg_count         2342                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers0.m_buf_msgs     0.002923                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers1.m_msg_count         4457                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers1.m_buf_msgs     0.005563                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers2.m_msg_count         2441                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers2.m_buf_msgs     0.003047                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers0.m_msg_count         2349                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers0.m_buf_msgs     0.002932                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers1.m_msg_count         4463                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers1.m_buf_msgs     0.005571                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers2.m_msg_count         2469                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers2.m_buf_msgs     0.003082                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers0.m_msg_count         2368                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers0.m_buf_msgs     0.002956                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers1.m_msg_count         4490                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers1.m_buf_msgs     0.005605                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers2.m_msg_count         2528                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers2.m_buf_msgs     0.003156                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers0.m_msg_count         2296                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers0.m_buf_msgs     0.002866                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers1.m_msg_count         4437                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers1.m_buf_msgs     0.005538                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers2.m_msg_count         2426                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers2.m_buf_msgs     0.003028                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers0.m_msg_count         2218                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers0.m_buf_msgs     0.002769                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers1.m_msg_count         4433                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers1.m_buf_msgs     0.005533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers2.m_msg_count         2426                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers2.m_buf_msgs     0.003028                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers0.m_msg_count         2271                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers0.m_buf_msgs     0.002835                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers1.m_msg_count         4443                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers1.m_buf_msgs     0.005546                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers2.m_msg_count         2429                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers2.m_buf_msgs     0.003032                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers0.m_msg_count         2256                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers0.m_buf_msgs     0.002816                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers1.m_msg_count         4458                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers1.m_buf_msgs     0.005565                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers2.m_msg_count         2415                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers2.m_buf_msgs     0.003015                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples      1101.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000756060                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState           2272                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                   1101                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                 1101                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.07                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6             1101                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                839                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                223                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                 32                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                  5                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                  2                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::32                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::33                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::34                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::35                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::36                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::37                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::38                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::39                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::40                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::41                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::42                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::43                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::44                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::45                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::46                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::47                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::48                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::49                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::50                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::51                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::52                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::53                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::54                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::55                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::56                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::57                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::58                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::59                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::60                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::61                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::62                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::63                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::64                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::65                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::66                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::67                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::68                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::69                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::70                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::71                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::72                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::73                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::74                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::75                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::76                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::77                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::78                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::79                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::80                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::81                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::82                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::83                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::84                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::85                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::86                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::87                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::88                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::89                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::90                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::91                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::92                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::93                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::94                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::95                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::96                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::97                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::98                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::99                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::100                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::101                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::102                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::103                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::104                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::105                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::106                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::107                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::108                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::109                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::110                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::111                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::112                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::113                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::114                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::115                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::116                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::117                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::118                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::119                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::120                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::121                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::122                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::123                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::124                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::125                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::126                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::127                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys              70464                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         264133397.08160487                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                259423983                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                235625.78                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers        70464                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 264133397.081604868174                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers         1101                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers     26636323                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     24192.85                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers        70464                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total        70464                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers         1101                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total         1101                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers    264133397                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total    264133397                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers    264133397                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total    264133397                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts            1101                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0           31                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1           37                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2           55                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3          120                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5           29                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6           25                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7           89                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8            2                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9           27                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10            3                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11           27                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12            6                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13           85                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14           49                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15            9                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::16           59                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::17           96                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::18           92                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::19           30                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::21           29                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::22            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::23           34                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::24            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::25           32                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::26            5                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::27           29                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::28            5                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::29           54                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::30            3                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::31           36                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat            7377631                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat          3668532                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat      26636323                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat            6700.85                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      24192.85                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits            935                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        84.92                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples          177                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   410.757062                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   244.178731                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   378.354320                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127           46     25.99%     25.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255           44     24.86%     50.85% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383           12      6.78%     57.63% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511           15      8.47%     66.10% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639            6      3.39%     69.49% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767           11      6.21%     75.71% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895            3      1.69%     77.40% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023            3      1.69%     79.10% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           37     20.90%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total          177                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesRead            70464                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.bytesWritten             0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW         264.133397                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               1.38                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           1.38                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          84.92                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy 146581.344000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy 258772.449600                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy 1700599.488000                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 23654944.236000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 47622635.323200                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy 56406548.352000                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 129790081.192800                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   486.516449                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE    172102877                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF     12250000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT     89186377                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy 135665.712000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy 239502.160800                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy 1590883.392000                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 23654944.236000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 38583164.558400                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy 62413712.524800                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 126617872.584000                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   474.625466                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE    190279989                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF     12250000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     65771441                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles          160155                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              2.010129                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.497481                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded         199354                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded         2700                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued        185659                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued          243                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined        55610                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined        63047                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved         1082                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples       139009                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     1.335590                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     2.010709                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0        82959     59.68%     59.68% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1        11121      8.00%     67.68% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2        10953      7.88%     75.56% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3        10748      7.73%     83.29% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4         8742      6.29%     89.58% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::5         6786      4.88%     94.46% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::6         3815      2.74%     97.21% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::7         2480      1.78%     98.99% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::8         1405      1.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total       139009                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu         1111     20.12%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0      0.00%     20.12% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead         2279     41.27%     61.39% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite         1464     26.51%     87.90% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead          409      7.41%     95.31% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite          259      4.69%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass         5555      2.99%      2.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu       121897     65.66%     68.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult           48      0.03%     68.67% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv          112      0.06%     68.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd          195      0.11%     68.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult            0      0.00%     68.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu           74      0.04%     68.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt            0      0.00%     68.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc          386      0.21%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     69.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead        29812     16.06%     85.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite        23782     12.81%     97.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead         1391      0.75%     98.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite         2407      1.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total       185659                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        1.159246                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy               5522                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate       0.029743                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads       506264                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites       252140                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses       178561                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads         9830                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites         6270                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses         4327                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses       180379                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses         5247                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts         1650                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled            189                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles          21146                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.quiesceCycles       640969                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads        34264                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores        29774                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads        14297                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores        10296                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups        21306                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.condPredicted         7721                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condIncorrect          781                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.BTBLookups        10476                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates          708                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits         9590                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.915426                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.RASUsed         5938                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores0.core.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions. (Count)
board.processor.cores0.core.branchPred.indirectLookups          242                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits           71                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses          171                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted           10                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.commit.commitSquashedInsts        52821                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls         1618                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts          386                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples       131188                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     1.116062                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     2.261322                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0        92846     70.77%     70.77% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1        10203      7.78%     78.55% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2         6056      4.62%     83.17% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3         6814      5.19%     88.36% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4         1937      1.48%     89.84% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::5         2145      1.64%     91.47% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::6         1292      0.98%     92.46% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::7         1728      1.32%     93.77% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::8         8167      6.23%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total       131188                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars         1078                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls         4080                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass         4148      2.83%      2.83% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu        95095     64.95%     67.78% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult           32      0.02%     67.80% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv          112      0.08%     67.88% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd          175      0.12%     68.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp            0      0.00%     68.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt            0      0.00%     68.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult            0      0.00%     68.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv            0      0.00%     68.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc            0      0.00%     68.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     68.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd            0      0.00%     68.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu           32      0.02%     68.02% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp            0      0.00%     68.02% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt            0      0.00%     68.02% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc          367      0.25%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     68.27% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead        23693     16.18%     84.46% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite        20046     13.69%     98.15% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead          832      0.57%     98.71% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite         1882      1.29%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total       146414                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples         8167                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts        79674                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps       146414                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP        79674                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP       146414                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     2.010129                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.497481                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs        46453                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts         3410                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts       139895                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts        24525                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts        21928                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass         4148      2.83%      2.83% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu        95095     64.95%     67.78% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult           32      0.02%     67.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv          112      0.08%     67.88% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd          175      0.12%     68.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     68.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     68.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     68.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     68.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     68.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     68.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     68.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     68.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu           32      0.02%     68.02% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     68.02% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt            0      0.00%     68.02% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc          367      0.25%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     68.27% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead        23693     16.18%     84.46% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite        20046     13.69%     98.15% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead          832      0.57%     98.71% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite         1882      1.29%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total       146414                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl        13390                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl         9246                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl         4144                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl         4792                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl         8598                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall         4080                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn         4080                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles        24133                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles        82380                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles        23585                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles         7705                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles         1206                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved         8884                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred          400                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts       213257                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts         2204                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts       184011                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches        17036                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts        30653                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts        25925                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     1.148956                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numCCRegReads        41780                       # Number of times the CC registers were read (Count)
board.processor.cores0.core.executeStats0.numCCRegWrites        30970                       # Number of times the CC registers were written (Count)
board.processor.cores0.core.executeStats0.numFpRegReads         3391                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites         2069                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads       238796                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites       125030                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs        56578                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads        88198                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches        15599                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles       105811                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles         3202                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.cacheLines        20751                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes          830                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples       139009                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     1.674776                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     2.983032                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0        99916     71.88%     71.88% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1         2535      1.82%     73.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2         3381      2.43%     76.13% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3         3237      2.33%     78.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4         2653      1.91%     80.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::5         2449      1.76%     82.13% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::6         2383      1.71%     83.85% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::7         2994      2.15%     86.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::8        19461     14.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total       139009                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts       127237                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.794462                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches        21306                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.133034                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles        31597                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles         1206                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles        28986                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles        14178                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts       202054                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts           35                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts        34264                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts        29774                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts          904                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents          520                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents        13385                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents         1031                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect           69                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect          393                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts          462                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit       183604                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount       182888                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst       114780                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst       206002                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       1.141944                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.557179                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.lsq0.forwLoads        12724                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads         9736                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation         1031                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores         7844                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples        24525                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean     2.802161                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev     4.357168                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9        24307     99.11%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::10-19          121      0.49%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::20-29           72      0.29%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39            9      0.04%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::40-49            1      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::70-79            1      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::140-149            8      0.03%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189            3      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::190-199            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::200-209            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value          230                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total        24525                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.rdAccesses        30653                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses        25925                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses          173                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses          238                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses        20751                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses          193                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.numTransitions           24                       # Number of power state transitions (Count)
board.processor.cores0.core.power_state.ticksClkGated::samples           12                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::mean 17787222.750000                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::stdev 52009223.659531                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::min_value       181152                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::max_value    182774376                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::total           12                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON    278460261                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::CLK_GATED    213446673                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles         1206                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles        27304                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles        48014                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles        27921                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles        34564                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts       208299                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents          104                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents        12440                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.SQFullEvents        24983                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands       240915                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups       582450                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups       277399                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups         3715                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps       166536                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps        74295                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts        32500                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads          320813                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes         406599                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts        79674                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps       146414                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls          106                       # Number of system calls (Count)
board.processor.cores1.core.numCycles          650173                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi              9.083673                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.110088                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.instsAdded         250666                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores1.core.nonSpecInstsAdded        12381                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores1.core.instsIssued        186182                       # Number of instructions issued (Count)
board.processor.cores1.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores1.core.squashedInstsExamined       154472                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores1.core.squashedOperandsExamined       285856                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores1.core.squashedNonSpecRemoved         6195                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores1.core.numIssuedDist::samples       645848                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean     0.288275                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev     0.937488                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0       574186     88.90%     88.90% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1        21012      3.25%     92.16% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2        14777      2.29%     94.45% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3        16685      2.58%     97.03% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4        12657      1.96%     98.99% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::5         4322      0.67%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::6         2154      0.33%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::7           41      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::8           14      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total       645848                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu           38      0.46%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead         4104     49.78%     50.24% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite         4102     49.76%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass         4234      2.27%      2.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu       115059     61.80%     64.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult            0      0.00%     64.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv            0      0.00%     64.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0      0.00%     64.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.07% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu            2      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead        47896     25.73%     89.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite        18983     10.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total       186182                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate        0.286358                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy               8244                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate       0.044279                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads      1026446                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites       419555                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses       181836                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads           24                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites           17                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses           12                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses       190180                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses           12                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts         4214                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.timesIdled             68                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores1.core.idleCycles           4325                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores1.core.quiesceCycles       699950                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores1.core.MemDepUnit__0.insertedLoads        72677                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores        27283                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads        53397                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores        20585                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups        21540                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.condPredicted         8820                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condIncorrect          196                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.BTBLookups        14967                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates          185                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits        14673                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio     0.980357                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.RASUsed         6311                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores1.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores1.core.branchPred.indirectLookups           11                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses           11                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.commit.commitSquashedInsts       154293                       # The number of squashed insts skipped by commit (Count)
board.processor.cores1.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores1.core.commit.branchMispredicts           99                       # The number of times a branch was mispredicted (Count)
board.processor.cores1.core.commit.numCommittedDist::samples       624942                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean     0.173736                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev     0.785761                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0       580574     92.90%     92.90% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1        16733      2.68%     95.58% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2        12523      2.00%     97.58% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3         6530      1.04%     98.63% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4         2229      0.36%     98.98% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::5         4122      0.66%     99.64% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::6           71      0.01%     99.65% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::7           26      0.00%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::8         2134      0.34%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total       624942                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples         2134                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi     9.083673                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.110088                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores1.core.decode.idleCycles        20968                       # Number of cycles decode is idle (Cycle)
board.processor.cores1.core.decode.blockedCycles       578448                       # Number of cycles decode is blocked (Cycle)
board.processor.cores1.core.decode.runCycles        35987                       # Number of cycles decode is running (Cycle)
board.processor.cores1.core.decode.unblockCycles         8285                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores1.core.decode.squashCycles         2160                       # Number of cycles decode is squashing (Cycle)
board.processor.cores1.core.decode.branchResolved        12712                       # Number of times decode resolved a branch (Count)
board.processor.cores1.core.decode.branchMispred          112                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores1.core.decode.decodedInsts       296312                       # Number of instructions handled by decode (Count)
board.processor.cores1.core.decode.squashedInsts          581                       # Number of squashed instructions handled by decode (Count)
board.processor.cores1.core.executeStats0.numInsts       181968                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches        10881                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts        45829                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts        16930                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate     0.279876                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numCCRegReads        22796                       # Number of times the CC registers were read (Count)
board.processor.cores1.core.executeStats0.numCCRegWrites        38153                       # Number of times the CC registers were written (Count)
board.processor.cores1.core.executeStats0.numFpRegReads           14                       # Number of times the floating registers were read (Count)
board.processor.cores1.core.executeStats0.numFpRegWrites            8                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numIntRegReads       237952                       # Number of times the integer registers were read (Count)
board.processor.cores1.core.executeStats0.numIntRegWrites       141286                       # Number of times the integer registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs        62759                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numMiscRegReads        86554                       # Number of times the Misc registers were read (Count)
board.processor.cores1.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.predictedBranches        20984                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores1.core.fetch.cycles       608032                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores1.core.fetch.squashCycles         4542                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores1.core.fetch.miscStallCycles           18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores1.core.fetch.pendingTrapStallCycles          130                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores1.core.fetch.cacheLines        29430                       # Number of cache lines fetched (Count)
board.processor.cores1.core.fetch.icacheSquashes           77                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores1.core.fetch.nisnDist::samples       645848                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean     0.562727                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev     1.905683                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0       580966     89.95%     89.95% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1        12348      1.91%     91.87% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2         2080      0.32%     92.19% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3         6219      0.96%     93.15% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4           67      0.01%     93.16% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::5         2191      0.34%     93.50% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::6         6248      0.97%     94.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::7         6272      0.97%     95.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::8        29457      4.56%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total       645848                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetchStats0.numInsts       248194                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate     0.381735                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.numBranches        21540                       # Number of branches fetched (Count)
board.processor.cores1.core.fetchStats0.branchRate     0.033130                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.icacheStallCycles        35397                       # ICache total stall cycles (Cycle)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles         2160                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles       522753                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles         6170                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts       263047                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts        72677                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts        27283                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts         4127                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents         2072                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents         2053                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect          101                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts          108                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit       181942                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount       181848                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst       132783                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst       233240                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate       0.279692                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout     0.569298                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.lsq0.forwLoads         4241                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads        43439                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation         2053                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores        14555                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::mean    19.717696                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::stdev    59.912887                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::0-9        25139     85.98%     85.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::10-19          136      0.47%     86.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::20-29         1922      6.57%     93.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::30-39           99      0.34%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::40-49          120      0.41%     93.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::50-59           49      0.17%     93.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::60-69            4      0.01%     93.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::70-79            1      0.00%     93.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::80-89           30      0.10%     94.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::90-99            2      0.01%     94.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::100-109            2      0.01%     94.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::110-119           29      0.10%     94.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::120-129            2      0.01%     94.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::140-149           26      0.09%     94.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::150-159            2      0.01%     94.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::170-179           25      0.09%     94.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::180-189            2      0.01%     94.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::190-199            2      0.01%     94.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::200-209           21      0.07%     94.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::210-219            1      0.00%     94.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::230-239           13      0.04%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::240-249            1      0.00%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::250-259           53      0.18%     94.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::260-269         1459      4.99%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::270-279           98      0.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::max_value          276                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.mmu.dtb.rdAccesses        45826                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses        16930                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses           83                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            8                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses        29451                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses           57                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.squashCycles         2160                       # Number of cycles rename is squashing (Cycle)
board.processor.cores1.core.rename.idleCycles        25202                       # Number of cycles rename is idle (Cycle)
board.processor.cores1.core.rename.blockCycles       557657                       # Number of cycles rename is blocking (Cycle)
board.processor.cores1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.runCycles        35936                       # Number of cycles rename is running (Cycle)
board.processor.cores1.core.rename.unblockCycles        24893                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores1.core.rename.renamedInsts       279733                       # Number of instructions processed by rename (Count)
board.processor.cores1.core.rename.IQFullEvents        20581                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores1.core.rename.SQFullEvents          211                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores1.core.rename.renamedOperands       372978                       # Number of destination operands rename has renamed (Count)
board.processor.cores1.core.rename.lookups       851585                       # Number of register rename lookups that rename has made (Count)
board.processor.cores1.core.rename.intLookups       400101                       # Number of integer rename lookups (Count)
board.processor.cores1.core.rename.fpLookups           14                       # Number of floating rename lookups (Count)
board.processor.cores1.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores1.core.rename.undoneMaps       225831                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts        45479                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads          885585                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes         546641                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores10.core.numCycles         680450                       # Number of cpu cycles simulated (Cycle)
board.processor.cores10.core.cpi             9.506678                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores10.core.ipc             0.105189                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores10.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores10.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores10.core.instsAdded        251277                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores10.core.nonSpecInstsAdded        12396                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores10.core.instsIssued       186601                       # Number of instructions issued (Count)
board.processor.cores10.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores10.core.squashedInstsExamined       155098                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores10.core.squashedOperandsExamined       286763                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores10.core.squashedNonSpecRemoved         6210                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores10.core.numIssuedDist::samples       680227                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::mean     0.274322                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::stdev     0.916955                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::0       608434     89.45%     89.45% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::1        21044      3.09%     92.54% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::2        14797      2.18%     94.71% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::3        16724      2.46%     97.17% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::4        12661      1.86%     99.03% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::5         4335      0.64%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::6         2170      0.32%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::7           44      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::8           18      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::total       680227                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntAlu           39      0.47%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAddAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShift            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShiftAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAes            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAesMix            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha1Hash            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha256Hash            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShaSigma2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShaSigma3            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdPredAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::Matrix            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MatrixMov            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MatrixOP            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MemRead         4108     49.75%     50.22% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MemWrite         4110     49.78%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores10.core.statIssuedInstType_0::No_OpClass         4249      2.28%      2.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntAlu       115373     61.83%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAlu            6      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShift            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAes            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::Matrix            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MemRead        47939     25.69%     89.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MemWrite        19022     10.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::total       186601                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.issueRate       0.274232                       # Inst issue rate ((Count/Cycle))
board.processor.cores10.core.fuBusy              8257                       # FU busy when requested (Count)
board.processor.cores10.core.fuBusyRate      0.044249                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores10.core.intInstQueueReads      1061660                       # Number of integer instruction queue reads (Count)
board.processor.cores10.core.intInstQueueWrites       420792                       # Number of integer instruction queue writes (Count)
board.processor.cores10.core.intInstQueueWakeupAccesses       182225                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores10.core.fpInstQueueReads           40                       # Number of floating instruction queue reads (Count)
board.processor.cores10.core.fpInstQueueWrites           33                       # Number of floating instruction queue writes (Count)
board.processor.cores10.core.fpInstQueueWakeupAccesses           20                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores10.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores10.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores10.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores10.core.intAluAccesses       190589                       # Number of integer alu accesses (Count)
board.processor.cores10.core.fpAluAccesses           20                       # Number of floating point alu accesses (Count)
board.processor.cores10.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores10.core.numSquashedInsts         4219                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores10.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores10.core.timesIdled            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores10.core.idleCycles           223                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores10.core.quiesceCycles       765258                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores10.core.MemDepUnit__0.insertedLoads        72773                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__0.insertedStores        27348                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__0.conflictingLoads        53430                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__0.conflictingStores        20611                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.branchPred.lookups        21646                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.condPredicted         8874                       # Number of conditional branches predicted (Count)
board.processor.cores10.core.branchPred.condIncorrect          204                       # Number of conditional branches incorrect (Count)
board.processor.cores10.core.branchPred.BTBLookups        15009                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.BTBUpdates          192                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.BTBHits        14700                       # Number of BTB hits (Count)
board.processor.cores10.core.branchPred.BTBHitRatio     0.979412                       # BTB Hit Ratio (Ratio)
board.processor.cores10.core.branchPred.RASUsed         6328                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores10.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores10.core.branchPred.indirectLookups           20                       # Number of indirect predictor lookups. (Count)
board.processor.cores10.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores10.core.branchPred.indirectMisses           20                       # Number of indirect misses. (Count)
board.processor.cores10.core.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches. (Count)
board.processor.cores10.core.commit.commitSquashedInsts       154895                       # The number of squashed insts skipped by commit (Count)
board.processor.cores10.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores10.core.commit.branchMispredicts          100                       # The number of times a branch was mispredicted (Count)
board.processor.cores10.core.commit.numCommittedDist::samples       659235                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::mean     0.164698                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::stdev     0.766116                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::0       614874     93.27%     93.27% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::1        16726      2.54%     95.81% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::2        12522      1.90%     97.71% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::3         6533      0.99%     98.70% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::4         2226      0.34%     99.04% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::5         4123      0.63%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::6           69      0.01%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::7           23      0.00%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::8         2139      0.32%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::total       659235                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores10.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores10.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores10.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.commitEligibleSamples         2139                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores10.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores10.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores10.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores10.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores10.core.commitStats0.cpi     9.506678                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores10.core.commitStats0.ipc     0.105189                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores10.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores10.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores10.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores10.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores10.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores10.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores10.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores10.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores10.core.decode.idleCycles        19511                       # Number of cycles decode is idle (Cycle)
board.processor.cores10.core.decode.blockedCycles       614181                       # Number of cycles decode is blocked (Cycle)
board.processor.cores10.core.decode.runCycles        36070                       # Number of cycles decode is running (Cycle)
board.processor.cores10.core.decode.unblockCycles         8303                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores10.core.decode.squashCycles         2162                       # Number of cycles decode is squashing (Cycle)
board.processor.cores10.core.decode.branchResolved        12739                       # Number of times decode resolved a branch (Count)
board.processor.cores10.core.decode.branchMispred          118                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores10.core.decode.decodedInsts       296988                       # Number of instructions handled by decode (Count)
board.processor.cores10.core.decode.squashedInsts          609                       # Number of squashed instructions handled by decode (Count)
board.processor.cores10.core.executeStats0.numInsts       182382                       # Number of executed instructions (Count)
board.processor.cores10.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores10.core.executeStats0.numBranches        10918                       # Number of branches executed (Count)
board.processor.cores10.core.executeStats0.numLoadInsts        45872                       # Number of load instructions executed (Count)
board.processor.cores10.core.executeStats0.numStoreInsts        16972                       # Number of stores executed (Count)
board.processor.cores10.core.executeStats0.instRate     0.268031                       # Inst execution rate ((Count/Cycle))
board.processor.cores10.core.executeStats0.numCCRegReads        22859                       # Number of times the CC registers were read (Count)
board.processor.cores10.core.executeStats0.numCCRegWrites        38227                       # Number of times the CC registers were written (Count)
board.processor.cores10.core.executeStats0.numFpRegReads           26                       # Number of times the floating registers were read (Count)
board.processor.cores10.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores10.core.executeStats0.numIntRegReads       238330                       # Number of times the integer registers were read (Count)
board.processor.cores10.core.executeStats0.numIntRegWrites       141571                       # Number of times the integer registers were written (Count)
board.processor.cores10.core.executeStats0.numMemRefs        62844                       # Number of memory refs (Count)
board.processor.cores10.core.executeStats0.numMiscRegReads        86739                       # Number of times the Misc registers were read (Count)
board.processor.cores10.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores10.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores10.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores10.core.fetch.predictedBranches        21028                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores10.core.fetch.cycles       643775                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores10.core.fetch.squashCycles         4558                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores10.core.fetch.miscStallCycles           17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores10.core.fetch.pendingTrapStallCycles          146                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores10.core.fetch.cacheLines        29499                       # Number of cache lines fetched (Count)
board.processor.cores10.core.fetch.icacheSquashes           76                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores10.core.fetch.nisnDist::samples       680227                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::mean     0.535649                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::stdev     1.863247                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::0       615198     90.44%     90.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::1        12363      1.82%     92.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::2         2081      0.31%     92.56% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::3         6228      0.92%     93.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::4           77      0.01%     93.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::5         2204      0.32%     93.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::6         6249      0.92%     94.73% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::7         6284      0.92%     95.66% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::8        29543      4.34%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::total       680227                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetchStats0.numInsts       248651                       # Number of instructions fetched (thread level) (Count)
board.processor.cores10.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores10.core.fetchStats0.fetchRate     0.365421                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores10.core.fetchStats0.numBranches        21646                       # Number of branches fetched (Count)
board.processor.cores10.core.fetchStats0.branchRate     0.031811                       # Number of branch fetches per cycle (Ratio)
board.processor.cores10.core.fetchStats0.icacheStallCycles        34010                       # ICache total stall cycles (Cycle)
board.processor.cores10.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores10.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores10.core.iew.squashCycles         2162                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores10.core.iew.blockCycles       557935                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores10.core.iew.unblockCycles         6170                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores10.core.iew.dispatchedInsts       263673                       # Number of instructions dispatched to IQ (Count)
board.processor.cores10.core.iew.dispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores10.core.iew.dispLoadInsts        72773                       # Number of dispatched load instructions (Count)
board.processor.cores10.core.iew.dispStoreInsts        27348                       # Number of dispatched store instructions (Count)
board.processor.cores10.core.iew.dispNonSpecInsts         4132                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores10.core.iew.iqFullEvents         2066                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores10.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores10.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores10.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores10.core.iew.predictedNotTakenIncorrect          103                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores10.core.iew.branchMispredicts          111                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores10.core.iew.instsToCommit       182346                       # Cumulative count of insts sent to commit (Count)
board.processor.cores10.core.iew.writebackCount       182245                       # Cumulative count of insts written-back (Count)
board.processor.cores10.core.iew.producerInst       133044                       # Number of instructions producing a value (Count)
board.processor.cores10.core.iew.consumerInst       233634                       # Number of instructions consuming a value (Count)
board.processor.cores10.core.iew.wbRate      0.267830                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores10.core.iew.wbFanout     0.569455                       # Average fanout of values written-back ((Count/Count))
board.processor.cores10.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores10.core.lsq0.forwLoads         4288                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores10.core.lsq0.squashedLoads        43535                       # Number of loads squashed (Count)
board.processor.cores10.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores10.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores10.core.lsq0.squashedStores        14620                       # Number of stores squashed (Count)
board.processor.cores10.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores10.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores10.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::mean    20.914084                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::stdev    61.872478                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::0-9        25076     85.77%     85.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::10-19          135      0.46%     86.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::20-29         1959      6.70%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::30-39           69      0.24%     93.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::40-49            1      0.00%     93.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::50-59            4      0.01%     93.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::60-69           28      0.10%     93.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::80-89            2      0.01%     93.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::90-99           31      0.11%     93.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::110-119            3      0.01%     93.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::120-129           44      0.15%     93.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::140-149            6      0.02%     93.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::150-159           42      0.14%     93.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::170-179            4      0.01%     93.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::180-189           53      0.18%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::190-199            3      0.01%     93.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::200-209           23      0.08%     94.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::210-219           70      0.24%     94.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::220-229            1      0.00%     94.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::230-239           15      0.05%     94.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::240-249           58      0.20%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::250-259          118      0.40%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::260-269         1392      4.76%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::270-279          101      0.35%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::max_value          274                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores10.core.mmu.dtb.rdAccesses        45868                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrAccesses        16972                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.dtb.rdMisses          100                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrAccesses        29520                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrMisses           72                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.power_state.pwrStateResidencyTicks::ON    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.rename.squashCycles         2162                       # Number of cycles rename is squashing (Cycle)
board.processor.cores10.core.rename.idleCycles        23758                       # Number of cycles rename is idle (Cycle)
board.processor.cores10.core.rename.blockCycles       592862                       # Number of cycles rename is blocking (Cycle)
board.processor.cores10.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores10.core.rename.runCycles        36021                       # Number of cycles rename is running (Cycle)
board.processor.cores10.core.rename.unblockCycles        25424                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores10.core.rename.renamedInsts       280384                       # Number of instructions processed by rename (Count)
board.processor.cores10.core.rename.IQFullEvents        20632                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores10.core.rename.LQFullEvents          116                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores10.core.rename.SQFullEvents          572                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores10.core.rename.renamedOperands       373835                       # Number of destination operands rename has renamed (Count)
board.processor.cores10.core.rename.lookups       853442                       # Number of register rename lookups that rename has made (Count)
board.processor.cores10.core.rename.intLookups       400859                       # Number of integer rename lookups (Count)
board.processor.cores10.core.rename.fpLookups           26                       # Number of floating rename lookups (Count)
board.processor.cores10.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores10.core.rename.undoneMaps       226688                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores10.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores10.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores10.core.rename.skidInsts        45591                       # count of insts added to the skid buffer (Count)
board.processor.cores10.core.rob.reads         920475                       # The number of ROB reads (Count)
board.processor.cores10.core.rob.writes        547933                       # The number of ROB writes (Count)
board.processor.cores10.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores10.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores10.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores11.core.numCycles         677704                       # Number of cpu cycles simulated (Cycle)
board.processor.cores11.core.cpi             9.468313                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores11.core.ipc             0.105615                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores11.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores11.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores11.core.instsAdded        251362                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores11.core.nonSpecInstsAdded        12396                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores11.core.instsIssued       186689                       # Number of instructions issued (Count)
board.processor.cores11.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores11.core.squashedInstsExamined       155183                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores11.core.squashedOperandsExamined       286818                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores11.core.squashedNonSpecRemoved         6210                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores11.core.numIssuedDist::samples       677491                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::mean     0.275559                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::stdev     0.918963                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::0       605675     89.40%     89.40% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::1        21045      3.11%     92.51% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::2        14808      2.19%     94.69% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::3        16726      2.47%     97.16% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::4        12661      1.87%     99.03% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::5         4335      0.64%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::6         2174      0.32%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::7           49      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::8           18      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::total       677491                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntAlu           41      0.50%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntMult            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntDiv            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatAdd            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatCvt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMult            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMultAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatDiv            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMisc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatSqrt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAdd            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAddAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAlu            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdCvt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMisc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMult            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMultAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShift            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShiftAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdDiv            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSqrt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatAdd            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatAlu            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatCvt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatDiv            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMisc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMult            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceAdd            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceAlu            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAes            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAesMix            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha1Hash            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha256Hash            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShaSigma2            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShaSigma3            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdPredAlu            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::Matrix            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MatrixMov            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MatrixOP            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MemRead         4108     49.74%     50.24% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MemWrite         4110     49.76%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores11.core.statIssuedInstType_0::No_OpClass         4250      2.28%      2.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntAlu       115430     61.83%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAlu            6      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShift            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAes            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::Matrix            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MemRead        47963     25.69%     89.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MemWrite        19028     10.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::total       186689                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.issueRate       0.275473                       # Inst issue rate ((Count/Cycle))
board.processor.cores11.core.fuBusy              8259                       # FU busy when requested (Count)
board.processor.cores11.core.fuBusyRate      0.044239                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores11.core.intInstQueueReads      1059102                       # Number of integer instruction queue reads (Count)
board.processor.cores11.core.intInstQueueWrites       420963                       # Number of integer instruction queue writes (Count)
board.processor.cores11.core.intInstQueueWakeupAccesses       182297                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores11.core.fpInstQueueReads           40                       # Number of floating instruction queue reads (Count)
board.processor.cores11.core.fpInstQueueWrites           33                       # Number of floating instruction queue writes (Count)
board.processor.cores11.core.fpInstQueueWakeupAccesses           20                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores11.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores11.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores11.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores11.core.intAluAccesses       190678                       # Number of integer alu accesses (Count)
board.processor.cores11.core.fpAluAccesses           20                       # Number of floating point alu accesses (Count)
board.processor.cores11.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores11.core.numSquashedInsts         4228                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores11.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores11.core.timesIdled            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores11.core.idleCycles           213                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores11.core.quiesceCycles       770778                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores11.core.MemDepUnit__0.insertedLoads        72793                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__0.insertedStores        27353                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__0.conflictingLoads        53429                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__0.conflictingStores        20611                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.branchPred.lookups        21660                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.condPredicted         8870                       # Number of conditional branches predicted (Count)
board.processor.cores11.core.branchPred.condIncorrect          204                       # Number of conditional branches incorrect (Count)
board.processor.cores11.core.branchPred.BTBLookups        15017                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.BTBUpdates          192                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.BTBHits        14700                       # Number of BTB hits (Count)
board.processor.cores11.core.branchPred.BTBHitRatio     0.978891                       # BTB Hit Ratio (Ratio)
board.processor.cores11.core.branchPred.RASUsed         6335                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores11.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores11.core.branchPred.indirectLookups           20                       # Number of indirect predictor lookups. (Count)
board.processor.cores11.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores11.core.branchPred.indirectMisses           20                       # Number of indirect misses. (Count)
board.processor.cores11.core.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches. (Count)
board.processor.cores11.core.commit.commitSquashedInsts       154974                       # The number of squashed insts skipped by commit (Count)
board.processor.cores11.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores11.core.commit.branchMispredicts          100                       # The number of times a branch was mispredicted (Count)
board.processor.cores11.core.commit.numCommittedDist::samples       656484                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::mean     0.165389                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::stdev     0.767905                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::0       612140     93.25%     93.25% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::1        16717      2.55%     95.79% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::2        12517      1.91%     97.70% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::3         6526      0.99%     98.69% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::4         2225      0.34%     99.03% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::5         4121      0.63%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::6           70      0.01%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::7           23      0.00%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::8         2145      0.33%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::total       656484                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores11.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores11.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores11.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.commitEligibleSamples         2145                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores11.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores11.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores11.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores11.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores11.core.commitStats0.cpi     9.468313                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores11.core.commitStats0.ipc     0.105615                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores11.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores11.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores11.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores11.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores11.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores11.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores11.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores11.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores11.core.decode.idleCycles        19575                       # Number of cycles decode is idle (Cycle)
board.processor.cores11.core.decode.blockedCycles       611362                       # Number of cycles decode is blocked (Cycle)
board.processor.cores11.core.decode.runCycles        36082                       # Number of cycles decode is running (Cycle)
board.processor.cores11.core.decode.unblockCycles         8308                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores11.core.decode.squashCycles         2164                       # Number of cycles decode is squashing (Cycle)
board.processor.cores11.core.decode.branchResolved        12739                       # Number of times decode resolved a branch (Count)
board.processor.cores11.core.decode.branchMispred          118                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores11.core.decode.decodedInsts       297121                       # Number of instructions handled by decode (Count)
board.processor.cores11.core.decode.squashedInsts          607                       # Number of squashed instructions handled by decode (Count)
board.processor.cores11.core.executeStats0.numInsts       182461                       # Number of executed instructions (Count)
board.processor.cores11.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores11.core.executeStats0.numBranches        10924                       # Number of branches executed (Count)
board.processor.cores11.core.executeStats0.numLoadInsts        45896                       # Number of load instructions executed (Count)
board.processor.cores11.core.executeStats0.numStoreInsts        16978                       # Number of stores executed (Count)
board.processor.cores11.core.executeStats0.instRate     0.269234                       # Inst execution rate ((Count/Cycle))
board.processor.cores11.core.executeStats0.numCCRegReads        22858                       # Number of times the CC registers were read (Count)
board.processor.cores11.core.executeStats0.numCCRegWrites        38231                       # Number of times the CC registers were written (Count)
board.processor.cores11.core.executeStats0.numFpRegReads           26                       # Number of times the floating registers were read (Count)
board.processor.cores11.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores11.core.executeStats0.numIntRegReads       238428                       # Number of times the integer registers were read (Count)
board.processor.cores11.core.executeStats0.numIntRegWrites       141634                       # Number of times the integer registers were written (Count)
board.processor.cores11.core.executeStats0.numMemRefs        62874                       # Number of memory refs (Count)
board.processor.cores11.core.executeStats0.numMiscRegReads        86785                       # Number of times the Misc registers were read (Count)
board.processor.cores11.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores11.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores11.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores11.core.fetch.predictedBranches        21035                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores11.core.fetch.cycles       640962                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores11.core.fetch.squashCycles         4562                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores11.core.fetch.miscStallCycles           18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores11.core.fetch.pendingTrapStallCycles          161                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores11.core.fetch.cacheLines        29506                       # Number of cache lines fetched (Count)
board.processor.cores11.core.fetch.icacheSquashes           72                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores11.core.fetch.nisnDist::samples       677491                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::mean     0.538020                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::stdev     1.867018                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::0       612439     90.40%     90.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::1        12363      1.82%     92.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::2         2083      0.31%     92.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::3         6231      0.92%     93.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::4           77      0.01%     93.46% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::5         2208      0.33%     93.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::6         6250      0.92%     94.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::7         6286      0.93%     95.64% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::8        29554      4.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::total       677491                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetchStats0.numInsts       248719                       # Number of instructions fetched (thread level) (Count)
board.processor.cores11.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores11.core.fetchStats0.fetchRate     0.367002                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores11.core.fetchStats0.numBranches        21660                       # Number of branches fetched (Count)
board.processor.cores11.core.fetchStats0.branchRate     0.031961                       # Number of branch fetches per cycle (Ratio)
board.processor.cores11.core.fetchStats0.icacheStallCycles        34069                       # ICache total stall cycles (Cycle)
board.processor.cores11.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores11.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores11.core.iew.squashCycles         2164                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores11.core.iew.blockCycles       554173                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores11.core.iew.unblockCycles         6291                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores11.core.iew.dispatchedInsts       263758                       # Number of instructions dispatched to IQ (Count)
board.processor.cores11.core.iew.dispSquashedInsts            2                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores11.core.iew.dispLoadInsts        72793                       # Number of dispatched load instructions (Count)
board.processor.cores11.core.iew.dispStoreInsts        27353                       # Number of dispatched store instructions (Count)
board.processor.cores11.core.iew.dispNonSpecInsts         4132                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores11.core.iew.iqFullEvents         2069                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores11.core.iew.lsqFullEvents          122                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores11.core.iew.memOrderViolationEvents         2055                       # Number of memory order violations (Count)
board.processor.cores11.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores11.core.iew.predictedNotTakenIncorrect          105                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores11.core.iew.branchMispredicts          113                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores11.core.iew.instsToCommit       182423                       # Cumulative count of insts sent to commit (Count)
board.processor.cores11.core.iew.writebackCount       182317                       # Cumulative count of insts written-back (Count)
board.processor.cores11.core.iew.producerInst       133086                       # Number of instructions producing a value (Count)
board.processor.cores11.core.iew.consumerInst       233683                       # Number of instructions consuming a value (Count)
board.processor.cores11.core.iew.wbRate      0.269022                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores11.core.iew.wbFanout     0.569515                       # Average fanout of values written-back ((Count/Count))
board.processor.cores11.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores11.core.lsq0.forwLoads         4286                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores11.core.lsq0.squashedLoads        43555                       # Number of loads squashed (Count)
board.processor.cores11.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores11.core.lsq0.memOrderViolation         2055                       # Number of memory ordering violations (Count)
board.processor.cores11.core.lsq0.squashedStores        14625                       # Number of stores squashed (Count)
board.processor.cores11.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores11.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores11.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::mean    20.789247                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::stdev    61.669687                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::0-9        25074     85.76%     85.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::10-19          136      0.47%     86.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::20-29         1960      6.70%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::30-39           90      0.31%     93.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::40-49            2      0.01%     93.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::50-59            3      0.01%     93.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::60-69           29      0.10%     93.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::80-89            3      0.01%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::90-99           30      0.10%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::110-119            4      0.01%     93.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::120-129           43      0.15%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::140-149            5      0.02%     93.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::150-159           43      0.15%     93.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::170-179            5      0.02%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::180-189           51      0.17%     93.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::190-199            1      0.00%     93.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::200-209            6      0.02%     94.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::210-219           68      0.23%     94.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::220-229            2      0.01%     94.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::230-239           14      0.05%     94.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::240-249           58      0.20%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::250-259          121      0.41%     94.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::260-269         1390      4.75%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::270-279          100      0.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::max_value          274                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores11.core.mmu.dtb.rdAccesses        45892                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrAccesses        16978                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.dtb.rdMisses          105                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrAccesses        29529                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrMisses           78                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.power_state.pwrStateResidencyTicks::ON    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.rename.squashCycles         2164                       # Number of cycles rename is squashing (Cycle)
board.processor.cores11.core.rename.idleCycles        23823                       # Number of cycles rename is idle (Cycle)
board.processor.cores11.core.rename.blockCycles       589215                       # Number of cycles rename is blocking (Cycle)
board.processor.cores11.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores11.core.rename.runCycles        36036                       # Number of cycles rename is running (Cycle)
board.processor.cores11.core.rename.unblockCycles        26253                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores11.core.rename.renamedInsts       280486                       # Number of instructions processed by rename (Count)
board.processor.cores11.core.rename.IQFullEvents        20627                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores11.core.rename.LQFullEvents          114                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores11.core.rename.SQFullEvents         1409                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores11.core.rename.renamedOperands       373996                       # Number of destination operands rename has renamed (Count)
board.processor.cores11.core.rename.lookups       853735                       # Number of register rename lookups that rename has made (Count)
board.processor.cores11.core.rename.intLookups       400973                       # Number of integer rename lookups (Count)
board.processor.cores11.core.rename.fpLookups           26                       # Number of floating rename lookups (Count)
board.processor.cores11.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores11.core.rename.undoneMaps       226849                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores11.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores11.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores11.core.rename.skidInsts        45592                       # count of insts added to the skid buffer (Count)
board.processor.cores11.core.rob.reads         917784                       # The number of ROB reads (Count)
board.processor.cores11.core.rob.writes        548106                       # The number of ROB writes (Count)
board.processor.cores11.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores11.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores11.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores12.core.numCycles         673475                       # Number of cpu cycles simulated (Cycle)
board.processor.cores12.core.cpi             9.409229                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores12.core.ipc             0.106279                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores12.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores12.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores12.core.instsAdded        251217                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores12.core.nonSpecInstsAdded        12393                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores12.core.instsIssued       186583                       # Number of instructions issued (Count)
board.processor.cores12.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores12.core.squashedInstsExamined       155035                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores12.core.squashedOperandsExamined       286664                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores12.core.squashedNonSpecRemoved         6207                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores12.core.numIssuedDist::samples       673276                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::mean     0.277127                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::stdev     0.921294                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::0       601501     89.34%     89.34% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::1        21035      3.12%     92.46% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::2        14791      2.20%     94.66% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::3        16717      2.48%     97.14% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::4        12660      1.88%     99.02% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::5         4338      0.64%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::6         2169      0.32%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::7           49      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::8           16      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::total       673276                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntAlu           40      0.48%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntDiv            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatCvt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatDiv            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMisc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatSqrt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAddAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAlu            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdCvt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMisc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShift            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShiftAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdDiv            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSqrt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatAlu            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatCvt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatDiv            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMisc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceAlu            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAes            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAesMix            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha1Hash            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha256Hash            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShaSigma2            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShaSigma3            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdPredAlu            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::Matrix            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MatrixMov            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MatrixOP            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MemRead         4108     49.75%     50.23% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MemWrite         4110     49.77%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores12.core.statIssuedInstType_0::No_OpClass         4245      2.28%      2.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntAlu       115355     61.83%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAlu            6      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShift            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAes            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::Matrix            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MemRead        47943     25.70%     89.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MemWrite        19022     10.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::total       186583                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.issueRate       0.277045                       # Inst issue rate ((Count/Cycle))
board.processor.cores12.core.fuBusy              8258                       # FU busy when requested (Count)
board.processor.cores12.core.fuBusyRate      0.044259                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores12.core.intInstQueueReads      1054674                       # Number of integer instruction queue reads (Count)
board.processor.cores12.core.intInstQueueWrites       420666                       # Number of integer instruction queue writes (Count)
board.processor.cores12.core.intInstQueueWakeupAccesses       182209                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores12.core.fpInstQueueReads           40                       # Number of floating instruction queue reads (Count)
board.processor.cores12.core.fpInstQueueWrites           33                       # Number of floating instruction queue writes (Count)
board.processor.cores12.core.fpInstQueueWakeupAccesses           20                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores12.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores12.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores12.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores12.core.intAluAccesses       190576                       # Number of integer alu accesses (Count)
board.processor.cores12.core.fpAluAccesses           20                       # Number of floating point alu accesses (Count)
board.processor.cores12.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores12.core.numSquashedInsts         4220                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores12.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores12.core.timesIdled            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores12.core.idleCycles           199                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores12.core.quiesceCycles       776176                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores12.core.MemDepUnit__0.insertedLoads        72760                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__0.insertedStores        27345                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__0.conflictingLoads        53418                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__0.conflictingStores        20609                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.branchPred.lookups        21637                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.condPredicted         8869                       # Number of conditional branches predicted (Count)
board.processor.cores12.core.branchPred.condIncorrect          202                       # Number of conditional branches incorrect (Count)
board.processor.cores12.core.branchPred.BTBLookups        15011                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.BTBUpdates          190                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.BTBHits        14698                       # Number of BTB hits (Count)
board.processor.cores12.core.branchPred.BTBHitRatio     0.979149                       # BTB Hit Ratio (Ratio)
board.processor.cores12.core.branchPred.RASUsed         6324                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores12.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores12.core.branchPred.indirectLookups           20                       # Number of indirect predictor lookups. (Count)
board.processor.cores12.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores12.core.branchPred.indirectMisses           20                       # Number of indirect misses. (Count)
board.processor.cores12.core.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches. (Count)
board.processor.cores12.core.commit.commitSquashedInsts       154833                       # The number of squashed insts skipped by commit (Count)
board.processor.cores12.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores12.core.commit.branchMispredicts           96                       # The number of times a branch was mispredicted (Count)
board.processor.cores12.core.commit.numCommittedDist::samples       652295                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::mean     0.166451                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::stdev     0.770101                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::0       607942     93.20%     93.20% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::1        16722      2.56%     95.76% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::2        12517      1.92%     97.68% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::3         6533      1.00%     98.68% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::4         2224      0.34%     99.03% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::5         4124      0.63%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::6           68      0.01%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::7           24      0.00%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::8         2141      0.33%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::total       652295                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores12.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores12.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores12.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.commitEligibleSamples         2141                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores12.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores12.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores12.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores12.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores12.core.commitStats0.cpi     9.409229                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores12.core.commitStats0.ipc     0.106279                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores12.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores12.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores12.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores12.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores12.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores12.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores12.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores12.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores12.core.decode.idleCycles        19495                       # Number of cycles decode is idle (Cycle)
board.processor.cores12.core.decode.blockedCycles       607263                       # Number of cycles decode is blocked (Cycle)
board.processor.cores12.core.decode.runCycles        36057                       # Number of cycles decode is running (Cycle)
board.processor.cores12.core.decode.unblockCycles         8303                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores12.core.decode.squashCycles         2158                       # Number of cycles decode is squashing (Cycle)
board.processor.cores12.core.decode.branchResolved        12736                       # Number of times decode resolved a branch (Count)
board.processor.cores12.core.decode.branchMispred          117                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores12.core.decode.decodedInsts       296933                       # Number of instructions handled by decode (Count)
board.processor.cores12.core.decode.squashedInsts          597                       # Number of squashed instructions handled by decode (Count)
board.processor.cores12.core.executeStats0.numInsts       182363                       # Number of executed instructions (Count)
board.processor.cores12.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores12.core.executeStats0.numBranches        10914                       # Number of branches executed (Count)
board.processor.cores12.core.executeStats0.numLoadInsts        45877                       # Number of load instructions executed (Count)
board.processor.cores12.core.executeStats0.numStoreInsts        16971                       # Number of stores executed (Count)
board.processor.cores12.core.executeStats0.instRate     0.270779                       # Inst execution rate ((Count/Cycle))
board.processor.cores12.core.executeStats0.numCCRegReads        22835                       # Number of times the CC registers were read (Count)
board.processor.cores12.core.executeStats0.numCCRegWrites        38209                       # Number of times the CC registers were written (Count)
board.processor.cores12.core.executeStats0.numFpRegReads           26                       # Number of times the floating registers were read (Count)
board.processor.cores12.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores12.core.executeStats0.numIntRegReads       238316                       # Number of times the integer registers were read (Count)
board.processor.cores12.core.executeStats0.numIntRegWrites       141567                       # Number of times the integer registers were written (Count)
board.processor.cores12.core.executeStats0.numMemRefs        62848                       # Number of memory refs (Count)
board.processor.cores12.core.executeStats0.numMiscRegReads        86737                       # Number of times the Misc registers were read (Count)
board.processor.cores12.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores12.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores12.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores12.core.fetch.predictedBranches        21022                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores12.core.fetch.cycles       636860                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores12.core.fetch.squashCycles         4548                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores12.core.fetch.miscStallCycles           14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores12.core.fetch.pendingTrapStallCycles          131                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores12.core.fetch.cacheLines        29489                       # Number of cache lines fetched (Count)
board.processor.cores12.core.fetch.icacheSquashes           73                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores12.core.fetch.nisnDist::samples       673276                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::mean     0.541046                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::stdev     1.871826                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::0       608262     90.34%     90.34% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::1        12360      1.84%     92.18% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::2         2082      0.31%     92.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::3         6229      0.93%     93.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::4           73      0.01%     93.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::5         2203      0.33%     93.75% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::6         6249      0.93%     94.68% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::7         6283      0.93%     95.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::8        29535      4.39%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::total       673276                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetchStats0.numInsts       248620                       # Number of instructions fetched (thread level) (Count)
board.processor.cores12.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores12.core.fetchStats0.fetchRate     0.369160                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores12.core.fetchStats0.numBranches        21637                       # Number of branches fetched (Count)
board.processor.cores12.core.fetchStats0.branchRate     0.032127                       # Number of branch fetches per cycle (Ratio)
board.processor.cores12.core.fetchStats0.icacheStallCycles        33997                       # ICache total stall cycles (Cycle)
board.processor.cores12.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores12.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores12.core.iew.squashCycles         2158                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores12.core.iew.blockCycles       551043                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores12.core.iew.unblockCycles         6169                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores12.core.iew.dispatchedInsts       263610                       # Number of instructions dispatched to IQ (Count)
board.processor.cores12.core.iew.dispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores12.core.iew.dispLoadInsts        72760                       # Number of dispatched load instructions (Count)
board.processor.cores12.core.iew.dispStoreInsts        27345                       # Number of dispatched store instructions (Count)
board.processor.cores12.core.iew.dispNonSpecInsts         4131                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores12.core.iew.iqFullEvents         2066                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores12.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores12.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores12.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores12.core.iew.predictedNotTakenIncorrect           99                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores12.core.iew.branchMispredicts          107                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores12.core.iew.instsToCommit       182329                       # Cumulative count of insts sent to commit (Count)
board.processor.cores12.core.iew.writebackCount       182229                       # Cumulative count of insts written-back (Count)
board.processor.cores12.core.iew.producerInst       133032                       # Number of instructions producing a value (Count)
board.processor.cores12.core.iew.consumerInst       233612                       # Number of instructions consuming a value (Count)
board.processor.cores12.core.iew.wbRate      0.270580                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores12.core.iew.wbFanout     0.569457                       # Average fanout of values written-back ((Count/Count))
board.processor.cores12.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores12.core.lsq0.forwLoads         4289                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores12.core.lsq0.squashedLoads        43522                       # Number of loads squashed (Count)
board.processor.cores12.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores12.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores12.core.lsq0.squashedStores        14617                       # Number of stores squashed (Count)
board.processor.cores12.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores12.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores12.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::mean    20.677988                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::stdev    61.500071                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::0-9        25089     85.81%     85.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::10-19          136      0.47%     86.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::20-29         1960      6.70%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::30-39           88      0.30%     93.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::40-49            3      0.01%     93.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::50-59            2      0.01%     93.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::60-69           30      0.10%     93.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::80-89            3      0.01%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::90-99           30      0.10%     93.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::110-119            4      0.01%     93.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::120-129           43      0.15%     93.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::140-149            5      0.02%     93.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::150-159           43      0.15%     93.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::170-179            4      0.01%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::180-189           51      0.17%     94.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::190-199            2      0.01%     94.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::200-209            4      0.01%     94.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::210-219           68      0.23%     94.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::220-229            1      0.00%     94.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::230-239            6      0.02%     94.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::240-249           56      0.19%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::250-259          114      0.39%     94.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::260-269         1395      4.77%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::270-279          101      0.35%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::max_value          276                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores12.core.mmu.dtb.rdAccesses        45873                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrAccesses        16971                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.dtb.rdMisses          109                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrMisses           13                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrAccesses        29507                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrMisses           76                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.power_state.pwrStateResidencyTicks::ON    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.rename.squashCycles         2158                       # Number of cycles rename is squashing (Cycle)
board.processor.cores12.core.rename.idleCycles        23740                       # Number of cycles rename is idle (Cycle)
board.processor.cores12.core.rename.blockCycles       585969                       # Number of cycles rename is blocking (Cycle)
board.processor.cores12.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores12.core.rename.runCycles        36010                       # Number of cycles rename is running (Cycle)
board.processor.cores12.core.rename.unblockCycles        25399                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores12.core.rename.renamedInsts       280322                       # Number of instructions processed by rename (Count)
board.processor.cores12.core.rename.IQFullEvents        20629                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores12.core.rename.LQFullEvents          112                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores12.core.rename.SQFullEvents          555                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores12.core.rename.renamedOperands       373765                       # Number of destination operands rename has renamed (Count)
board.processor.cores12.core.rename.lookups       853291                       # Number of register rename lookups that rename has made (Count)
board.processor.cores12.core.rename.intLookups       400778                       # Number of integer rename lookups (Count)
board.processor.cores12.core.rename.fpLookups           26                       # Number of floating rename lookups (Count)
board.processor.cores12.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores12.core.rename.undoneMaps       226618                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores12.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores12.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores12.core.rename.skidInsts        45579                       # count of insts added to the skid buffer (Count)
board.processor.cores12.core.rob.reads         913471                       # The number of ROB reads (Count)
board.processor.cores12.core.rob.writes        547798                       # The number of ROB writes (Count)
board.processor.cores12.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores12.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores12.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores13.core.numCycles         285837                       # Number of cpu cycles simulated (Cycle)
board.processor.cores13.core.cpi             3.941220                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores13.core.ipc             0.253729                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores13.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores13.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores13.core.instsAdded        253248                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores13.core.nonSpecInstsAdded        12434                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores13.core.instsIssued       188748                       # Number of instructions issued (Count)
board.processor.cores13.core.squashedInstsIssued           19                       # Number of squashed instructions issued (Count)
board.processor.cores13.core.squashedInstsExamined       155351                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores13.core.squashedOperandsExamined       286352                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores13.core.squashedNonSpecRemoved         6239                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores13.core.numIssuedDist::samples       279427                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::mean     0.675482                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::stdev     1.345951                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::0       207007     74.08%     74.08% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::1        21213      7.59%     81.67% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::2        14935      5.34%     87.02% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::3        16788      6.01%     93.03% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::4        12694      4.54%     97.57% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::5         4413      1.58%     99.15% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::6         2219      0.79%     99.94% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::7          118      0.04%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::8           40      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::total       279427                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntAlu           66      0.80%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntMult            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntDiv            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatAdd            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatCmp            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatCvt            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMult            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMultAcc            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatDiv            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMisc            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatSqrt            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAdd            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAddAcc            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAlu            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdCmp            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdCvt            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMisc            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMult            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMultAcc            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShift            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShiftAcc            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdDiv            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSqrt            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatAdd            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatAlu            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatCmp            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatCvt            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatDiv            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMisc            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMult            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceAdd            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceAlu            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceCmp            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAes            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAesMix            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha1Hash            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha256Hash            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShaSigma2            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShaSigma3            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdPredAlu            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::Matrix            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MatrixMov            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MatrixOP            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MemRead         4106     49.58%     50.38% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MemWrite         4109     49.62%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores13.core.statIssuedInstType_0::No_OpClass         4242      2.25%      2.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntAlu       116884     61.93%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntMult            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntDiv            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatAdd          132      0.07%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMult            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAlu            6      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMisc          132      0.07%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMult            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShift            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAes            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::Matrix            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MemRead        48022     25.44%     89.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MemWrite        19058     10.10%     99.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMemRead            4      0.00%     99.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMemWrite          268      0.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::total       188748                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.issueRate       0.660334                       # Inst issue rate ((Count/Cycle))
board.processor.cores13.core.fuBusy              8281                       # FU busy when requested (Count)
board.processor.cores13.core.fuBusyRate      0.043873                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores13.core.intInstQueueReads       663877                       # Number of integer instruction queue reads (Count)
board.processor.cores13.core.intInstQueueWrites       422382                       # Number of integer instruction queue writes (Count)
board.processor.cores13.core.intInstQueueWakeupAccesses       183651                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores13.core.fpInstQueueReads         1346                       # Number of floating instruction queue reads (Count)
board.processor.cores13.core.fpInstQueueWrites          705                       # Number of floating instruction queue writes (Count)
board.processor.cores13.core.fpInstQueueWakeupAccesses          668                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores13.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores13.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores13.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores13.core.intAluAccesses       192114                       # Number of integer alu accesses (Count)
board.processor.cores13.core.fpAluAccesses          673                       # Number of floating point alu accesses (Count)
board.processor.cores13.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores13.core.numSquashedInsts         4248                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores13.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores13.core.timesIdled            75                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores13.core.idleCycles          6410                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores13.core.quiesceCycles       781675                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores13.core.MemDepUnit__0.insertedLoads        72793                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__0.insertedStores        27654                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__0.conflictingLoads        53371                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__0.conflictingStores        20588                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.branchPred.lookups        21818                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.condPredicted         9042                       # Number of conditional branches predicted (Count)
board.processor.cores13.core.branchPred.condIncorrect          231                       # Number of conditional branches incorrect (Count)
board.processor.cores13.core.branchPred.BTBLookups        15188                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.BTBUpdates          217                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.BTBHits        14860                       # Number of BTB hits (Count)
board.processor.cores13.core.branchPred.BTBHitRatio     0.978404                       # BTB Hit Ratio (Ratio)
board.processor.cores13.core.branchPred.RASUsed         6327                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores13.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores13.core.branchPred.indirectLookups           20                       # Number of indirect predictor lookups. (Count)
board.processor.cores13.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores13.core.branchPred.indirectMisses           20                       # Number of indirect misses. (Count)
board.processor.cores13.core.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches. (Count)
board.processor.cores13.core.commit.commitSquashedInsts       155114                       # The number of squashed insts skipped by commit (Count)
board.processor.cores13.core.commit.commitNonSpecStalls         6195                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores13.core.commit.branchMispredicts          115                       # The number of times a branch was mispredicted (Count)
board.processor.cores13.core.commit.numCommittedDist::samples       258371                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::mean     0.427025                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::stdev     1.189491                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::0       213441     82.61%     82.61% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::1        16877      6.53%     89.14% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::2        12655      4.90%     94.04% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::3         6626      2.56%     96.60% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::4         2297      0.89%     97.49% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::5         4180      1.62%     99.11% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::6           73      0.03%     99.14% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::7           36      0.01%     99.15% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::8         2186      0.85%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::total       258371                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores13.core.commit.membars         4130                       # Number of memory barriers committed (Count)
board.processor.cores13.core.commit.functionCalls         2132                       # Number of function calls committed. (Count)
board.processor.cores13.core.commit.committedInstType_0::No_OpClass         2136      1.94%      1.94% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntAlu        65647     59.50%     61.44% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntMult            0      0.00%     61.44% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntDiv            0      0.00%     61.44% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatAdd          129      0.12%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMult            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMisc          129      0.12%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMult            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShift            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAes            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::Matrix            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MemRead        29270     26.53%     88.20% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MemWrite        12756     11.56%     99.76% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.76% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMemWrite          260      0.24%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::total       110331                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.commitEligibleSamples         2186                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores13.core.commitStats0.numInsts        72525                       # Number of instructions committed (thread level) (Count)
board.processor.cores13.core.commitStats0.numOps       110331                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores13.core.commitStats0.numInstsNotNOP        72525                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores13.core.commitStats0.numOpsNotNOP       110331                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores13.core.commitStats0.cpi     3.941220                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores13.core.commitStats0.ipc     0.253729                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores13.core.commitStats0.numMemRefs        42288                       # Number of memory references committed (Count)
board.processor.cores13.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores13.core.commitStats0.numIntInsts       103712                       # Number of integer instructions (Count)
board.processor.cores13.core.commitStats0.numLoadInsts        29272                       # Number of load instructions (Count)
board.processor.cores13.core.commitStats0.numStoreInsts        13016                       # Number of store instructions (Count)
board.processor.cores13.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores13.core.commitStats0.committedInstType::No_OpClass         2136      1.94%      1.94% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IntAlu        65647     59.50%     61.44% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IntMult            0      0.00%     61.44% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.44% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatAdd          129      0.12%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMisc          129      0.12%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::Matrix            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MemRead        29270     26.53%     88.20% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MemWrite        12756     11.56%     99.76% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.76% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMemWrite          260      0.24%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::total       110331                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedControl::IsControl         6828                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsDirectControl         4692                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsIndirectControl         2136                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsCondControl         2545                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsUncondControl         4283                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsCall         2132                       # Class of control type instructions committed (Count)
board.processor.cores13.core.commitStats0.committedControl::IsReturn         2131                       # Class of control type instructions committed (Count)
board.processor.cores13.core.decode.idleCycles        20808                       # Number of cycles decode is idle (Cycle)
board.processor.cores13.core.decode.blockedCycles       211788                       # Number of cycles decode is blocked (Cycle)
board.processor.cores13.core.decode.runCycles        36244                       # Number of cycles decode is running (Cycle)
board.processor.cores13.core.decode.unblockCycles         8404                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores13.core.decode.squashCycles         2183                       # Number of cycles decode is squashing (Cycle)
board.processor.cores13.core.decode.branchResolved        12900                       # Number of times decode resolved a branch (Count)
board.processor.cores13.core.decode.branchMispred          128                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores13.core.decode.decodedInsts       298955                       # Number of instructions handled by decode (Count)
board.processor.cores13.core.decode.squashedInsts          666                       # Number of squashed instructions handled by decode (Count)
board.processor.cores13.core.executeStats0.numInsts       184500                       # Number of executed instructions (Count)
board.processor.cores13.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores13.core.executeStats0.numBranches        11139                       # Number of branches executed (Count)
board.processor.cores13.core.executeStats0.numLoadInsts        45956                       # Number of load instructions executed (Count)
board.processor.cores13.core.executeStats0.numStoreInsts        17264                       # Number of stores executed (Count)
board.processor.cores13.core.executeStats0.instRate     0.645473                       # Inst execution rate ((Count/Cycle))
board.processor.cores13.core.executeStats0.numCCRegReads        23895                       # Number of times the CC registers were read (Count)
board.processor.cores13.core.executeStats0.numCCRegWrites        38958                       # Number of times the CC registers were written (Count)
board.processor.cores13.core.executeStats0.numFpRegReads          674                       # Number of times the floating registers were read (Count)
board.processor.cores13.core.executeStats0.numFpRegWrites          402                       # Number of times the floating registers were written (Count)
board.processor.cores13.core.executeStats0.numIntRegReads       240358                       # Number of times the integer registers were read (Count)
board.processor.cores13.core.executeStats0.numIntRegWrites       142537                       # Number of times the integer registers were written (Count)
board.processor.cores13.core.executeStats0.numMemRefs        63220                       # Number of memory refs (Count)
board.processor.cores13.core.executeStats0.numMiscRegReads        87538                       # Number of times the Misc registers were read (Count)
board.processor.cores13.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores13.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores13.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores13.core.fetch.predictedBranches        21187                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores13.core.fetch.cycles       241531                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores13.core.fetch.squashCycles         4618                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores13.core.fetch.miscStallCycles           15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores13.core.fetch.pendingTrapStallCycles          127                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores13.core.fetch.icacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores13.core.fetch.cacheLines        29591                       # Number of cache lines fetched (Count)
board.processor.cores13.core.fetch.icacheSquashes          108                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores13.core.fetch.nisnDist::samples       279427                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::mean     1.310428                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::stdev     2.734097                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::0       214038     76.60%     76.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::1        12417      4.44%     81.04% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::2         2113      0.76%     81.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::3         6303      2.26%     84.05% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::4           93      0.03%     84.09% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::5         2206      0.79%     84.88% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::6         6280      2.25%     87.12% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::7         6281      2.25%     89.37% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::8        29696     10.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::total       279427                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetchStats0.numInsts       249682                       # Number of instructions fetched (thread level) (Count)
board.processor.cores13.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores13.core.fetchStats0.fetchRate     0.873512                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores13.core.fetchStats0.numBranches        21818                       # Number of branches fetched (Count)
board.processor.cores13.core.fetchStats0.branchRate     0.076330                       # Number of branch fetches per cycle (Ratio)
board.processor.cores13.core.fetchStats0.icacheStallCycles        35422                       # ICache total stall cycles (Cycle)
board.processor.cores13.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores13.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores13.core.iew.squashCycles         2183                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores13.core.iew.blockCycles       149889                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores13.core.iew.unblockCycles         6353                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores13.core.iew.dispatchedInsts       265682                       # Number of instructions dispatched to IQ (Count)
board.processor.cores13.core.iew.dispSquashedInsts            9                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores13.core.iew.dispLoadInsts        72793                       # Number of dispatched load instructions (Count)
board.processor.cores13.core.iew.dispStoreInsts        27654                       # Number of dispatched store instructions (Count)
board.processor.cores13.core.iew.dispNonSpecInsts         4145                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores13.core.iew.iqFullEvents         2065                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores13.core.iew.lsqFullEvents          190                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores13.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores13.core.iew.predictedTakenIncorrect           10                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores13.core.iew.predictedNotTakenIncorrect          123                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores13.core.iew.branchMispredicts          133                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores13.core.iew.instsToCommit       184454                       # Cumulative count of insts sent to commit (Count)
board.processor.cores13.core.iew.writebackCount       184319                       # Cumulative count of insts written-back (Count)
board.processor.cores13.core.iew.producerInst       134305                       # Number of instructions producing a value (Count)
board.processor.cores13.core.iew.consumerInst       235400                       # Number of instructions consuming a value (Count)
board.processor.cores13.core.iew.wbRate      0.644840                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores13.core.iew.wbFanout     0.570540                       # Average fanout of values written-back ((Count/Count))
board.processor.cores13.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores13.core.lsq0.forwLoads         4296                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores13.core.lsq0.squashedLoads        43521                       # Number of loads squashed (Count)
board.processor.cores13.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores13.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores13.core.lsq0.squashedStores        14638                       # Number of stores squashed (Count)
board.processor.cores13.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores13.core.lsq0.blockedByCache            3                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores13.core.lsq0.loadToUse::samples        29272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::mean     6.948347                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::stdev    10.689527                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::0-9        25169     85.98%     85.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::10-19          114      0.39%     86.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::20-29         1882      6.43%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::30-39         1055      3.60%     96.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::40-49          986      3.37%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::50-59           60      0.20%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::60-69            2      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::80-89            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::140-149            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::150-159            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::190-199            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::max_value          191                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.lsq0.loadToUse::total        29272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores13.core.mmu.dtb.rdAccesses        45952                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrAccesses        17264                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.dtb.rdMisses           94                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrAccesses        29609                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrMisses           66                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.power_state.pwrStateResidencyTicks::ON    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.rename.squashCycles         2183                       # Number of cycles rename is squashing (Cycle)
board.processor.cores13.core.rename.idleCycles        25100                       # Number of cycles rename is idle (Cycle)
board.processor.cores13.core.rename.blockCycles       185107                       # Number of cycles rename is blocking (Cycle)
board.processor.cores13.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores13.core.rename.runCycles        36247                       # Number of cycles rename is running (Cycle)
board.processor.cores13.core.rename.unblockCycles        30790                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores13.core.rename.renamedInsts       282365                       # Number of instructions processed by rename (Count)
board.processor.cores13.core.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores13.core.rename.IQFullEvents        20565                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores13.core.rename.LQFullEvents          111                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores13.core.rename.SQFullEvents         5960                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores13.core.rename.renamedOperands       377132                       # Number of destination operands rename has renamed (Count)
board.processor.cores13.core.rename.lookups       859738                       # Number of register rename lookups that rename has made (Count)
board.processor.cores13.core.rename.intLookups       402632                       # Number of integer rename lookups (Count)
board.processor.cores13.core.rename.fpLookups          685                       # Number of floating rename lookups (Count)
board.processor.cores13.core.rename.committedMaps       149954                       # Number of HB maps that are committed (Count)
board.processor.cores13.core.rename.undoneMaps       227178                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores13.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores13.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores13.core.rename.skidInsts        46150                       # count of insts added to the skid buffer (Count)
board.processor.cores13.core.rob.reads         521461                       # The number of ROB reads (Count)
board.processor.cores13.core.rob.writes        551947                       # The number of ROB writes (Count)
board.processor.cores13.core.thread_0.numInsts        72525                       # Number of Instructions committed (Count)
board.processor.cores13.core.thread_0.numOps       110331                       # Number of Ops committed (Count)
board.processor.cores13.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores14.core.numCycles         281467                       # Number of cpu cycles simulated (Cycle)
board.processor.cores14.core.cpi             3.880858                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores14.core.ipc             0.257675                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores14.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores14.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores14.core.instsAdded        253423                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores14.core.nonSpecInstsAdded        12455                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores14.core.instsIssued       188763                       # Number of instructions issued (Count)
board.processor.cores14.core.squashedInstsIssued           17                       # Number of squashed instructions issued (Count)
board.processor.cores14.core.squashedInstsExamined       155542                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores14.core.squashedOperandsExamined       287258                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores14.core.squashedNonSpecRemoved         6260                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores14.core.numIssuedDist::samples       281207                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::mean     0.671260                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::stdev     1.342326                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::0       208736     74.23%     74.23% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::1        21245      7.55%     81.78% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::2        14961      5.32%     87.10% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::3        16818      5.98%     93.08% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::4        12668      4.50%     97.59% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::5         4393      1.56%     99.15% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::6         2237      0.80%     99.95% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::7          109      0.04%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::8           40      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::total       281207                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntAlu           64      0.77%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntMult            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntDiv            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatAdd            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatCmp            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatCvt            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMult            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMultAcc            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatDiv            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMisc            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatSqrt            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAdd            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAddAcc            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAlu            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdCmp            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdCvt            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMisc            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMult            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMultAcc            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShift            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShiftAcc            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdDiv            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSqrt            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatAdd            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatAlu            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatCmp            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatCvt            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatDiv            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMisc            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMult            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceAdd            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceAlu            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceCmp            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAes            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAesMix            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha1Hash            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha256Hash            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShaSigma2            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShaSigma3            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdPredAlu            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::Matrix            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MatrixMov            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MatrixOP            0      0.00%      0.77% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MemRead         4107     49.59%     50.36% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MemWrite         4110     49.63%     99.99% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMemRead            0      0.00%     99.99% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMemWrite            1      0.01%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores14.core.statIssuedInstType_0::No_OpClass         4243      2.25%      2.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntAlu       116905     61.93%     64.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntMult            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntDiv            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatAdd          132      0.07%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMult            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAlu            6      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMisc          132      0.07%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMult            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShift            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAes            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::Matrix            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MemRead        48000     25.43%     89.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MemWrite        19071     10.10%     99.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMemRead            4      0.00%     99.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMemWrite          270      0.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::total       188763                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.issueRate       0.670640                       # Inst issue rate ((Count/Cycle))
board.processor.cores14.core.fuBusy              8282                       # FU busy when requested (Count)
board.processor.cores14.core.fuBusyRate      0.043875                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores14.core.intInstQueueReads       665679                       # Number of integer instruction queue reads (Count)
board.processor.cores14.core.intInstQueueWrites       422770                       # Number of integer instruction queue writes (Count)
board.processor.cores14.core.intInstQueueWakeupAccesses       183641                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores14.core.fpInstQueueReads         1353                       # Number of floating instruction queue reads (Count)
board.processor.cores14.core.fpInstQueueWrites          705                       # Number of floating instruction queue writes (Count)
board.processor.cores14.core.fpInstQueueWakeupAccesses          670                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores14.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores14.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores14.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores14.core.intAluAccesses       192125                       # Number of integer alu accesses (Count)
board.processor.cores14.core.fpAluAccesses          677                       # Number of floating point alu accesses (Count)
board.processor.cores14.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores14.core.numSquashedInsts         4254                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores14.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores14.core.timesIdled            47                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores14.core.idleCycles           260                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores14.core.quiesceCycles       787006                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores14.core.MemDepUnit__0.insertedLoads        72806                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__0.insertedStores        27697                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__0.conflictingLoads        53420                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__0.conflictingStores        20612                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.branchPred.lookups        21891                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.condPredicted         9082                       # Number of conditional branches predicted (Count)
board.processor.cores14.core.branchPred.condIncorrect          232                       # Number of conditional branches incorrect (Count)
board.processor.cores14.core.branchPred.BTBLookups        15215                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.BTBUpdates          218                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.BTBHits        14854                       # Number of BTB hits (Count)
board.processor.cores14.core.branchPred.BTBHitRatio     0.976273                       # BTB Hit Ratio (Ratio)
board.processor.cores14.core.branchPred.RASUsed         6334                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores14.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores14.core.branchPred.indirectLookups           21                       # Number of indirect predictor lookups. (Count)
board.processor.cores14.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores14.core.branchPred.indirectMisses           21                       # Number of indirect misses. (Count)
board.processor.cores14.core.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches. (Count)
board.processor.cores14.core.commit.commitSquashedInsts       155303                       # The number of squashed insts skipped by commit (Count)
board.processor.cores14.core.commit.commitNonSpecStalls         6195                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores14.core.commit.branchMispredicts          111                       # The number of times a branch was mispredicted (Count)
board.processor.cores14.core.commit.numCommittedDist::samples       260141                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::mean     0.424139                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::stdev     1.184904                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::0       215180     82.72%     82.72% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::1        16894      6.49%     89.21% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::2        12644      4.86%     94.07% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::3         6650      2.56%     96.63% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::4         2302      0.88%     97.51% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::5         4194      1.61%     99.12% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::6           77      0.03%     99.15% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::7           36      0.01%     99.17% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::8         2164      0.83%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::total       260141                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores14.core.commit.membars         4130                       # Number of memory barriers committed (Count)
board.processor.cores14.core.commit.functionCalls         2132                       # Number of function calls committed. (Count)
board.processor.cores14.core.commit.committedInstType_0::No_OpClass         2136      1.94%      1.94% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntAlu        65652     59.50%     61.44% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntMult            0      0.00%     61.44% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntDiv            0      0.00%     61.44% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatAdd          129      0.12%     61.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMult            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.56% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.56% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.56% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMisc          129      0.12%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMult            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShift            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAes            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::Matrix            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MemRead        29270     26.53%     88.20% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MemWrite        12756     11.56%     99.76% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.76% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMemWrite          260      0.24%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::total       110336                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.commitEligibleSamples         2164                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores14.core.commitStats0.numInsts        72527                       # Number of instructions committed (thread level) (Count)
board.processor.cores14.core.commitStats0.numOps       110336                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores14.core.commitStats0.numInstsNotNOP        72527                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores14.core.commitStats0.numOpsNotNOP       110336                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores14.core.commitStats0.cpi     3.880858                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores14.core.commitStats0.ipc     0.257675                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores14.core.commitStats0.numMemRefs        42288                       # Number of memory references committed (Count)
board.processor.cores14.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores14.core.commitStats0.numIntInsts       103717                       # Number of integer instructions (Count)
board.processor.cores14.core.commitStats0.numLoadInsts        29272                       # Number of load instructions (Count)
board.processor.cores14.core.commitStats0.numStoreInsts        13016                       # Number of store instructions (Count)
board.processor.cores14.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores14.core.commitStats0.committedInstType::No_OpClass         2136      1.94%      1.94% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IntAlu        65652     59.50%     61.44% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IntMult            0      0.00%     61.44% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.44% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatAdd          129      0.12%     61.55% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.56% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.56% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.56% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMisc          129      0.12%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::Matrix            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MemRead        29270     26.53%     88.20% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MemWrite        12756     11.56%     99.76% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.76% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMemWrite          260      0.24%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::total       110336                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedControl::IsControl         6829                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsDirectControl         4693                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsIndirectControl         2136                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsCondControl         2546                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsUncondControl         4283                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsCall         2132                       # Class of control type instructions committed (Count)
board.processor.cores14.core.commitStats0.committedControl::IsReturn         2131                       # Class of control type instructions committed (Count)
board.processor.cores14.core.decode.idleCycles        19808                       # Number of cycles decode is idle (Cycle)
board.processor.cores14.core.decode.blockedCycles       214521                       # Number of cycles decode is blocked (Cycle)
board.processor.cores14.core.decode.runCycles        36235                       # Number of cycles decode is running (Cycle)
board.processor.cores14.core.decode.unblockCycles         8464                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores14.core.decode.squashCycles         2179                       # Number of cycles decode is squashing (Cycle)
board.processor.cores14.core.decode.branchResolved        12896                       # Number of times decode resolved a branch (Count)
board.processor.cores14.core.decode.branchMispred          133                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores14.core.decode.decodedInsts       299398                       # Number of instructions handled by decode (Count)
board.processor.cores14.core.decode.squashedInsts          667                       # Number of squashed instructions handled by decode (Count)
board.processor.cores14.core.executeStats0.numInsts       184509                       # Number of executed instructions (Count)
board.processor.cores14.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores14.core.executeStats0.numBranches        11126                       # Number of branches executed (Count)
board.processor.cores14.core.executeStats0.numLoadInsts        45938                       # Number of load instructions executed (Count)
board.processor.cores14.core.executeStats0.numStoreInsts        17270                       # Number of stores executed (Count)
board.processor.cores14.core.executeStats0.instRate     0.655526                       # Inst execution rate ((Count/Cycle))
board.processor.cores14.core.executeStats0.numCCRegReads        23829                       # Number of times the CC registers were read (Count)
board.processor.cores14.core.executeStats0.numCCRegWrites        38926                       # Number of times the CC registers were written (Count)
board.processor.cores14.core.executeStats0.numFpRegReads          676                       # Number of times the floating registers were read (Count)
board.processor.cores14.core.executeStats0.numFpRegWrites          404                       # Number of times the floating registers were written (Count)
board.processor.cores14.core.executeStats0.numIntRegReads       240247                       # Number of times the integer registers were read (Count)
board.processor.cores14.core.executeStats0.numIntRegWrites       142547                       # Number of times the integer registers were written (Count)
board.processor.cores14.core.executeStats0.numMemRefs        63208                       # Number of memory refs (Count)
board.processor.cores14.core.executeStats0.numMiscRegReads        87530                       # Number of times the Misc registers were read (Count)
board.processor.cores14.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores14.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores14.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores14.core.fetch.predictedBranches        21188                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores14.core.fetch.cycles       244271                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores14.core.fetch.squashCycles         4620                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores14.core.fetch.miscStallCycles           14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores14.core.fetch.pendingTrapStallCycles          128                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores14.core.fetch.icacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores14.core.fetch.cacheLines        29616                       # Number of cache lines fetched (Count)
board.processor.cores14.core.fetch.icacheSquashes           95                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores14.core.fetch.nisnDist::samples       281207                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::mean     1.305088                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::stdev     2.730038                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::0       215696     76.70%     76.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::1        12424      4.42%     81.12% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::2         2117      0.75%     81.87% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::3         6296      2.24%     84.11% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::4          116      0.04%     84.15% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::5         2212      0.79%     84.94% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::6         6270      2.23%     87.17% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::7         6298      2.24%     89.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::8        29778     10.59%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::total       281207                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetchStats0.numInsts       250105                       # Number of instructions fetched (thread level) (Count)
board.processor.cores14.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores14.core.fetchStats0.fetchRate     0.888577                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores14.core.fetchStats0.numBranches        21891                       # Number of branches fetched (Count)
board.processor.cores14.core.fetchStats0.branchRate     0.077775                       # Number of branch fetches per cycle (Ratio)
board.processor.cores14.core.fetchStats0.icacheStallCycles        34482                       # ICache total stall cycles (Cycle)
board.processor.cores14.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores14.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores14.core.iew.squashCycles         2179                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores14.core.iew.blockCycles       152206                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores14.core.iew.unblockCycles         6297                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores14.core.iew.dispatchedInsts       265878                       # Number of instructions dispatched to IQ (Count)
board.processor.cores14.core.iew.dispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores14.core.iew.dispLoadInsts        72806                       # Number of dispatched load instructions (Count)
board.processor.cores14.core.iew.dispStoreInsts        27697                       # Number of dispatched store instructions (Count)
board.processor.cores14.core.iew.dispNonSpecInsts         4152                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores14.core.iew.iqFullEvents         2080                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores14.core.iew.lsqFullEvents          118                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores14.core.iew.memOrderViolationEvents         2055                       # Number of memory order violations (Count)
board.processor.cores14.core.iew.predictedTakenIncorrect           10                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores14.core.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores14.core.iew.branchMispredicts          126                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores14.core.iew.instsToCommit       184444                       # Cumulative count of insts sent to commit (Count)
board.processor.cores14.core.iew.writebackCount       184311                       # Cumulative count of insts written-back (Count)
board.processor.cores14.core.iew.producerInst       134281                       # Number of instructions producing a value (Count)
board.processor.cores14.core.iew.consumerInst       235245                       # Number of instructions consuming a value (Count)
board.processor.cores14.core.iew.wbRate      0.654823                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores14.core.iew.wbFanout     0.570813                       # Average fanout of values written-back ((Count/Count))
board.processor.cores14.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores14.core.lsq0.forwLoads         4324                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores14.core.lsq0.squashedLoads        43534                       # Number of loads squashed (Count)
board.processor.cores14.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores14.core.lsq0.memOrderViolation         2055                       # Number of memory ordering violations (Count)
board.processor.cores14.core.lsq0.squashedStores        14681                       # Number of stores squashed (Count)
board.processor.cores14.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores14.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores14.core.lsq0.loadToUse::samples        29272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::mean     7.019165                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::stdev    10.416154                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::0-9        25112     85.79%     85.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::10-19           64      0.22%     86.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::20-29          963      3.29%     89.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::30-39         2988     10.21%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::40-49          131      0.45%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::50-59            7      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::60-69            3      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::80-89            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::140-149            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::150-159            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::190-199            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::max_value          191                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.lsq0.loadToUse::total        29272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores14.core.mmu.dtb.rdAccesses        45934                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrAccesses        17270                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.dtb.rdMisses           94                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrMisses           16                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrAccesses        29633                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrMisses           71                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.power_state.pwrStateResidencyTicks::ON    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.rename.squashCycles         2179                       # Number of cycles rename is squashing (Cycle)
board.processor.cores14.core.rename.idleCycles        24138                       # Number of cycles rename is idle (Cycle)
board.processor.cores14.core.rename.blockCycles       187429                       # Number of cycles rename is blocking (Cycle)
board.processor.cores14.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores14.core.rename.runCycles        36257                       # Number of cycles rename is running (Cycle)
board.processor.cores14.core.rename.unblockCycles        31204                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores14.core.rename.renamedInsts       282659                       # Number of instructions processed by rename (Count)
board.processor.cores14.core.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores14.core.rename.IQFullEvents        20628                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores14.core.rename.LQFullEvents          112                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores14.core.rename.SQFullEvents         6310                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores14.core.rename.renamedOperands       377571                       # Number of destination operands rename has renamed (Count)
board.processor.cores14.core.rename.lookups       860574                       # Number of register rename lookups that rename has made (Count)
board.processor.cores14.core.rename.intLookups       402935                       # Number of integer rename lookups (Count)
board.processor.cores14.core.rename.fpLookups          685                       # Number of floating rename lookups (Count)
board.processor.cores14.core.rename.committedMaps       149963                       # Number of HB maps that are committed (Count)
board.processor.cores14.core.rename.undoneMaps       227608                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores14.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores14.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores14.core.rename.skidInsts        46510                       # count of insts added to the skid buffer (Count)
board.processor.cores14.core.rob.reads         523460                       # The number of ROB reads (Count)
board.processor.cores14.core.rob.writes        552344                       # The number of ROB writes (Count)
board.processor.cores14.core.thread_0.numInsts        72527                       # Number of Instructions committed (Count)
board.processor.cores14.core.thread_0.numOps       110336                       # Number of Ops committed (Count)
board.processor.cores14.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores15.core.numCycles         282285                       # Number of cpu cycles simulated (Cycle)
board.processor.cores15.core.cpi             3.892137                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores15.core.ipc             0.256928                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores15.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores15.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores15.core.instsAdded        253431                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores15.core.nonSpecInstsAdded        12455                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores15.core.instsIssued       188713                       # Number of instructions issued (Count)
board.processor.cores15.core.squashedInstsIssued           17                       # Number of squashed instructions issued (Count)
board.processor.cores15.core.squashedInstsExamined       155550                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores15.core.squashedOperandsExamined       287421                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores15.core.squashedNonSpecRemoved         6260                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores15.core.numIssuedDist::samples       282006                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::mean     0.669181                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::stdev     1.341174                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::0       209591     74.32%     74.32% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::1        21208      7.52%     81.84% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::2        14947      5.30%     87.14% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::3        16794      5.96%     93.10% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::4        12685      4.50%     97.60% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::5         4400      1.56%     99.16% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::6         2219      0.79%     99.94% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::7          121      0.04%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::8           41      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::total       282006                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntAlu           66      0.80%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntMult            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntDiv            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatAdd            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatCmp            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatCvt            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMult            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMultAcc            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatDiv            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMisc            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatSqrt            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAdd            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAddAcc            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAlu            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdCmp            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdCvt            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMisc            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMult            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMultAcc            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShift            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShiftAcc            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdDiv            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSqrt            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatAdd            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatAlu            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatCmp            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatCvt            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatDiv            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMisc            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMult            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceAdd            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceAlu            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceCmp            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAes            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAesMix            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha1Hash            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha256Hash            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShaSigma2            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShaSigma3            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdPredAlu            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::Matrix            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MatrixMov            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MatrixOP            0      0.00%      0.80% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MemRead         4109     49.60%     50.39% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MemWrite         4110     49.61%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores15.core.statIssuedInstType_0::No_OpClass         4240      2.25%      2.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntAlu       116880     61.94%     64.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntMult            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntDiv            0      0.00%     64.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatAdd          132      0.07%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMult            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAlu            6      0.00%     64.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMisc          132      0.07%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMult            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShift            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAes            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::Matrix            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MemRead        47984     25.43%     89.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MemWrite        19067     10.10%     99.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMemRead            4      0.00%     99.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMemWrite          268      0.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::total       188713                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.issueRate       0.668519                       # Inst issue rate ((Count/Cycle))
board.processor.cores15.core.fuBusy              8285                       # FU busy when requested (Count)
board.processor.cores15.core.fuBusyRate      0.043903                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores15.core.intInstQueueReads       666388                       # Number of integer instruction queue reads (Count)
board.processor.cores15.core.intInstQueueWrites       422786                       # Number of integer instruction queue writes (Count)
board.processor.cores15.core.intInstQueueWakeupAccesses       183604                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores15.core.fpInstQueueReads         1346                       # Number of floating instruction queue reads (Count)
board.processor.cores15.core.fpInstQueueWrites          705                       # Number of floating instruction queue writes (Count)
board.processor.cores15.core.fpInstQueueWakeupAccesses          668                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores15.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores15.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores15.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores15.core.intAluAccesses       192085                       # Number of integer alu accesses (Count)
board.processor.cores15.core.fpAluAccesses          673                       # Number of floating point alu accesses (Count)
board.processor.cores15.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores15.core.numSquashedInsts         4259                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores15.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores15.core.timesIdled            46                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores15.core.idleCycles           279                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores15.core.quiesceCycles       792507                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores15.core.MemDepUnit__0.insertedLoads        72813                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__0.insertedStores        27698                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__0.conflictingLoads        53430                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__0.conflictingStores        20615                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.branchPred.lookups        21895                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.condPredicted         9077                       # Number of conditional branches predicted (Count)
board.processor.cores15.core.branchPred.condIncorrect          233                       # Number of conditional branches incorrect (Count)
board.processor.cores15.core.branchPred.BTBLookups        15216                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.BTBUpdates          218                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.BTBHits        14848                       # Number of BTB hits (Count)
board.processor.cores15.core.branchPred.BTBHitRatio     0.975815                       # BTB Hit Ratio (Ratio)
board.processor.cores15.core.branchPred.RASUsed         6339                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores15.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores15.core.branchPred.indirectLookups           21                       # Number of indirect predictor lookups. (Count)
board.processor.cores15.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores15.core.branchPred.indirectMisses           21                       # Number of indirect misses. (Count)
board.processor.cores15.core.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches. (Count)
board.processor.cores15.core.commit.commitSquashedInsts       155311                       # The number of squashed insts skipped by commit (Count)
board.processor.cores15.core.commit.commitNonSpecStalls         6195                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores15.core.commit.branchMispredicts          109                       # The number of times a branch was mispredicted (Count)
board.processor.cores15.core.commit.numCommittedDist::samples       260940                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::mean     0.422840                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::stdev     1.184823                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::0       216030     82.79%     82.79% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::1        16862      6.46%     89.25% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::2        12650      4.85%     94.10% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::3         6622      2.54%     96.64% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::4         2291      0.88%     97.51% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::5         4182      1.60%     99.12% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::6           77      0.03%     99.15% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::7           36      0.01%     99.16% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::8         2190      0.84%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::total       260940                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores15.core.commit.membars         4130                       # Number of memory barriers committed (Count)
board.processor.cores15.core.commit.functionCalls         2132                       # Number of function calls committed. (Count)
board.processor.cores15.core.commit.committedInstType_0::No_OpClass         2136      1.94%      1.94% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntAlu        65652     59.50%     61.44% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntMult            0      0.00%     61.44% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntDiv            0      0.00%     61.44% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatAdd          129      0.12%     61.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMult            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.56% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.56% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.56% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMisc          129      0.12%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMult            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShift            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAes            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::Matrix            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.67% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MemRead        29270     26.53%     88.20% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MemWrite        12756     11.56%     99.76% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.76% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMemWrite          260      0.24%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::total       110336                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.commitEligibleSamples         2190                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores15.core.commitStats0.numInsts        72527                       # Number of instructions committed (thread level) (Count)
board.processor.cores15.core.commitStats0.numOps       110336                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores15.core.commitStats0.numInstsNotNOP        72527                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores15.core.commitStats0.numOpsNotNOP       110336                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores15.core.commitStats0.cpi     3.892137                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores15.core.commitStats0.ipc     0.256928                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores15.core.commitStats0.numMemRefs        42288                       # Number of memory references committed (Count)
board.processor.cores15.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores15.core.commitStats0.numIntInsts       103717                       # Number of integer instructions (Count)
board.processor.cores15.core.commitStats0.numLoadInsts        29272                       # Number of load instructions (Count)
board.processor.cores15.core.commitStats0.numStoreInsts        13016                       # Number of store instructions (Count)
board.processor.cores15.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores15.core.commitStats0.committedInstType::No_OpClass         2136      1.94%      1.94% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IntAlu        65652     59.50%     61.44% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IntMult            0      0.00%     61.44% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.44% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatAdd          129      0.12%     61.55% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.56% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.56% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.56% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMisc          129      0.12%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::Matrix            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.67% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MemRead        29270     26.53%     88.20% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MemWrite        12756     11.56%     99.76% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.76% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMemWrite          260      0.24%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::total       110336                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedControl::IsControl         6829                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsDirectControl         4693                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsIndirectControl         2136                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsCondControl         2546                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsUncondControl         4283                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsCall         2132                       # Class of control type instructions committed (Count)
board.processor.cores15.core.commitStats0.committedControl::IsReturn         2131                       # Class of control type instructions committed (Count)
board.processor.cores15.core.decode.idleCycles        19822                       # Number of cycles decode is idle (Cycle)
board.processor.cores15.core.decode.blockedCycles       215307                       # Number of cycles decode is blocked (Cycle)
board.processor.cores15.core.decode.runCycles        36268                       # Number of cycles decode is running (Cycle)
board.processor.cores15.core.decode.unblockCycles         8432                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores15.core.decode.squashCycles         2177                       # Number of cycles decode is squashing (Cycle)
board.processor.cores15.core.decode.branchResolved        12892                       # Number of times decode resolved a branch (Count)
board.processor.cores15.core.decode.branchMispred          133                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores15.core.decode.decodedInsts       299394                       # Number of instructions handled by decode (Count)
board.processor.cores15.core.decode.squashedInsts          683                       # Number of squashed instructions handled by decode (Count)
board.processor.cores15.core.executeStats0.numInsts       184454                       # Number of executed instructions (Count)
board.processor.cores15.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores15.core.executeStats0.numBranches        11119                       # Number of branches executed (Count)
board.processor.cores15.core.executeStats0.numLoadInsts        45921                       # Number of load instructions executed (Count)
board.processor.cores15.core.executeStats0.numStoreInsts        17267                       # Number of stores executed (Count)
board.processor.cores15.core.executeStats0.instRate     0.653432                       # Inst execution rate ((Count/Cycle))
board.processor.cores15.core.executeStats0.numCCRegReads        23786                       # Number of times the CC registers were read (Count)
board.processor.cores15.core.executeStats0.numCCRegWrites        38904                       # Number of times the CC registers were written (Count)
board.processor.cores15.core.executeStats0.numFpRegReads          674                       # Number of times the floating registers were read (Count)
board.processor.cores15.core.executeStats0.numFpRegWrites          402                       # Number of times the floating registers were written (Count)
board.processor.cores15.core.executeStats0.numIntRegReads       240174                       # Number of times the integer registers were read (Count)
board.processor.cores15.core.executeStats0.numIntRegWrites       142526                       # Number of times the integer registers were written (Count)
board.processor.cores15.core.executeStats0.numMemRefs        63188                       # Number of memory refs (Count)
board.processor.cores15.core.executeStats0.numMiscRegReads        87501                       # Number of times the Misc registers were read (Count)
board.processor.cores15.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores15.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores15.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores15.core.fetch.predictedBranches        21187                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores15.core.fetch.cycles       245146                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores15.core.fetch.squashCycles         4616                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores15.core.fetch.miscStallCycles           11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores15.core.fetch.pendingTrapStallCycles          116                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores15.core.fetch.cacheLines        29613                       # Number of cache lines fetched (Count)
board.processor.cores15.core.fetch.icacheSquashes           92                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores15.core.fetch.nisnDist::samples       282006                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::mean     1.301469                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::stdev     2.727203                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::0       216491     76.77%     76.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::1        12425      4.41%     81.17% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::2         2119      0.75%     81.93% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::3         6308      2.24%     84.16% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::4          104      0.04%     84.20% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::5         2211      0.78%     84.98% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::6         6267      2.22%     87.21% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::7         6286      2.23%     89.43% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::8        29795     10.57%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::total       282006                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetchStats0.numInsts       250104                       # Number of instructions fetched (thread level) (Count)
board.processor.cores15.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores15.core.fetchStats0.fetchRate     0.885998                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores15.core.fetchStats0.numBranches        21895                       # Number of branches fetched (Count)
board.processor.cores15.core.fetchStats0.branchRate     0.077563                       # Number of branch fetches per cycle (Ratio)
board.processor.cores15.core.fetchStats0.icacheStallCycles        34425                       # ICache total stall cycles (Cycle)
board.processor.cores15.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores15.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores15.core.iew.squashCycles         2177                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores15.core.iew.blockCycles       153122                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores15.core.iew.unblockCycles         6291                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores15.core.iew.dispatchedInsts       265886                       # Number of instructions dispatched to IQ (Count)
board.processor.cores15.core.iew.dispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores15.core.iew.dispLoadInsts        72813                       # Number of dispatched load instructions (Count)
board.processor.cores15.core.iew.dispStoreInsts        27698                       # Number of dispatched store instructions (Count)
board.processor.cores15.core.iew.dispNonSpecInsts         4152                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores15.core.iew.iqFullEvents         2079                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores15.core.iew.lsqFullEvents          115                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores15.core.iew.memOrderViolationEvents         2055                       # Number of memory order violations (Count)
board.processor.cores15.core.iew.predictedTakenIncorrect           11                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores15.core.iew.predictedNotTakenIncorrect          113                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores15.core.iew.branchMispredicts          124                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores15.core.iew.instsToCommit       184400                       # Cumulative count of insts sent to commit (Count)
board.processor.cores15.core.iew.writebackCount       184272                       # Cumulative count of insts written-back (Count)
board.processor.cores15.core.iew.producerInst       134267                       # Number of instructions producing a value (Count)
board.processor.cores15.core.iew.consumerInst       235255                       # Number of instructions consuming a value (Count)
board.processor.cores15.core.iew.wbRate      0.652787                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores15.core.iew.wbFanout     0.570730                       # Average fanout of values written-back ((Count/Count))
board.processor.cores15.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores15.core.lsq0.forwLoads         4322                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores15.core.lsq0.squashedLoads        43541                       # Number of loads squashed (Count)
board.processor.cores15.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores15.core.lsq0.memOrderViolation         2055                       # Number of memory ordering violations (Count)
board.processor.cores15.core.lsq0.squashedStores        14682                       # Number of stores squashed (Count)
board.processor.cores15.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores15.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores15.core.lsq0.loadToUse::samples        29272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::mean     7.015031                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::stdev    10.856425                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::0-9        25113     85.79%     85.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::10-19          131      0.45%     86.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::20-29         1964      6.71%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::30-39          872      2.98%     95.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::40-49         1117      3.82%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::50-59           69      0.24%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::60-69            2      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::80-89            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::140-149            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::150-159            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::190-199            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::max_value          191                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.lsq0.loadToUse::total        29272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores15.core.mmu.dtb.rdAccesses        45917                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrAccesses        17267                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.dtb.rdMisses           93                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrMisses           14                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrAccesses        29628                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrMisses           66                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.power_state.pwrStateResidencyTicks::ON    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.rename.squashCycles         2177                       # Number of cycles rename is squashing (Cycle)
board.processor.cores15.core.rename.idleCycles        24139                       # Number of cycles rename is idle (Cycle)
board.processor.cores15.core.rename.blockCycles       188329                       # Number of cycles rename is blocking (Cycle)
board.processor.cores15.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores15.core.rename.runCycles        36271                       # Number of cycles rename is running (Cycle)
board.processor.cores15.core.rename.unblockCycles        31090                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores15.core.rename.renamedInsts       282676                       # Number of instructions processed by rename (Count)
board.processor.cores15.core.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores15.core.rename.IQFullEvents        20619                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores15.core.rename.LQFullEvents          112                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores15.core.rename.SQFullEvents         6206                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores15.core.rename.renamedOperands       377565                       # Number of destination operands rename has renamed (Count)
board.processor.cores15.core.rename.lookups       860575                       # Number of register rename lookups that rename has made (Count)
board.processor.cores15.core.rename.intLookups       402966                       # Number of integer rename lookups (Count)
board.processor.cores15.core.rename.fpLookups          685                       # Number of floating rename lookups (Count)
board.processor.cores15.core.rename.committedMaps       149963                       # Number of HB maps that are committed (Count)
board.processor.cores15.core.rename.undoneMaps       227602                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores15.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores15.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores15.core.rename.skidInsts        46294                       # count of insts added to the skid buffer (Count)
board.processor.cores15.core.rob.reads         524241                       # The number of ROB reads (Count)
board.processor.cores15.core.rob.writes        552360                       # The number of ROB writes (Count)
board.processor.cores15.core.thread_0.numInsts        72527                       # Number of Instructions committed (Count)
board.processor.cores15.core.thread_0.numOps       110336                       # Number of Ops committed (Count)
board.processor.cores15.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores16.core.numCycles         273016                       # Number of cpu cycles simulated (Cycle)
board.processor.cores16.core.cpi             3.814351                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores16.core.ipc             0.262168                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores16.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores16.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores16.core.instsAdded        251337                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores16.core.nonSpecInstsAdded        12399                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores16.core.instsIssued       186619                       # Number of instructions issued (Count)
board.processor.cores16.core.squashedInstsIssued           17                       # Number of squashed instructions issued (Count)
board.processor.cores16.core.squashedInstsExamined       155161                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores16.core.squashedOperandsExamined       286946                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores16.core.squashedNonSpecRemoved         6213                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores16.core.numIssuedDist::samples       272789                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::mean     0.684115                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::stdev     1.347782                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::0       200982     73.68%     73.68% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::1        21059      7.72%     81.40% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::2        14799      5.43%     86.82% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::3        16718      6.13%     92.95% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::4        12662      4.64%     97.59% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::5         4334      1.59%     99.18% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::6         2172      0.80%     99.98% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::7           46      0.02%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::8           17      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::total       272789                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IntAlu           45      0.54%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IntMult            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IntDiv            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatAdd            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatCmp            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatCvt            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMult            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMultAcc            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatDiv            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMisc            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatSqrt            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAdd            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAddAcc            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAlu            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdCmp            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdCvt            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMisc            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMult            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMultAcc            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShift            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShiftAcc            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdDiv            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSqrt            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatAdd            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatAlu            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatCmp            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatCvt            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatDiv            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMisc            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMult            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdReduceAdd            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdReduceAlu            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdReduceCmp            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAes            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAesMix            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha1Hash            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha256Hash            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShaSigma2            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShaSigma3            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdPredAlu            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::Matrix            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MatrixMov            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MatrixOP            0      0.00%      0.54% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MemRead         4108     49.72%     50.26% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MemWrite         4110     49.74%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores16.core.statIssuedInstType_0::No_OpClass         4245      2.27%      2.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IntAlu       115397     61.84%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IntMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IntDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAlu            6      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMult            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShift            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAes            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::Matrix            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MemRead        47938     25.69%     89.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MemWrite        19021     10.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::total       186619                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.issueRate       0.683546                       # Inst issue rate ((Count/Cycle))
board.processor.cores16.core.fuBusy              8263                       # FU busy when requested (Count)
board.processor.cores16.core.fuBusyRate      0.044277                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores16.core.intInstQueueReads       654267                       # Number of integer instruction queue reads (Count)
board.processor.cores16.core.intInstQueueWrites       420919                       # Number of integer instruction queue writes (Count)
board.processor.cores16.core.intInstQueueWakeupAccesses       182245                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores16.core.fpInstQueueReads           40                       # Number of floating instruction queue reads (Count)
board.processor.cores16.core.fpInstQueueWrites           33                       # Number of floating instruction queue writes (Count)
board.processor.cores16.core.fpInstQueueWakeupAccesses           20                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores16.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores16.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores16.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores16.core.intAluAccesses       190617                       # Number of integer alu accesses (Count)
board.processor.cores16.core.fpAluAccesses           20                       # Number of floating point alu accesses (Count)
board.processor.cores16.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores16.core.numSquashedInsts         4220                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores16.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores16.core.timesIdled            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores16.core.idleCycles           227                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores16.core.quiesceCycles       798794                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores16.core.MemDepUnit__0.insertedLoads        72783                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__0.insertedStores        27349                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__0.conflictingLoads        53443                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__0.conflictingStores        20614                       # Number of conflicting stores. (Count)
board.processor.cores16.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores16.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores16.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores16.core.branchPred.lookups        21660                       # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.condPredicted         8879                       # Number of conditional branches predicted (Count)
board.processor.cores16.core.branchPred.condIncorrect          202                       # Number of conditional branches incorrect (Count)
board.processor.cores16.core.branchPred.BTBLookups        15019                       # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.BTBUpdates          190                       # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.BTBHits        14703                       # Number of BTB hits (Count)
board.processor.cores16.core.branchPred.BTBHitRatio     0.978960                       # BTB Hit Ratio (Ratio)
board.processor.cores16.core.branchPred.RASUsed         6332                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores16.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores16.core.branchPred.indirectLookups           20                       # Number of indirect predictor lookups. (Count)
board.processor.cores16.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores16.core.branchPred.indirectMisses           20                       # Number of indirect misses. (Count)
board.processor.cores16.core.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches. (Count)
board.processor.cores16.core.commit.commitSquashedInsts       154958                       # The number of squashed insts skipped by commit (Count)
board.processor.cores16.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores16.core.commit.branchMispredicts           95                       # The number of times a branch was mispredicted (Count)
board.processor.cores16.core.commit.numCommittedDist::samples       251792                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::mean     0.431209                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::stdev     1.192396                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::0       207433     82.38%     82.38% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::1        16724      6.64%     89.02% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::2        12520      4.97%     94.00% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::3         6535      2.60%     96.59% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::4         2226      0.88%     97.48% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::5         4123      1.64%     99.11% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::6           69      0.03%     99.14% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::7           23      0.01%     99.15% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::8         2139      0.85%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::total       251792                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores16.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores16.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores16.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.commitEligibleSamples         2139                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores16.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores16.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores16.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores16.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores16.core.commitStats0.cpi     3.814351                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores16.core.commitStats0.ipc     0.262168                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores16.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores16.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores16.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores16.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores16.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores16.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores16.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores16.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores16.core.decode.idleCycles        19514                       # Number of cycles decode is idle (Cycle)
board.processor.cores16.core.decode.blockedCycles       206739                       # Number of cycles decode is blocked (Cycle)
board.processor.cores16.core.decode.runCycles        36067                       # Number of cycles decode is running (Cycle)
board.processor.cores16.core.decode.unblockCycles         8311                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores16.core.decode.squashCycles         2158                       # Number of cycles decode is squashing (Cycle)
board.processor.cores16.core.decode.branchResolved        12741                       # Number of times decode resolved a branch (Count)
board.processor.cores16.core.decode.branchMispred          117                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores16.core.decode.decodedInsts       297066                       # Number of instructions handled by decode (Count)
board.processor.cores16.core.decode.squashedInsts          584                       # Number of squashed instructions handled by decode (Count)
board.processor.cores16.core.executeStats0.numInsts       182399                       # Number of executed instructions (Count)
board.processor.cores16.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores16.core.executeStats0.numBranches        10918                       # Number of branches executed (Count)
board.processor.cores16.core.executeStats0.numLoadInsts        45871                       # Number of load instructions executed (Count)
board.processor.cores16.core.executeStats0.numStoreInsts        16971                       # Number of stores executed (Count)
board.processor.cores16.core.executeStats0.instRate     0.668089                       # Inst execution rate ((Count/Cycle))
board.processor.cores16.core.executeStats0.numCCRegReads        22855                       # Number of times the CC registers were read (Count)
board.processor.cores16.core.executeStats0.numCCRegWrites        38227                       # Number of times the CC registers were written (Count)
board.processor.cores16.core.executeStats0.numFpRegReads           26                       # Number of times the floating registers were read (Count)
board.processor.cores16.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores16.core.executeStats0.numIntRegReads       238334                       # Number of times the integer registers were read (Count)
board.processor.cores16.core.executeStats0.numIntRegWrites       141590                       # Number of times the integer registers were written (Count)
board.processor.cores16.core.executeStats0.numMemRefs        62842                       # Number of memory refs (Count)
board.processor.cores16.core.executeStats0.numMiscRegReads        86743                       # Number of times the Misc registers were read (Count)
board.processor.cores16.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores16.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores16.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores16.core.fetch.predictedBranches        21035                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores16.core.fetch.cycles       236312                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores16.core.fetch.squashCycles         4548                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores16.core.fetch.miscStallCycles           13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores16.core.fetch.pendingTrapStallCycles          122                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores16.core.fetch.cacheLines        29505                       # Number of cache lines fetched (Count)
board.processor.cores16.core.fetch.icacheSquashes           76                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores16.core.fetch.nisnDist::samples       272789                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::mean     1.336157                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::stdev     2.755030                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::0       207737     76.15%     76.15% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::1        12364      4.53%     80.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::2         2084      0.76%     81.45% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::3         6231      2.28%     83.73% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::4           78      0.03%     83.76% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::5         2206      0.81%     84.57% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::6         6252      2.29%     86.86% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::7         6286      2.30%     89.17% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::8        29551     10.83%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::total       272789                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetchStats0.numInsts       248713                       # Number of instructions fetched (thread level) (Count)
board.processor.cores16.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores16.core.fetchStats0.fetchRate     0.910983                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores16.core.fetchStats0.numBranches        21660                       # Number of branches fetched (Count)
board.processor.cores16.core.fetchStats0.branchRate     0.079336                       # Number of branch fetches per cycle (Ratio)
board.processor.cores16.core.fetchStats0.icacheStallCycles        34068                       # ICache total stall cycles (Cycle)
board.processor.cores16.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores16.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores16.core.iew.squashCycles         2158                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores16.core.iew.blockCycles       150386                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores16.core.iew.unblockCycles         6198                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores16.core.iew.dispatchedInsts       263736                       # Number of instructions dispatched to IQ (Count)
board.processor.cores16.core.iew.dispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores16.core.iew.dispLoadInsts        72783                       # Number of dispatched load instructions (Count)
board.processor.cores16.core.iew.dispStoreInsts        27349                       # Number of dispatched store instructions (Count)
board.processor.cores16.core.iew.dispNonSpecInsts         4133                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores16.core.iew.iqFullEvents         2071                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores16.core.iew.lsqFullEvents           29                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores16.core.iew.memOrderViolationEvents         2055                       # Number of memory order violations (Count)
board.processor.cores16.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores16.core.iew.predictedNotTakenIncorrect           98                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores16.core.iew.branchMispredicts          106                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores16.core.iew.instsToCommit       182364                       # Cumulative count of insts sent to commit (Count)
board.processor.cores16.core.iew.writebackCount       182265                       # Cumulative count of insts written-back (Count)
board.processor.cores16.core.iew.producerInst       133053                       # Number of instructions producing a value (Count)
board.processor.cores16.core.iew.consumerInst       233650                       # Number of instructions consuming a value (Count)
board.processor.cores16.core.iew.wbRate      0.667598                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores16.core.iew.wbFanout     0.569454                       # Average fanout of values written-back ((Count/Count))
board.processor.cores16.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores16.core.lsq0.forwLoads         4290                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores16.core.lsq0.squashedLoads        43545                       # Number of loads squashed (Count)
board.processor.cores16.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores16.core.lsq0.memOrderViolation         2055                       # Number of memory ordering violations (Count)
board.processor.cores16.core.lsq0.squashedStores        14621                       # Number of stores squashed (Count)
board.processor.cores16.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores16.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores16.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::mean     6.976674                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::stdev    10.806608                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::0-9        25120     85.92%     85.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::10-19          135      0.46%     86.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::20-29         1956      6.69%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::30-39          885      3.03%     96.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::40-49         1064      3.64%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::50-59           73      0.25%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::60-69            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::90-99            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::140-149            2      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::190-199            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::max_value          191                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores16.core.mmu.dtb.rdAccesses        45867                       # TLB accesses on read requests (Count)
board.processor.cores16.core.mmu.dtb.wrAccesses        16971                       # TLB accesses on write requests (Count)
board.processor.cores16.core.mmu.dtb.rdMisses           94                       # TLB misses on read requests (Count)
board.processor.cores16.core.mmu.dtb.wrMisses           10                       # TLB misses on write requests (Count)
board.processor.cores16.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores16.core.mmu.itb.wrAccesses        29522                       # TLB accesses on write requests (Count)
board.processor.cores16.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores16.core.mmu.itb.wrMisses           55                       # TLB misses on write requests (Count)
board.processor.cores16.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.power_state.pwrStateResidencyTicks::ON    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.rename.squashCycles         2158                       # Number of cycles rename is squashing (Cycle)
board.processor.cores16.core.rename.idleCycles        23757                       # Number of cycles rename is idle (Cycle)
board.processor.cores16.core.rename.blockCycles       185352                       # Number of cycles rename is blocking (Cycle)
board.processor.cores16.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores16.core.rename.runCycles        36028                       # Number of cycles rename is running (Cycle)
board.processor.cores16.core.rename.unblockCycles        25494                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores16.core.rename.renamedInsts       280466                       # Number of instructions processed by rename (Count)
board.processor.cores16.core.rename.IQFullEvents        20644                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores16.core.rename.LQFullEvents          112                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores16.core.rename.SQFullEvents          634                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores16.core.rename.renamedOperands       373975                       # Number of destination operands rename has renamed (Count)
board.processor.cores16.core.rename.lookups       853702                       # Number of register rename lookups that rename has made (Count)
board.processor.cores16.core.rename.intLookups       400975                       # Number of integer rename lookups (Count)
board.processor.cores16.core.rename.fpLookups           26                       # Number of floating rename lookups (Count)
board.processor.cores16.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores16.core.rename.undoneMaps       226828                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores16.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores16.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores16.core.rename.skidInsts        45612                       # count of insts added to the skid buffer (Count)
board.processor.cores16.core.rob.reads         513095                       # The number of ROB reads (Count)
board.processor.cores16.core.rob.writes        548064                       # The number of ROB writes (Count)
board.processor.cores16.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores16.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores16.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles          660372                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi              9.226165                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              0.108387                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.instsAdded         251220                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores2.core.nonSpecInstsAdded        12396                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores2.core.instsIssued        186535                       # Number of instructions issued (Count)
board.processor.cores2.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores2.core.squashedInstsExamined       155041                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores2.core.squashedOperandsExamined       286727                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores2.core.squashedNonSpecRemoved         6210                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores2.core.numIssuedDist::samples       660151                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::mean     0.282564                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::stdev     0.929445                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::0       588394     89.13%     89.13% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::1        21036      3.19%     92.32% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::2        14774      2.24%     94.55% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::3        16713      2.53%     97.09% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::4        12668      1.92%     99.01% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::5         4336      0.66%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::6         2167      0.33%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::7           46      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::8           17      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::total       660151                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntAlu           39      0.47%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAddAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShift            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShiftAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCvt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatDiv            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMisc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMult            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAes            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAesMix            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma2            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma3            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdPredAlu            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::Matrix            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixMov            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixOP            0      0.00%      0.47% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemRead         4104     49.75%     50.22% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemWrite         4107     49.78%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statIssuedInstType_0::No_OpClass         4257      2.28%      2.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntAlu       115313     61.82%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAlu            6      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShift            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAes            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::Matrix            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemRead        47922     25.69%     89.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemWrite        19025     10.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::total       186535                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.issueRate        0.282470                       # Inst issue rate ((Count/Cycle))
board.processor.cores2.core.fuBusy               8250                       # FU busy when requested (Count)
board.processor.cores2.core.fuBusyRate       0.044228                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores2.core.intInstQueueReads      1041445                       # Number of integer instruction queue reads (Count)
board.processor.cores2.core.intInstQueueWrites       420679                       # Number of integer instruction queue writes (Count)
board.processor.cores2.core.intInstQueueWakeupAccesses       182156                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores2.core.fpInstQueueReads           40                       # Number of floating instruction queue reads (Count)
board.processor.cores2.core.fpInstQueueWrites           33                       # Number of floating instruction queue writes (Count)
board.processor.cores2.core.fpInstQueueWakeupAccesses           20                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores2.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores2.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores2.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores2.core.intAluAccesses       190508                       # Number of integer alu accesses (Count)
board.processor.cores2.core.fpAluAccesses           20                       # Number of floating point alu accesses (Count)
board.processor.cores2.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.numSquashedInsts         4222                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores2.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores2.core.timesIdled             38                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores2.core.idleCycles            221                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores2.core.quiesceCycles       709831                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores2.core.MemDepUnit__0.insertedLoads        72765                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.insertedStores        27350                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingLoads        53427                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingStores        20608                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.branchPred.lookups        21621                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.condPredicted         8851                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condIncorrect          198                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.BTBLookups        15022                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates          187                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits        14693                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio     0.978099                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.RASUsed         6329                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores2.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores2.core.branchPred.indirectLookups           19                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses           19                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.commit.commitSquashedInsts       154839                       # The number of squashed insts skipped by commit (Count)
board.processor.cores2.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores2.core.commit.branchMispredicts          106                       # The number of times a branch was mispredicted (Count)
board.processor.cores2.core.commit.numCommittedDist::samples       639167                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::mean     0.169870                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::stdev     0.777675                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::0       594819     93.06%     93.06% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::1        16719      2.62%     95.68% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::2        12517      1.96%     97.64% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::3         6531      1.02%     98.66% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::4         2221      0.35%     99.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::5         4123      0.65%     99.65% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::6           71      0.01%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::7           24      0.00%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::8         2142      0.34%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::total       639167                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores2.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores2.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores2.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.commitEligibleSamples         2142                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores2.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi     9.226165                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     0.108387                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores2.core.decode.idleCycles        19736                       # Number of cycles decode is idle (Cycle)
board.processor.cores2.core.decode.blockedCycles       593879                       # Number of cycles decode is blocked (Cycle)
board.processor.cores2.core.decode.runCycles        36071                       # Number of cycles decode is running (Cycle)
board.processor.cores2.core.decode.unblockCycles         8296                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores2.core.decode.squashCycles         2169                       # Number of cycles decode is squashing (Cycle)
board.processor.cores2.core.decode.branchResolved        12730                       # Number of times decode resolved a branch (Count)
board.processor.cores2.core.decode.branchMispred          115                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores2.core.decode.decodedInsts       296941                       # Number of instructions handled by decode (Count)
board.processor.cores2.core.decode.squashedInsts          583                       # Number of squashed instructions handled by decode (Count)
board.processor.cores2.core.executeStats0.numInsts       182313                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches        10907                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts        45855                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts        16975                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate     0.276076                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numCCRegReads        22836                       # Number of times the CC registers were read (Count)
board.processor.cores2.core.executeStats0.numCCRegWrites        38207                       # Number of times the CC registers were written (Count)
board.processor.cores2.core.executeStats0.numFpRegReads           26                       # Number of times the floating registers were read (Count)
board.processor.cores2.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numIntRegReads       238272                       # Number of times the integer registers were read (Count)
board.processor.cores2.core.executeStats0.numIntRegWrites       141513                       # Number of times the integer registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs        62830                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numMiscRegReads        86698                       # Number of times the Misc registers were read (Count)
board.processor.cores2.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch.predictedBranches        21022                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores2.core.fetch.cycles       623497                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores2.core.fetch.squashCycles         4566                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores2.core.fetch.miscStallCycles           26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores2.core.fetch.pendingTrapStallCycles          187                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores2.core.fetch.cacheLines        29482                       # Number of cache lines fetched (Count)
board.processor.cores2.core.fetch.icacheSquashes           73                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores2.core.fetch.nisnDist::samples       660151                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::mean     0.551750                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::stdev     1.888700                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::0       595145     90.15%     90.15% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::1        12357      1.87%     92.02% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::2         2083      0.32%     92.34% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::3         6227      0.94%     93.28% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::4           73      0.01%     93.29% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::5         2202      0.33%     93.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::6         6250      0.95%     94.57% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::7         6280      0.95%     95.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::8        29534      4.47%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::total       660151                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetchStats0.numInsts       248606                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate     0.376464                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.numBranches        21621                       # Number of branches fetched (Count)
board.processor.cores2.core.fetchStats0.branchRate     0.032741                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.icacheStallCycles        34158                       # ICache total stall cycles (Cycle)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores2.core.iew.squashCycles         2169                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores2.core.iew.blockCycles       537704                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores2.core.iew.unblockCycles         6167                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores2.core.iew.dispatchedInsts       263616                       # Number of instructions dispatched to IQ (Count)
board.processor.cores2.core.iew.dispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores2.core.iew.dispLoadInsts        72765                       # Number of dispatched load instructions (Count)
board.processor.cores2.core.iew.dispStoreInsts        27350                       # Number of dispatched store instructions (Count)
board.processor.cores2.core.iew.dispNonSpecInsts         4132                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores2.core.iew.iqFullEvents         2068                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.memOrderViolationEvents         2055                       # Number of memory order violations (Count)
board.processor.cores2.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores2.core.iew.predictedNotTakenIncorrect          109                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores2.core.iew.branchMispredicts          116                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores2.core.iew.instsToCommit       182288                       # Cumulative count of insts sent to commit (Count)
board.processor.cores2.core.iew.writebackCount       182176                       # Cumulative count of insts written-back (Count)
board.processor.cores2.core.iew.producerInst       132995                       # Number of instructions producing a value (Count)
board.processor.cores2.core.iew.consumerInst       233564                       # Number of instructions consuming a value (Count)
board.processor.cores2.core.iew.wbRate       0.275869                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores2.core.iew.wbFanout     0.569416                       # Average fanout of values written-back ((Count/Count))
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.lsq0.forwLoads         4290                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores2.core.lsq0.squashedLoads        43527                       # Number of loads squashed (Count)
board.processor.cores2.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores2.core.lsq0.memOrderViolation         2055                       # Number of memory ordering violations (Count)
board.processor.cores2.core.lsq0.squashedStores        14622                       # Number of stores squashed (Count)
board.processor.cores2.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores2.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores2.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::mean    20.224879                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::stdev    60.361930                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::0-9        25080     85.78%     85.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::10-19          100      0.34%     86.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::20-29         1391      4.76%     90.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::30-39          789      2.70%     93.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::40-49           47      0.16%     93.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::50-59            2      0.01%     93.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::70-79           32      0.11%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::100-109           33      0.11%     93.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::130-139           27      0.09%     94.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::140-149            2      0.01%     94.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::150-159            1      0.00%     94.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::160-169           26      0.09%     94.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::180-189            1      0.00%     94.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::190-199           22      0.08%     94.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::220-229           14      0.05%     94.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::230-239            4      0.01%     94.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::240-249           67      0.23%     94.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::250-259          218      0.75%     95.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::260-269         1295      4.43%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::270-279           87      0.30%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::max_value          273                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.mmu.dtb.rdAccesses        45855                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses        16975                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses           85                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses           11                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses        29512                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses           66                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.rename.squashCycles         2169                       # Number of cycles rename is squashing (Cycle)
board.processor.cores2.core.rename.idleCycles        23982                       # Number of cycles rename is idle (Cycle)
board.processor.cores2.core.rename.blockCycles       572618                       # Number of cycles rename is blocking (Cycle)
board.processor.cores2.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores2.core.rename.runCycles        36016                       # Number of cycles rename is running (Cycle)
board.processor.cores2.core.rename.unblockCycles        25366                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores2.core.rename.renamedInsts       280321                       # Number of instructions processed by rename (Count)
board.processor.cores2.core.rename.IQFullEvents        20594                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores2.core.rename.LQFullEvents          115                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores2.core.rename.SQFullEvents          552                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores2.core.rename.renamedOperands       373728                       # Number of destination operands rename has renamed (Count)
board.processor.cores2.core.rename.lookups       853223                       # Number of register rename lookups that rename has made (Count)
board.processor.cores2.core.rename.intLookups       400799                       # Number of integer rename lookups (Count)
board.processor.cores2.core.rename.fpLookups           26                       # Number of floating rename lookups (Count)
board.processor.cores2.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores2.core.rename.undoneMaps       226581                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores2.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores2.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores2.core.rename.skidInsts        45546                       # count of insts added to the skid buffer (Count)
board.processor.cores2.core.rob.reads          900348                       # The number of ROB reads (Count)
board.processor.cores2.core.rob.writes         547811                       # The number of ROB writes (Count)
board.processor.cores2.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles          672890                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi              9.401056                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              0.106371                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.instsAdded         251175                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores3.core.nonSpecInstsAdded        12393                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores3.core.instsIssued        186551                       # Number of instructions issued (Count)
board.processor.cores3.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores3.core.squashedInstsExamined       154993                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores3.core.squashedOperandsExamined       286541                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores3.core.squashedNonSpecRemoved         6207                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores3.core.numIssuedDist::samples       672671                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::mean     0.277329                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::stdev     0.921548                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::0       600905     89.33%     89.33% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::1        21034      3.13%     92.46% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::2        14784      2.20%     94.66% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::3        16718      2.49%     97.14% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::4        12664      1.88%     99.02% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::5         4338      0.64%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::6         2164      0.32%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::7           47      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::8           17      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::total       672671                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntAlu           38      0.46%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAddAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShift            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShiftAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAes            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAesMix            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma3            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdPredAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::Matrix            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixMov            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixOP            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemRead         4107     49.78%     50.24% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemWrite         4105     49.76%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statIssuedInstType_0::No_OpClass         4259      2.28%      2.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntAlu       115316     61.81%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAlu            6      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShift            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAes            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::Matrix            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemRead        47933     25.69%     89.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemWrite        19025     10.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::total       186551                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.issueRate        0.277238                       # Inst issue rate ((Count/Cycle))
board.processor.cores3.core.fuBusy               8250                       # FU busy when requested (Count)
board.processor.cores3.core.fuBusyRate       0.044224                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores3.core.intInstQueueReads      1053997                       # Number of integer instruction queue reads (Count)
board.processor.cores3.core.intInstQueueWrites       420582                       # Number of integer instruction queue writes (Count)
board.processor.cores3.core.intInstQueueWakeupAccesses       182170                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores3.core.fpInstQueueReads           40                       # Number of floating instruction queue reads (Count)
board.processor.cores3.core.fpInstQueueWrites           33                       # Number of floating instruction queue writes (Count)
board.processor.cores3.core.fpInstQueueWakeupAccesses           20                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores3.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores3.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores3.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores3.core.intAluAccesses       190522                       # Number of integer alu accesses (Count)
board.processor.cores3.core.fpAluAccesses           20                       # Number of floating point alu accesses (Count)
board.processor.cores3.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.numSquashedInsts         4215                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores3.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores3.core.timesIdled             37                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores3.core.idleCycles            219                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores3.core.quiesceCycles       719282                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores3.core.MemDepUnit__0.insertedLoads        72750                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.insertedStores        27347                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingLoads        53411                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingStores        20605                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.branchPred.lookups        21626                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.condPredicted         8858                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condIncorrect          198                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.BTBLookups        15026                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates          187                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits        14693                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio     0.977838                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.RASUsed         6326                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores3.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores3.core.branchPred.indirectLookups           19                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses           19                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.commit.commitSquashedInsts       154791                       # The number of squashed insts skipped by commit (Count)
board.processor.cores3.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores3.core.commit.branchMispredicts          108                       # The number of times a branch was mispredicted (Count)
board.processor.cores3.core.commit.numCommittedDist::samples       651692                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::mean     0.166605                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::stdev     0.770413                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::0       607337     93.19%     93.19% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::1        16723      2.57%     95.76% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::2        12517      1.92%     97.68% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::3         6536      1.00%     98.68% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::4         2223      0.34%     99.02% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::5         4123      0.63%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::6           68      0.01%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::7           25      0.00%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::8         2140      0.33%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::total       651692                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores3.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores3.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores3.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.commitEligibleSamples         2140                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores3.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi     9.401056                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     0.106371                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores3.core.decode.idleCycles        19714                       # Number of cycles decode is idle (Cycle)
board.processor.cores3.core.decode.blockedCycles       606426                       # Number of cycles decode is blocked (Cycle)
board.processor.cores3.core.decode.runCycles        36062                       # Number of cycles decode is running (Cycle)
board.processor.cores3.core.decode.unblockCycles         8299                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores3.core.decode.squashCycles         2170                       # Number of cycles decode is squashing (Cycle)
board.processor.cores3.core.decode.branchResolved        12731                       # Number of times decode resolved a branch (Count)
board.processor.cores3.core.decode.branchMispred          115                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores3.core.decode.decodedInsts       296879                       # Number of instructions handled by decode (Count)
board.processor.cores3.core.decode.squashedInsts          582                       # Number of squashed instructions handled by decode (Count)
board.processor.cores3.core.executeStats0.numInsts       182336                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches        10908                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts        45866                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts        16975                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate     0.270974                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numCCRegReads        22849                       # Number of times the CC registers were read (Count)
board.processor.cores3.core.executeStats0.numCCRegWrites        38213                       # Number of times the CC registers were written (Count)
board.processor.cores3.core.executeStats0.numFpRegReads           26                       # Number of times the floating registers were read (Count)
board.processor.cores3.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numIntRegReads       238299                       # Number of times the integer registers were read (Count)
board.processor.cores3.core.executeStats0.numIntRegWrites       141526                       # Number of times the integer registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs        62841                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numMiscRegReads        86713                       # Number of times the Misc registers were read (Count)
board.processor.cores3.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch.predictedBranches        21019                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores3.core.fetch.cycles       636040                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores3.core.fetch.squashCycles         4568                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores3.core.fetch.miscStallCycles           28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores3.core.fetch.pendingTrapStallCycles          198                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores3.core.fetch.cacheLines        29482                       # Number of cache lines fetched (Count)
board.processor.cores3.core.fetch.icacheSquashes           76                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores3.core.fetch.nisnDist::samples       672671                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::mean     0.541425                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::stdev     1.872425                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::0       607670     90.34%     90.34% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::1        12357      1.84%     92.17% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::2         2081      0.31%     92.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::3         6229      0.93%     93.41% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::4           74      0.01%     93.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::5         2201      0.33%     93.75% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::6         6248      0.93%     94.68% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::7         6282      0.93%     95.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::8        29529      4.39%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::total       672671                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetchStats0.numInsts       248582                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate     0.369424                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.numBranches        21626                       # Number of branches fetched (Count)
board.processor.cores3.core.fetchStats0.branchRate     0.032139                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.icacheStallCycles        34121                       # ICache total stall cycles (Cycle)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores3.core.iew.squashCycles         2170                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores3.core.iew.blockCycles       550172                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores3.core.iew.unblockCycles         6244                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores3.core.iew.dispatchedInsts       263568                       # Number of instructions dispatched to IQ (Count)
board.processor.cores3.core.iew.dispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores3.core.iew.dispLoadInsts        72750                       # Number of dispatched load instructions (Count)
board.processor.cores3.core.iew.dispStoreInsts        27347                       # Number of dispatched store instructions (Count)
board.processor.cores3.core.iew.dispNonSpecInsts         4131                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores3.core.iew.iqFullEvents         2069                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.lsqFullEvents           77                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores3.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores3.core.iew.predictedNotTakenIncorrect          113                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores3.core.iew.branchMispredicts          120                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores3.core.iew.instsToCommit       182303                       # Cumulative count of insts sent to commit (Count)
board.processor.cores3.core.iew.writebackCount       182190                       # Cumulative count of insts written-back (Count)
board.processor.cores3.core.iew.producerInst       133003                       # Number of instructions producing a value (Count)
board.processor.cores3.core.iew.consumerInst       233570                       # Number of instructions consuming a value (Count)
board.processor.cores3.core.iew.wbRate       0.270757                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores3.core.iew.wbFanout     0.569435                       # Average fanout of values written-back ((Count/Count))
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.lsq0.forwLoads         4290                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores3.core.lsq0.squashedLoads        43512                       # Number of loads squashed (Count)
board.processor.cores3.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores3.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores3.core.lsq0.squashedStores        14619                       # Number of stores squashed (Count)
board.processor.cores3.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores3.core.lsq0.blockedByCache            3                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores3.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::mean    20.648300                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::stdev    61.495614                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::0-9        25080     85.78%     85.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::10-19          134      0.46%     86.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::20-29         1960      6.70%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::30-39           20      0.07%     93.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::40-49           88      0.30%     93.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::50-59           48      0.16%     93.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::60-69            4      0.01%     93.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::70-79            4      0.01%     93.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::80-89           28      0.10%     93.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::90-99            2      0.01%     93.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::100-109            2      0.01%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::110-119           29      0.10%     93.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::120-129            2      0.01%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::130-139            2      0.01%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::140-149           26      0.09%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::150-159            1      0.00%     93.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::160-169            1      0.00%     93.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::170-179           24      0.08%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::180-189            2      0.01%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::190-199            2      0.01%     93.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::200-209           24      0.08%     94.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::210-219           68      0.23%     94.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::230-239           18      0.06%     94.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::240-249           58      0.20%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::250-259          120      0.41%     94.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::260-269         1391      4.76%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::270-279          100      0.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::max_value          277                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.mmu.dtb.rdAccesses        45858                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses        16975                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses           86                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses           11                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses        29514                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses           68                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.rename.squashCycles         2170                       # Number of cycles rename is squashing (Cycle)
board.processor.cores3.core.rename.idleCycles        23958                       # Number of cycles rename is idle (Cycle)
board.processor.cores3.core.rename.blockCycles       585147                       # Number of cycles rename is blocking (Cycle)
board.processor.cores3.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores3.core.rename.runCycles        36013                       # Number of cycles rename is running (Cycle)
board.processor.cores3.core.rename.unblockCycles        25383                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores3.core.rename.renamedInsts       280276                       # Number of instructions processed by rename (Count)
board.processor.cores3.core.rename.IQFullEvents        20600                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores3.core.rename.LQFullEvents          112                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores3.core.rename.SQFullEvents          563                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores3.core.rename.renamedOperands       373676                       # Number of destination operands rename has renamed (Count)
board.processor.cores3.core.rename.lookups       853113                       # Number of register rename lookups that rename has made (Count)
board.processor.cores3.core.rename.intLookups       400728                       # Number of integer rename lookups (Count)
board.processor.cores3.core.rename.fpLookups           26                       # Number of floating rename lookups (Count)
board.processor.cores3.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores3.core.rename.undoneMaps       226529                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores3.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores3.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores3.core.rename.skidInsts        45567                       # count of insts added to the skid buffer (Count)
board.processor.cores3.core.rob.reads          912827                       # The number of ROB reads (Count)
board.processor.cores3.core.rob.writes         547710                       # The number of ROB writes (Count)
board.processor.cores3.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles          680293                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi              9.504485                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc              0.105213                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.instsAdded         251217                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores4.core.nonSpecInstsAdded        12390                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores4.core.instsIssued        186555                       # Number of instructions issued (Count)
board.processor.cores4.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores4.core.squashedInstsExamined       155032                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores4.core.squashedOperandsExamined       286782                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores4.core.squashedNonSpecRemoved         6204                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores4.core.numIssuedDist::samples       680076                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::mean     0.274315                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::stdev     0.916919                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::0       608305     89.45%     89.45% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::1        21037      3.09%     92.54% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::2        14779      2.17%     94.71% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::3        16723      2.46%     97.17% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::4        12673      1.86%     99.04% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::5         4335      0.64%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::6         2161      0.32%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::7           46      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::8           17      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::total       680076                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntAlu           40      0.48%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntDiv            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCvt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatDiv            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMisc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatSqrt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAddAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAlu            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCvt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMisc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShift            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShiftAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdDiv            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSqrt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAlu            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCvt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatDiv            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMisc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAlu            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAes            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAesMix            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma2            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma3            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdPredAlu            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::Matrix            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixMov            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixOP            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemRead         4108     49.75%     50.23% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemWrite         4110     49.77%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statIssuedInstType_0::No_OpClass         4244      2.27%      2.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntAlu       115340     61.83%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMult            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.10% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAlu            6      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShift            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAes            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::Matrix            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemRead        47933     25.69%     89.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemWrite        19020     10.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::total       186555                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.issueRate        0.274227                       # Inst issue rate ((Count/Cycle))
board.processor.cores4.core.fuBusy               8258                       # FU busy when requested (Count)
board.processor.cores4.core.fuBusyRate       0.044266                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores4.core.intInstQueueReads      1061418                       # Number of integer instruction queue reads (Count)
board.processor.cores4.core.intInstQueueWrites       420660                       # Number of integer instruction queue writes (Count)
board.processor.cores4.core.intInstQueueWakeupAccesses       182191                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores4.core.fpInstQueueReads           40                       # Number of floating instruction queue reads (Count)
board.processor.cores4.core.fpInstQueueWrites           33                       # Number of floating instruction queue writes (Count)
board.processor.cores4.core.fpInstQueueWakeupAccesses           20                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores4.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores4.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores4.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores4.core.intAluAccesses       190549                       # Number of integer alu accesses (Count)
board.processor.cores4.core.fpAluAccesses           20                       # Number of floating point alu accesses (Count)
board.processor.cores4.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.numSquashedInsts         4208                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores4.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores4.core.timesIdled             39                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores4.core.idleCycles            217                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores4.core.quiesceCycles       726967                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores4.core.MemDepUnit__0.insertedLoads        72758                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.insertedStores        27342                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingLoads        53416                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingStores        20608                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.branchPred.lookups        21646                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.condPredicted         8872                       # Number of conditional branches predicted (Count)
board.processor.cores4.core.branchPred.condIncorrect          197                       # Number of conditional branches incorrect (Count)
board.processor.cores4.core.branchPred.BTBLookups        15027                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.BTBUpdates          187                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.BTBHits        14695                       # Number of BTB hits (Count)
board.processor.cores4.core.branchPred.BTBHitRatio     0.977906                       # BTB Hit Ratio (Ratio)
board.processor.cores4.core.branchPred.RASUsed         6325                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores4.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores4.core.branchPred.indirectLookups           24                       # Number of indirect predictor lookups. (Count)
board.processor.cores4.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores4.core.branchPred.indirectMisses           24                       # Number of indirect misses. (Count)
board.processor.cores4.core.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches. (Count)
board.processor.cores4.core.commit.commitSquashedInsts       154829                       # The number of squashed insts skipped by commit (Count)
board.processor.cores4.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores4.core.commit.branchMispredicts           93                       # The number of times a branch was mispredicted (Count)
board.processor.cores4.core.commit.numCommittedDist::samples       659100                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::mean     0.164732                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::stdev     0.766379                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::0       614753     93.27%     93.27% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::1        16719      2.54%     95.81% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::2        12515      1.90%     97.71% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::3         6530      0.99%     98.70% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::4         2223      0.34%     99.04% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::5         4123      0.63%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::6           72      0.01%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::7           23      0.00%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::8         2142      0.32%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::total       659100                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores4.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores4.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores4.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.commitEligibleSamples         2142                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores4.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi     9.504485                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc     0.105213                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores4.core.decode.idleCycles        19505                       # Number of cycles decode is idle (Cycle)
board.processor.cores4.core.decode.blockedCycles       614064                       # Number of cycles decode is blocked (Cycle)
board.processor.cores4.core.decode.runCycles        36044                       # Number of cycles decode is running (Cycle)
board.processor.cores4.core.decode.unblockCycles         8308                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores4.core.decode.squashCycles         2155                       # Number of cycles decode is squashing (Cycle)
board.processor.cores4.core.decode.branchResolved        12732                       # Number of times decode resolved a branch (Count)
board.processor.cores4.core.decode.branchMispred          115                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores4.core.decode.decodedInsts       296926                       # Number of instructions handled by decode (Count)
board.processor.cores4.core.decode.squashedInsts          591                       # Number of squashed instructions handled by decode (Count)
board.processor.cores4.core.executeStats0.numInsts       182347                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches        10910                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts        45866                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts        16971                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate     0.268042                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numCCRegReads        22835                       # Number of times the CC registers were read (Count)
board.processor.cores4.core.executeStats0.numCCRegWrites        38207                       # Number of times the CC registers were written (Count)
board.processor.cores4.core.executeStats0.numFpRegReads           26                       # Number of times the floating registers were read (Count)
board.processor.cores4.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numIntRegReads       238272                       # Number of times the integer registers were read (Count)
board.processor.cores4.core.executeStats0.numIntRegWrites       141554                       # Number of times the integer registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs        62837                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numMiscRegReads        86729                       # Number of times the Misc registers were read (Count)
board.processor.cores4.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetch.predictedBranches        21020                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores4.core.fetch.cycles       643687                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores4.core.fetch.squashCycles         4538                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores4.core.fetch.miscStallCycles           14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores4.core.fetch.pendingTrapStallCycles          123                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores4.core.fetch.cacheLines        29483                       # Number of cache lines fetched (Count)
board.processor.cores4.core.fetch.icacheSquashes           68                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores4.core.fetch.nisnDist::samples       680076                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::mean     0.535649                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::stdev     1.863245                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::0       615058     90.44%     90.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::1        12362      1.82%     92.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::2         2085      0.31%     92.56% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::3         6228      0.92%     93.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::4           75      0.01%     93.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::5         2200      0.32%     93.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::6         6248      0.92%     94.73% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::7         6282      0.92%     95.66% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::8        29538      4.34%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::total       680076                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetchStats0.numInsts       248620                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate     0.365460                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.numBranches        21646                       # Number of branches fetched (Count)
board.processor.cores4.core.fetchStats0.branchRate     0.031819                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.icacheStallCycles        33983                       # ICache total stall cycles (Cycle)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores4.core.iew.squashCycles         2155                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores4.core.iew.blockCycles       557852                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores4.core.iew.unblockCycles         6167                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores4.core.iew.dispatchedInsts       263607                       # Number of instructions dispatched to IQ (Count)
board.processor.cores4.core.iew.dispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores4.core.iew.dispLoadInsts        72758                       # Number of dispatched load instructions (Count)
board.processor.cores4.core.iew.dispStoreInsts        27342                       # Number of dispatched store instructions (Count)
board.processor.cores4.core.iew.dispNonSpecInsts         4130                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores4.core.iew.iqFullEvents         2068                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores4.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores4.core.iew.predictedNotTakenIncorrect           97                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores4.core.iew.branchMispredicts          104                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores4.core.iew.instsToCommit       182312                       # Cumulative count of insts sent to commit (Count)
board.processor.cores4.core.iew.writebackCount       182211                       # Cumulative count of insts written-back (Count)
board.processor.cores4.core.iew.producerInst       133027                       # Number of instructions producing a value (Count)
board.processor.cores4.core.iew.consumerInst       233592                       # Number of instructions consuming a value (Count)
board.processor.cores4.core.iew.wbRate       0.267842                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores4.core.iew.wbFanout     0.569484                       # Average fanout of values written-back ((Count/Count))
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.lsq0.forwLoads         4288                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores4.core.lsq0.squashedLoads        43520                       # Number of loads squashed (Count)
board.processor.cores4.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores4.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores4.core.lsq0.squashedStores        14614                       # Number of stores squashed (Count)
board.processor.cores4.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores4.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores4.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::mean    20.907141                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::stdev    61.872990                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::0-9        25078     85.77%     85.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::10-19          142      0.49%     86.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::20-29         1951      6.67%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::30-39           16      0.05%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::40-49           44      0.15%     93.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::50-59           42      0.14%     93.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::60-69            6      0.02%     93.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::70-79            2      0.01%     93.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::80-89           29      0.10%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::90-99            2      0.01%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::100-109            1      0.00%     93.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::110-119           30      0.10%     93.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::120-129            2      0.01%     93.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::130-139            2      0.01%     93.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::140-149           25      0.09%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::150-159            2      0.01%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::160-169            1      0.00%     93.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::170-179           26      0.09%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::180-189           56      0.19%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::190-199            3      0.01%     93.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::200-209           24      0.08%     94.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::210-219           68      0.23%     94.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::220-229            2      0.01%     94.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::230-239           15      0.05%     94.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::240-249           58      0.20%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::250-259          118      0.40%     94.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::260-269         1393      4.76%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::270-279          100      0.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::max_value          273                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.mmu.dtb.rdAccesses        45862                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses        16971                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses           89                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            9                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses        29501                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses           56                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.rename.squashCycles         2155                       # Number of cycles rename is squashing (Cycle)
board.processor.cores4.core.rename.idleCycles        23751                       # Number of cycles rename is idle (Cycle)
board.processor.cores4.core.rename.blockCycles       592775                       # Number of cycles rename is blocking (Cycle)
board.processor.cores4.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores4.core.rename.runCycles        35999                       # Number of cycles rename is running (Cycle)
board.processor.cores4.core.rename.unblockCycles        25396                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores4.core.rename.renamedInsts       280322                       # Number of instructions processed by rename (Count)
board.processor.cores4.core.rename.IQFullEvents        20630                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores4.core.rename.LQFullEvents          112                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores4.core.rename.SQFullEvents          546                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores4.core.rename.renamedOperands       373781                       # Number of destination operands rename has renamed (Count)
board.processor.cores4.core.rename.lookups       853319                       # Number of register rename lookups that rename has made (Count)
board.processor.cores4.core.rename.intLookups       400767                       # Number of integer rename lookups (Count)
board.processor.cores4.core.rename.fpLookups           26                       # Number of floating rename lookups (Count)
board.processor.cores4.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores4.core.rename.undoneMaps       226634                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores4.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores4.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores4.core.rename.skidInsts        45615                       # count of insts added to the skid buffer (Count)
board.processor.cores4.core.rob.reads          920271                       # The number of ROB reads (Count)
board.processor.cores4.core.rob.writes         547783                       # The number of ROB writes (Count)
board.processor.cores4.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles          685485                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi              9.577023                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc              0.104417                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.instsAdded         251482                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores5.core.nonSpecInstsAdded        12393                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores5.core.instsIssued        186730                       # Number of instructions issued (Count)
board.processor.cores5.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores5.core.squashedInstsExamined       155300                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores5.core.squashedOperandsExamined       287370                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores5.core.squashedNonSpecRemoved         6207                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores5.core.numIssuedDist::samples       685155                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::mean     0.272537                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::stdev     0.914411                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::0       613326     89.52%     89.52% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::1        21064      3.07%     92.59% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::2        14788      2.16%     94.75% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::3        16717      2.44%     97.19% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::4        12683      1.85%     99.04% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::5         4344      0.63%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::6         2163      0.32%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::7           51      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::8           19      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::total       685155                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntAlu           44      0.53%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAddAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShift            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShiftAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAes            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAesMix            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma3            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdPredAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::Matrix            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixMov            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixOP            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemRead         4108     49.73%     50.27% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemWrite         4108     49.73%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statIssuedInstType_0::No_OpClass         4256      2.28%      2.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntAlu       115470     61.84%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntMult            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntDiv            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMult            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAlu            6      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMult            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShift            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAes            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::Matrix            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemRead        47953     25.68%     89.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemWrite        19033     10.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::total       186730                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.issueRate        0.272406                       # Inst issue rate ((Count/Cycle))
board.processor.cores5.core.fuBusy               8260                       # FU busy when requested (Count)
board.processor.cores5.core.fuBusyRate       0.044235                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores5.core.intInstQueueReads      1066849                       # Number of integer instruction queue reads (Count)
board.processor.cores5.core.intInstQueueWrites       421196                       # Number of integer instruction queue writes (Count)
board.processor.cores5.core.intInstQueueWakeupAccesses       182333                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores5.core.fpInstQueueReads           40                       # Number of floating instruction queue reads (Count)
board.processor.cores5.core.fpInstQueueWrites           33                       # Number of floating instruction queue writes (Count)
board.processor.cores5.core.fpInstQueueWakeupAccesses           20                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores5.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores5.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores5.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores5.core.intAluAccesses       190714                       # Number of integer alu accesses (Count)
board.processor.cores5.core.fpAluAccesses           20                       # Number of floating point alu accesses (Count)
board.processor.cores5.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.numSquashedInsts         4221                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores5.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores5.core.timesIdled             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores5.core.idleCycles            330                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores5.core.quiesceCycles       733027                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores5.core.MemDepUnit__0.insertedLoads        72788                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.insertedStores        27361                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingLoads        53418                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingStores        20609                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.branchPred.lookups        21687                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.condPredicted         8904                       # Number of conditional branches predicted (Count)
board.processor.cores5.core.branchPred.condIncorrect          201                       # Number of conditional branches incorrect (Count)
board.processor.cores5.core.branchPred.BTBLookups        15047                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.BTBUpdates          190                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.BTBHits        14702                       # Number of BTB hits (Count)
board.processor.cores5.core.branchPred.BTBHitRatio     0.977072                       # BTB Hit Ratio (Ratio)
board.processor.cores5.core.branchPred.RASUsed         6324                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores5.core.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions. (Count)
board.processor.cores5.core.branchPred.indirectLookups           26                       # Number of indirect predictor lookups. (Count)
board.processor.cores5.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores5.core.branchPred.indirectMisses           26                       # Number of indirect misses. (Count)
board.processor.cores5.core.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches. (Count)
board.processor.cores5.core.commit.commitSquashedInsts       155097                       # The number of squashed insts skipped by commit (Count)
board.processor.cores5.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores5.core.commit.branchMispredicts          108                       # The number of times a branch was mispredicted (Count)
board.processor.cores5.core.commit.numCommittedDist::samples       664126                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::mean     0.163486                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::stdev     0.763599                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::0       619776     93.32%     93.32% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::1        16722      2.52%     95.84% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::2        12519      1.89%     97.72% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::3         6526      0.98%     98.71% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::4         2223      0.33%     99.04% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::5         4122      0.62%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::6           72      0.01%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::7           25      0.00%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::8         2141      0.32%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::total       664126                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores5.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores5.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores5.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.commitEligibleSamples         2141                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores5.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi     9.577023                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc     0.104417                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores5.core.decode.idleCycles        19664                       # Number of cycles decode is idle (Cycle)
board.processor.cores5.core.decode.blockedCycles       618913                       # Number of cycles decode is blocked (Cycle)
board.processor.cores5.core.decode.runCycles        36098                       # Number of cycles decode is running (Cycle)
board.processor.cores5.core.decode.unblockCycles         8309                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores5.core.decode.squashCycles         2171                       # Number of cycles decode is squashing (Cycle)
board.processor.cores5.core.decode.branchResolved        12739                       # Number of times decode resolved a branch (Count)
board.processor.cores5.core.decode.branchMispred          116                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores5.core.decode.decodedInsts       297213                       # Number of instructions handled by decode (Count)
board.processor.cores5.core.decode.squashedInsts          596                       # Number of squashed instructions handled by decode (Count)
board.processor.cores5.core.executeStats0.numInsts       182509                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches        10916                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts        45884                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts        16982                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate     0.266248                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numCCRegReads        22846                       # Number of times the CC registers were read (Count)
board.processor.cores5.core.executeStats0.numCCRegWrites        38225                       # Number of times the CC registers were written (Count)
board.processor.cores5.core.executeStats0.numFpRegReads           26                       # Number of times the floating registers were read (Count)
board.processor.cores5.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numIntRegReads       238373                       # Number of times the integer registers were read (Count)
board.processor.cores5.core.executeStats0.numIntRegWrites       141678                       # Number of times the integer registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs        62866                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numMiscRegReads        86801                       # Number of times the Misc registers were read (Count)
board.processor.cores5.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetch.predictedBranches        21026                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores5.core.fetch.cycles       648513                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores5.core.fetch.squashCycles         4572                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores5.core.fetch.miscStallCycles           26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores5.core.fetch.pendingTrapStallCycles          199                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores5.core.fetch.cacheLines        29507                       # Number of cache lines fetched (Count)
board.processor.cores5.core.fetch.icacheSquashes           75                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores5.core.fetch.nisnDist::samples       685155                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::mean     0.532123                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::stdev     1.857662                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::0       620091     90.50%     90.50% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::1        12367      1.80%     92.31% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::2         2085      0.30%     92.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::3         6230      0.91%     93.52% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::4           75      0.01%     93.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::5         2204      0.32%     93.85% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::6         6250      0.91%     94.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::7         6284      0.92%     95.68% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::8        29569      4.32%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::total       685155                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetchStats0.numInsts       248786                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate     0.362934                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.numBranches        21687                       # Number of branches fetched (Count)
board.processor.cores5.core.fetchStats0.branchRate     0.031637                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.icacheStallCycles        34131                       # ICache total stall cycles (Cycle)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores5.core.iew.squashCycles         2171                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores5.core.iew.blockCycles       562661                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores5.core.iew.unblockCycles         6172                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores5.core.iew.dispatchedInsts       263875                       # Number of instructions dispatched to IQ (Count)
board.processor.cores5.core.iew.dispSquashedInsts            2                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores5.core.iew.dispLoadInsts        72788                       # Number of dispatched load instructions (Count)
board.processor.cores5.core.iew.dispStoreInsts        27361                       # Number of dispatched store instructions (Count)
board.processor.cores5.core.iew.dispNonSpecInsts         4131                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores5.core.iew.iqFullEvents         2074                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores5.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores5.core.iew.predictedNotTakenIncorrect          110                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores5.core.iew.branchMispredicts          118                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores5.core.iew.instsToCommit       182467                       # Cumulative count of insts sent to commit (Count)
board.processor.cores5.core.iew.writebackCount       182353                       # Cumulative count of insts written-back (Count)
board.processor.cores5.core.iew.producerInst       133127                       # Number of instructions producing a value (Count)
board.processor.cores5.core.iew.consumerInst       233691                       # Number of instructions consuming a value (Count)
board.processor.cores5.core.iew.wbRate       0.266020                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores5.core.iew.wbFanout     0.569671                       # Average fanout of values written-back ((Count/Count))
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.lsq0.forwLoads         4284                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores5.core.lsq0.squashedLoads        43550                       # Number of loads squashed (Count)
board.processor.cores5.core.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores5.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores5.core.lsq0.squashedStores        14633                       # Number of stores squashed (Count)
board.processor.cores5.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores5.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores5.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::mean    21.069806                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::stdev    62.082439                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::0-9        25080     85.78%     85.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::10-19          142      0.49%     86.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::20-29         1948      6.66%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::30-39           19      0.06%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::40-49            2      0.01%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::50-59           40      0.14%     93.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::60-69            3      0.01%     93.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::70-79            4      0.01%     93.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::80-89           27      0.09%     93.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::90-99            2      0.01%     93.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::100-109            2      0.01%     93.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::110-119           29      0.10%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::120-129            2      0.01%     93.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::130-139            2      0.01%     93.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::140-149           30      0.10%     93.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::150-159           41      0.14%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::160-169            2      0.01%     93.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::170-179           26      0.09%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::180-189           55      0.19%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::190-199            2      0.01%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::200-209           25      0.09%     94.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::210-219           69      0.24%     94.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::220-229            1      0.00%     94.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::230-239           16      0.05%     94.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::240-249           58      0.20%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::250-259          112      0.38%     94.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::260-269         1399      4.78%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::270-279          100      0.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::max_value          274                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.mmu.dtb.rdAccesses        45880                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses        16982                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses           89                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses           11                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses        29537                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses           69                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.rename.squashCycles         2171                       # Number of cycles rename is squashing (Cycle)
board.processor.cores5.core.rename.idleCycles        23912                       # Number of cycles rename is idle (Cycle)
board.processor.cores5.core.rename.blockCycles       597598                       # Number of cycles rename is blocking (Cycle)
board.processor.cores5.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores5.core.rename.runCycles        36051                       # Number of cycles rename is running (Cycle)
board.processor.cores5.core.rename.unblockCycles        25423                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores5.core.rename.renamedInsts       280605                       # Number of instructions processed by rename (Count)
board.processor.cores5.core.rename.IQFullEvents        20639                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores5.core.rename.LQFullEvents          124                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores5.core.rename.SQFullEvents          552                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores5.core.rename.renamedOperands       374242                       # Number of destination operands rename has renamed (Count)
board.processor.cores5.core.rename.lookups       854209                       # Number of register rename lookups that rename has made (Count)
board.processor.cores5.core.rename.intLookups       401078                       # Number of integer rename lookups (Count)
board.processor.cores5.core.rename.fpLookups           26                       # Number of floating rename lookups (Count)
board.processor.cores5.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores5.core.rename.undoneMaps       227095                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores5.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores5.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores5.core.rename.skidInsts        45636                       # count of insts added to the skid buffer (Count)
board.processor.cores5.core.rob.reads          925553                       # The number of ROB reads (Count)
board.processor.cores5.core.rob.writes         548373                       # The number of ROB writes (Count)
board.processor.cores5.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles          689400                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi              9.631720                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc              0.103824                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.instsAdded         251337                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores6.core.nonSpecInstsAdded        12393                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores6.core.instsIssued        186619                       # Number of instructions issued (Count)
board.processor.cores6.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores6.core.squashedInstsExamined       155155                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores6.core.squashedOperandsExamined       287041                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores6.core.squashedNonSpecRemoved         6207                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores6.core.numIssuedDist::samples       689181                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::mean     0.270784                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::stdev     0.911709                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::0       617409     89.59%     89.59% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::1        21033      3.05%     92.64% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::2        14771      2.14%     94.78% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::3        16714      2.43%     97.21% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::4        12676      1.84%     99.05% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::5         4350      0.63%     99.68% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::6         2164      0.31%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::7           48      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::8           16      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::total       689181                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntAlu           40      0.48%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntDiv            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCvt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatDiv            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMisc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatSqrt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAddAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAlu            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCvt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMisc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShift            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShiftAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdDiv            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSqrt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAlu            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCvt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatDiv            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMisc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMult            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAlu            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAes            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAesMix            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma2            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma3            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdPredAlu            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::Matrix            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixMov            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixOP            0      0.00%      0.48% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemRead         4108     49.75%     50.23% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemWrite         4110     49.77%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statIssuedInstType_0::No_OpClass         4246      2.28%      2.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntAlu       115396     61.84%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAlu            6      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMult            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShift            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAes            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::Matrix            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemRead        47939     25.69%     89.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemWrite        19020     10.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::total       186619                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.issueRate        0.270698                       # Inst issue rate ((Count/Cycle))
board.processor.cores6.core.fuBusy               8258                       # FU busy when requested (Count)
board.processor.cores6.core.fuBusyRate       0.044251                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores6.core.intInstQueueReads      1070651                       # Number of integer instruction queue reads (Count)
board.processor.cores6.core.intInstQueueWrites       420906                       # Number of integer instruction queue writes (Count)
board.processor.cores6.core.intInstQueueWakeupAccesses       182240                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores6.core.fpInstQueueReads           40                       # Number of floating instruction queue reads (Count)
board.processor.cores6.core.fpInstQueueWrites           33                       # Number of floating instruction queue writes (Count)
board.processor.cores6.core.fpInstQueueWakeupAccesses           20                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores6.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores6.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores6.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores6.core.intAluAccesses       190611                       # Number of integer alu accesses (Count)
board.processor.cores6.core.fpAluAccesses           20                       # Number of floating point alu accesses (Count)
board.processor.cores6.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.numSquashedInsts         4221                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores6.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores6.core.timesIdled             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores6.core.idleCycles            219                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores6.core.quiesceCycles       739866                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores6.core.MemDepUnit__0.insertedLoads        72773                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.insertedStores        27354                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingLoads        53418                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingStores        20609                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.branchPred.lookups        21664                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.condPredicted         8886                       # Number of conditional branches predicted (Count)
board.processor.cores6.core.branchPred.condIncorrect          196                       # Number of conditional branches incorrect (Count)
board.processor.cores6.core.branchPred.BTBLookups        15024                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.BTBUpdates          186                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.BTBHits        14701                       # Number of BTB hits (Count)
board.processor.cores6.core.branchPred.BTBHitRatio     0.978501                       # BTB Hit Ratio (Ratio)
board.processor.cores6.core.branchPred.RASUsed         6323                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores6.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores6.core.branchPred.indirectLookups           26                       # Number of indirect predictor lookups. (Count)
board.processor.cores6.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores6.core.branchPred.indirectMisses           26                       # Number of indirect misses. (Count)
board.processor.cores6.core.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches. (Count)
board.processor.cores6.core.commit.commitSquashedInsts       154938                       # The number of squashed insts skipped by commit (Count)
board.processor.cores6.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores6.core.commit.branchMispredicts           93                       # The number of times a branch was mispredicted (Count)
board.processor.cores6.core.commit.numCommittedDist::samples       668212                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::mean     0.162486                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::stdev     0.761330                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::0       623860     93.36%     93.36% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::1        16722      2.50%     95.87% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::2        12520      1.87%     97.74% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::3         6528      0.98%     98.72% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::4         2223      0.33%     99.05% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::5         4123      0.62%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::6           71      0.01%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::7           24      0.00%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::8         2141      0.32%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::total       668212                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores6.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores6.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores6.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.commitEligibleSamples         2141                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores6.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi     9.631720                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc     0.103824                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores6.core.decode.idleCycles        19510                       # Number of cycles decode is idle (Cycle)
board.processor.cores6.core.decode.blockedCycles       623141                       # Number of cycles decode is blocked (Cycle)
board.processor.cores6.core.decode.runCycles        36072                       # Number of cycles decode is running (Cycle)
board.processor.cores6.core.decode.unblockCycles         8303                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores6.core.decode.squashCycles         2155                       # Number of cycles decode is squashing (Cycle)
board.processor.cores6.core.decode.branchResolved        12736                       # Number of times decode resolved a branch (Count)
board.processor.cores6.core.decode.branchMispred          115                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores6.core.decode.decodedInsts       297049                       # Number of instructions handled by decode (Count)
board.processor.cores6.core.decode.squashedInsts          596                       # Number of squashed instructions handled by decode (Count)
board.processor.cores6.core.executeStats0.numInsts       182398                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches        10915                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts        45869                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts        16970                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate     0.264575                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numCCRegReads        22850                       # Number of times the CC registers were read (Count)
board.processor.cores6.core.executeStats0.numCCRegWrites        38229                       # Number of times the CC registers were written (Count)
board.processor.cores6.core.executeStats0.numFpRegReads           26                       # Number of times the floating registers were read (Count)
board.processor.cores6.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numIntRegReads       238305                       # Number of times the integer registers were read (Count)
board.processor.cores6.core.executeStats0.numIntRegWrites       141593                       # Number of times the integer registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs        62839                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numMiscRegReads        86748                       # Number of times the Misc registers were read (Count)
board.processor.cores6.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetch.predictedBranches        21024                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores6.core.fetch.cycles       652798                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores6.core.fetch.squashCycles         4538                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores6.core.fetch.miscStallCycles           15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores6.core.fetch.pendingTrapStallCycles          114                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores6.core.fetch.cacheLines        29491                       # Number of cache lines fetched (Count)
board.processor.cores6.core.fetch.icacheSquashes           75                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores6.core.fetch.nisnDist::samples       689181                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::mean     0.528770                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::stdev     1.852274                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::0       624146     90.56%     90.56% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::1        12364      1.79%     92.36% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::2         2081      0.30%     92.66% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::3         6229      0.90%     93.56% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::4           75      0.01%     93.57% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::5         2201      0.32%     93.89% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::6         6250      0.91%     94.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::7         6280      0.91%     95.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::8        29555      4.29%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::total       689181                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetchStats0.numInsts       248696                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate     0.360743                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.numBranches        21664                       # Number of branches fetched (Count)
board.processor.cores6.core.fetchStats0.branchRate     0.031424                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.icacheStallCycles        33985                       # ICache total stall cycles (Cycle)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores6.core.iew.squashCycles         2155                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores6.core.iew.blockCycles       566935                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores6.core.iew.unblockCycles         6167                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores6.core.iew.dispatchedInsts       263730                       # Number of instructions dispatched to IQ (Count)
board.processor.cores6.core.iew.dispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores6.core.iew.dispLoadInsts        72773                       # Number of dispatched load instructions (Count)
board.processor.cores6.core.iew.dispStoreInsts        27354                       # Number of dispatched store instructions (Count)
board.processor.cores6.core.iew.dispNonSpecInsts         4131                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores6.core.iew.iqFullEvents         2067                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores6.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores6.core.iew.predictedNotTakenIncorrect          100                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores6.core.iew.branchMispredicts          106                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores6.core.iew.instsToCommit       182359                       # Cumulative count of insts sent to commit (Count)
board.processor.cores6.core.iew.writebackCount       182260                       # Cumulative count of insts written-back (Count)
board.processor.cores6.core.iew.producerInst       133064                       # Number of instructions producing a value (Count)
board.processor.cores6.core.iew.consumerInst       233637                       # Number of instructions consuming a value (Count)
board.processor.cores6.core.iew.wbRate       0.264375                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores6.core.iew.wbFanout     0.569533                       # Average fanout of values written-back ((Count/Count))
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.lsq0.forwLoads         4288                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores6.core.lsq0.squashedLoads        43535                       # Number of loads squashed (Count)
board.processor.cores6.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores6.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores6.core.lsq0.squashedStores        14626                       # Number of stores squashed (Count)
board.processor.cores6.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores6.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores6.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::mean    21.222655                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::stdev    62.621009                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::0-9        25078     85.77%     85.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::10-19          137      0.47%     86.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::20-29         1958      6.70%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::30-39           13      0.04%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::50-59            2      0.01%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::70-79            3      0.01%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::80-89           26      0.09%     93.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::90-99            2      0.01%     93.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::100-109            3      0.01%     93.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::110-119           32      0.11%     93.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::120-129           44      0.15%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::130-139            1      0.00%     93.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::140-149           28      0.10%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::150-159           45      0.15%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::160-169            2      0.01%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::170-179           25      0.09%     93.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::180-189           56      0.19%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::190-199            2      0.01%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::200-209           25      0.09%     93.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::210-219           70      0.24%     94.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::220-229            1      0.00%     94.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::230-239           16      0.05%     94.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::240-249           57      0.19%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::250-259          116      0.40%     94.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::260-269         1396      4.77%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::270-279           99      0.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::overflows            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::max_value         1273                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.mmu.dtb.rdAccesses        45865                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses        16970                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses           89                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses           10                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses        29509                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses           55                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.rename.squashCycles         2155                       # Number of cycles rename is squashing (Cycle)
board.processor.cores6.core.rename.idleCycles        23755                       # Number of cycles rename is idle (Cycle)
board.processor.cores6.core.rename.blockCycles       601852                       # Number of cycles rename is blocking (Cycle)
board.processor.cores6.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores6.core.rename.runCycles        36024                       # Number of cycles rename is running (Cycle)
board.processor.cores6.core.rename.unblockCycles        25395                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores6.core.rename.renamedInsts       280444                       # Number of instructions processed by rename (Count)
board.processor.cores6.core.rename.IQFullEvents        20622                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores6.core.rename.LQFullEvents          116                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores6.core.rename.SQFullEvents          550                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores6.core.rename.renamedOperands       373984                       # Number of destination operands rename has renamed (Count)
board.processor.cores6.core.rename.lookups       853704                       # Number of register rename lookups that rename has made (Count)
board.processor.cores6.core.rename.intLookups       400904                       # Number of integer rename lookups (Count)
board.processor.cores6.core.rename.fpLookups           26                       # Number of floating rename lookups (Count)
board.processor.cores6.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores6.core.rename.undoneMaps       226837                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores6.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores6.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores6.core.rename.skidInsts        45606                       # count of insts added to the skid buffer (Count)
board.processor.cores6.core.rob.reads          929493                       # The number of ROB reads (Count)
board.processor.cores6.core.rob.writes         547994                       # The number of ROB writes (Count)
board.processor.cores6.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles          688747                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi              9.622597                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc              0.103922                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.instsAdded         251436                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores7.core.nonSpecInstsAdded        12393                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores7.core.instsIssued        186712                       # Number of instructions issued (Count)
board.processor.cores7.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores7.core.squashedInstsExamined       155254                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores7.core.squashedOperandsExamined       287225                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores7.core.squashedNonSpecRemoved         6207                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores7.core.numIssuedDist::samples       688533                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::mean     0.271174                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::stdev     0.912481                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::0       616733     89.57%     89.57% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::1        21035      3.06%     92.63% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::2        14789      2.15%     94.77% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::3        16723      2.43%     97.20% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::4        12672      1.84%     99.04% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::5         4341      0.63%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::6         2164      0.31%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::7           55      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::8           21      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::total       688533                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntAlu           43      0.52%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntMult            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntDiv            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatAdd            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCmp            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCvt            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMult            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMultAcc            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatDiv            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMisc            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatSqrt            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAdd            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAddAcc            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAlu            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCmp            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCvt            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMisc            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMult            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMultAcc            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShift            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShiftAcc            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdDiv            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSqrt            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAdd            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAlu            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCmp            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCvt            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatDiv            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMisc            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMult            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAdd            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAlu            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceCmp            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAes            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAesMix            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma2            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma3            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdPredAlu            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::Matrix            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixMov            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixOP            0      0.00%      0.52% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemRead         4109     49.73%     50.25% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemWrite         4110     49.75%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statIssuedInstType_0::No_OpClass         4248      2.28%      2.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntAlu       115455     61.84%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAlu            6      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMult            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShift            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAes            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::Matrix            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemRead        47963     25.69%     89.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemWrite        19028     10.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::total       186712                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.issueRate        0.271089                       # Inst issue rate ((Count/Cycle))
board.processor.cores7.core.fuBusy               8262                       # FU busy when requested (Count)
board.processor.cores7.core.fuBusyRate       0.044250                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores7.core.intInstQueueReads      1070194                       # Number of integer instruction queue reads (Count)
board.processor.cores7.core.intInstQueueWrites       421104                       # Number of integer instruction queue writes (Count)
board.processor.cores7.core.intInstQueueWakeupAccesses       182317                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores7.core.fpInstQueueReads           40                       # Number of floating instruction queue reads (Count)
board.processor.cores7.core.fpInstQueueWrites           33                       # Number of floating instruction queue writes (Count)
board.processor.cores7.core.fpInstQueueWakeupAccesses           20                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores7.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores7.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores7.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores7.core.intAluAccesses       190706                       # Number of integer alu accesses (Count)
board.processor.cores7.core.fpAluAccesses           20                       # Number of floating point alu accesses (Count)
board.processor.cores7.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.numSquashedInsts         4230                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores7.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores7.core.timesIdled             37                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores7.core.idleCycles            214                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores7.core.quiesceCycles       745351                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores7.core.MemDepUnit__0.insertedLoads        72786                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.insertedStores        27359                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingLoads        53418                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingStores        20609                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.branchPred.lookups        21671                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.condPredicted         8888                       # Number of conditional branches predicted (Count)
board.processor.cores7.core.branchPred.condIncorrect          207                       # Number of conditional branches incorrect (Count)
board.processor.cores7.core.branchPred.BTBLookups        15036                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.BTBUpdates          194                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.BTBHits        14707                       # Number of BTB hits (Count)
board.processor.cores7.core.branchPred.BTBHitRatio     0.978119                       # BTB Hit Ratio (Ratio)
board.processor.cores7.core.branchPred.RASUsed         6327                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores7.core.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions. (Count)
board.processor.cores7.core.branchPred.indirectLookups           22                       # Number of indirect predictor lookups. (Count)
board.processor.cores7.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores7.core.branchPred.indirectMisses           22                       # Number of indirect misses. (Count)
board.processor.cores7.core.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches. (Count)
board.processor.cores7.core.commit.commitSquashedInsts       155052                       # The number of squashed insts skipped by commit (Count)
board.processor.cores7.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores7.core.commit.branchMispredicts          100                       # The number of times a branch was mispredicted (Count)
board.processor.cores7.core.commit.numCommittedDist::samples       667514                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::mean     0.162656                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::stdev     0.761661                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::0       623160     93.36%     93.36% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::1        16722      2.51%     95.86% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::2        12520      1.88%     97.74% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::3         6530      0.98%     98.71% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::4         2225      0.33%     99.05% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::5         4123      0.62%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::6           70      0.01%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::7           24      0.00%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::8         2140      0.32%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::total       667514                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores7.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores7.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores7.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.commitEligibleSamples         2140                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores7.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi     9.622597                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc     0.103922                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores7.core.decode.idleCycles        19584                       # Number of cycles decode is idle (Cycle)
board.processor.cores7.core.decode.blockedCycles       622388                       # Number of cycles decode is blocked (Cycle)
board.processor.cores7.core.decode.runCycles        36097                       # Number of cycles decode is running (Cycle)
board.processor.cores7.core.decode.unblockCycles         8301                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores7.core.decode.squashCycles         2163                       # Number of cycles decode is squashing (Cycle)
board.processor.cores7.core.decode.branchResolved        12743                       # Number of times decode resolved a branch (Count)
board.processor.cores7.core.decode.branchMispred          119                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores7.core.decode.decodedInsts       297185                       # Number of instructions handled by decode (Count)
board.processor.cores7.core.decode.squashedInsts          605                       # Number of squashed instructions handled by decode (Count)
board.processor.cores7.core.executeStats0.numInsts       182482                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches        10920                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts        45894                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts        16977                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate     0.264948                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numCCRegReads        22849                       # Number of times the CC registers were read (Count)
board.processor.cores7.core.executeStats0.numCCRegWrites        38219                       # Number of times the CC registers were written (Count)
board.processor.cores7.core.executeStats0.numFpRegReads           26                       # Number of times the floating registers were read (Count)
board.processor.cores7.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numIntRegReads       238373                       # Number of times the integer registers were read (Count)
board.processor.cores7.core.executeStats0.numIntRegWrites       141657                       # Number of times the integer registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs        62871                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numMiscRegReads        86801                       # Number of times the Misc registers were read (Count)
board.processor.cores7.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetch.predictedBranches        21034                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores7.core.fetch.cycles       652018                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores7.core.fetch.squashCycles         4562                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores7.core.fetch.miscStallCycles           14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores7.core.fetch.pendingTrapStallCycles          136                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores7.core.fetch.cacheLines        29516                       # Number of cache lines fetched (Count)
board.processor.cores7.core.fetch.icacheSquashes           78                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores7.core.fetch.nisnDist::samples       688533                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::mean     0.529431                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::stdev     1.853316                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::0       623477     90.55%     90.55% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::1        12367      1.80%     92.35% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::2         2083      0.30%     92.65% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::3         6229      0.90%     93.55% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::4           75      0.01%     93.57% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::5         2206      0.32%     93.89% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::6         6251      0.91%     94.79% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::7         6285      0.91%     95.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::8        29560      4.29%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::total       688533                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetchStats0.numInsts       248752                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate     0.361166                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.numBranches        21671                       # Number of branches fetched (Count)
board.processor.cores7.core.fetchStats0.branchRate     0.031464                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.icacheStallCycles        34084                       # ICache total stall cycles (Cycle)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores7.core.iew.squashCycles         2163                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores7.core.iew.blockCycles       566189                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores7.core.iew.unblockCycles         6170                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores7.core.iew.dispatchedInsts       263829                       # Number of instructions dispatched to IQ (Count)
board.processor.cores7.core.iew.dispSquashedInsts            2                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores7.core.iew.dispLoadInsts        72786                       # Number of dispatched load instructions (Count)
board.processor.cores7.core.iew.dispStoreInsts        27359                       # Number of dispatched store instructions (Count)
board.processor.cores7.core.iew.dispNonSpecInsts         4131                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores7.core.iew.iqFullEvents         2071                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores7.core.iew.predictedTakenIncorrect            9                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores7.core.iew.predictedNotTakenIncorrect          101                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores7.core.iew.branchMispredicts          110                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores7.core.iew.instsToCommit       182438                       # Cumulative count of insts sent to commit (Count)
board.processor.cores7.core.iew.writebackCount       182337                       # Cumulative count of insts written-back (Count)
board.processor.cores7.core.iew.producerInst       133123                       # Number of instructions producing a value (Count)
board.processor.cores7.core.iew.consumerInst       233708                       # Number of instructions consuming a value (Count)
board.processor.cores7.core.iew.wbRate       0.264737                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores7.core.iew.wbFanout     0.569613                       # Average fanout of values written-back ((Count/Count))
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.lsq0.forwLoads         4284                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores7.core.lsq0.squashedLoads        43548                       # Number of loads squashed (Count)
board.processor.cores7.core.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores7.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores7.core.lsq0.squashedStores        14631                       # Number of stores squashed (Count)
board.processor.cores7.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores7.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores7.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::mean    21.196662                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::stdev    62.212929                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::0-9        25079     85.78%     85.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::10-19          130      0.44%     86.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::20-29         1964      6.72%     92.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::30-39           13      0.04%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::80-89            3      0.01%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::90-99           32      0.11%     93.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::100-109            2      0.01%     93.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::110-119           31      0.11%     93.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::120-129           44      0.15%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::130-139            2      0.01%     93.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::140-149           30      0.10%     93.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::150-159           43      0.15%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::160-169            2      0.01%     93.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::170-179           27      0.09%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::180-189           54      0.18%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::190-199            2      0.01%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::200-209           24      0.08%     93.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::210-219           69      0.24%     94.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::220-229            3      0.01%     94.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::230-239           16      0.05%     94.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::240-249           56      0.19%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::250-259          114      0.39%     94.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::260-269         1399      4.78%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::270-279           99      0.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::max_value          274                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.mmu.dtb.rdAccesses        45886                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses        16977                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses           92                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses           14                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses        29534                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses           62                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.rename.squashCycles         2163                       # Number of cycles rename is squashing (Cycle)
board.processor.cores7.core.rename.idleCycles        23833                       # Number of cycles rename is idle (Cycle)
board.processor.cores7.core.rename.blockCycles       601109                       # Number of cycles rename is blocking (Cycle)
board.processor.cores7.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores7.core.rename.runCycles        36041                       # Number of cycles rename is running (Cycle)
board.processor.cores7.core.rename.unblockCycles        25387                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores7.core.rename.renamedInsts       280557                       # Number of instructions processed by rename (Count)
board.processor.cores7.core.rename.IQFullEvents        20616                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores7.core.rename.LQFullEvents          121                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores7.core.rename.SQFullEvents          546                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores7.core.rename.renamedOperands       374158                       # Number of destination operands rename has renamed (Count)
board.processor.cores7.core.rename.lookups       854046                       # Number of register rename lookups that rename has made (Count)
board.processor.cores7.core.rename.intLookups       401034                       # Number of integer rename lookups (Count)
board.processor.cores7.core.rename.fpLookups           26                       # Number of floating rename lookups (Count)
board.processor.cores7.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores7.core.rename.undoneMaps       227011                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores7.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores7.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores7.core.rename.skidInsts        45595                       # count of insts added to the skid buffer (Count)
board.processor.cores7.core.rob.reads          928897                       # The number of ROB reads (Count)
board.processor.cores7.core.rob.writes         548274                       # The number of ROB writes (Count)
board.processor.cores7.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores8.core.numCycles          686993                       # Number of cpu cycles simulated (Cycle)
board.processor.cores8.core.cpi              9.598092                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores8.core.ipc              0.104187                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores8.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores8.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores8.core.instsAdded         251294                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores8.core.nonSpecInstsAdded        12393                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores8.core.instsIssued        186620                       # Number of instructions issued (Count)
board.processor.cores8.core.squashedInstsIssued           14                       # Number of squashed instructions issued (Count)
board.processor.cores8.core.squashedInstsExamined       155112                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores8.core.squashedOperandsExamined       286851                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores8.core.squashedNonSpecRemoved         6207                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores8.core.numIssuedDist::samples       686777                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::mean     0.271733                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::stdev     0.913118                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::0       614996     89.55%     89.55% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::1        21031      3.06%     92.61% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::2        14790      2.15%     94.76% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::3        16718      2.43%     97.20% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::4        12669      1.84%     99.04% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::5         4341      0.63%     99.68% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::6         2167      0.32%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::7           48      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::8           17      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::total       686777                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntAlu           41      0.50%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntMult            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntDiv            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatAdd            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCvt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMult            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMultAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatDiv            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMisc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatSqrt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAdd            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAddAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAlu            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCvt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMisc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMult            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMultAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShift            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShiftAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdDiv            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSqrt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAdd            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAlu            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCvt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatDiv            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMisc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMult            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAdd            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAlu            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAes            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAesMix            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma2            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma3            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdPredAlu            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::Matrix            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MatrixMov            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MatrixOP            0      0.00%      0.50% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemRead         4108     49.74%     50.24% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemWrite         4110     49.76%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statIssuedInstType_0::No_OpClass         4245      2.27%      2.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntAlu       115390     61.83%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAlu            6      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShift            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAes            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::Matrix            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemRead        47943     25.69%     89.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemWrite        19024     10.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::total       186620                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.issueRate        0.271648                       # Inst issue rate ((Count/Cycle))
board.processor.cores8.core.fuBusy               8259                       # FU busy when requested (Count)
board.processor.cores8.core.fuBusyRate       0.044256                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores8.core.intInstQueueReads      1068250                       # Number of integer instruction queue reads (Count)
board.processor.cores8.core.intInstQueueWrites       420820                       # Number of integer instruction queue writes (Count)
board.processor.cores8.core.intInstQueueWakeupAccesses       182244                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores8.core.fpInstQueueReads           40                       # Number of floating instruction queue reads (Count)
board.processor.cores8.core.fpInstQueueWrites           33                       # Number of floating instruction queue writes (Count)
board.processor.cores8.core.fpInstQueueWakeupAccesses           20                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores8.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores8.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores8.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores8.core.intAluAccesses       190614                       # Number of integer alu accesses (Count)
board.processor.cores8.core.fpAluAccesses           20                       # Number of floating point alu accesses (Count)
board.processor.cores8.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores8.core.numSquashedInsts         4218                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores8.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores8.core.timesIdled             39                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores8.core.idleCycles            216                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores8.core.quiesceCycles       751854                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores8.core.MemDepUnit__0.insertedLoads        72770                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.insertedStores        27349                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingLoads        53418                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingStores        20609                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.branchPred.lookups        21651                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.condPredicted         8871                       # Number of conditional branches predicted (Count)
board.processor.cores8.core.branchPred.condIncorrect          202                       # Number of conditional branches incorrect (Count)
board.processor.cores8.core.branchPred.BTBLookups        15017                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.BTBUpdates          190                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.BTBHits        14700                       # Number of BTB hits (Count)
board.processor.cores8.core.branchPred.BTBHitRatio     0.978891                       # BTB Hit Ratio (Ratio)
board.processor.cores8.core.branchPred.RASUsed         6328                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores8.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores8.core.branchPred.indirectLookups           23                       # Number of indirect predictor lookups. (Count)
board.processor.cores8.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores8.core.branchPred.indirectMisses           23                       # Number of indirect misses. (Count)
board.processor.cores8.core.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches. (Count)
board.processor.cores8.core.commit.commitSquashedInsts       154909                       # The number of squashed insts skipped by commit (Count)
board.processor.cores8.core.commit.commitNonSpecStalls         6186                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores8.core.commit.branchMispredicts           96                       # The number of times a branch was mispredicted (Count)
board.processor.cores8.core.commit.numCommittedDist::samples       665787                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::mean     0.163078                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::stdev     0.762524                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::0       621429     93.34%     93.34% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::1        16722      2.51%     95.85% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::2        12520      1.88%     97.73% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::3         6538      0.98%     98.71% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::4         2224      0.33%     99.05% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::5         4123      0.62%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::6           68      0.01%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::7           24      0.00%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::8         2139      0.32%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::total       665787                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores8.core.commit.membars         4124                       # Number of memory barriers committed (Count)
board.processor.cores8.core.commit.functionCalls         2126                       # Number of function calls committed. (Count)
board.processor.cores8.core.commit.committedInstType_0::No_OpClass         2132      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntAlu        64473     59.38%     61.34% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntMult            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntDiv            0      0.00%     61.34% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShift            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAes            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::Matrix            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemRead        29238     26.93%     88.28% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemWrite        12726     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::total       108575                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.commitEligibleSamples         2139                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores8.core.commitStats0.numInsts        71576                       # Number of instructions committed (thread level) (Count)
board.processor.cores8.core.commitStats0.numOps       108575                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores8.core.commitStats0.numInstsNotNOP        71576                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores8.core.commitStats0.numOpsNotNOP       108575                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores8.core.commitStats0.cpi     9.598092                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores8.core.commitStats0.ipc     0.104187                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores8.core.commitStats0.numMemRefs        41966                       # Number of memory references committed (Count)
board.processor.cores8.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores8.core.commitStats0.numIntInsts       102224                       # Number of integer instructions (Count)
board.processor.cores8.core.commitStats0.numLoadInsts        29238                       # Number of load instructions (Count)
board.processor.cores8.core.commitStats0.numStoreInsts        12728                       # Number of store instructions (Count)
board.processor.cores8.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores8.core.commitStats0.committedInstType::No_OpClass         2132      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntAlu        64473     59.38%     61.34% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntMult            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.34% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::Matrix            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MemRead        29238     26.93%     88.28% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MemWrite        12726     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::total       108575                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedControl::IsControl         6664                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsDirectControl         4534                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsIndirectControl         2130                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsCondControl         2396                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsUncondControl         4268                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsCall         2126                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsReturn         2125                       # Class of control type instructions committed (Count)
board.processor.cores8.core.decode.idleCycles        19552                       # Number of cycles decode is idle (Cycle)
board.processor.cores8.core.decode.blockedCycles       620697                       # Number of cycles decode is blocked (Cycle)
board.processor.cores8.core.decode.runCycles        36070                       # Number of cycles decode is running (Cycle)
board.processor.cores8.core.decode.unblockCycles         8300                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores8.core.decode.squashCycles         2158                       # Number of cycles decode is squashing (Cycle)
board.processor.cores8.core.decode.branchResolved        12739                       # Number of times decode resolved a branch (Count)
board.processor.cores8.core.decode.branchMispred          117                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores8.core.decode.decodedInsts       297006                       # Number of instructions handled by decode (Count)
board.processor.cores8.core.decode.squashedInsts          592                       # Number of squashed instructions handled by decode (Count)
board.processor.cores8.core.executeStats0.numInsts       182402                       # Number of executed instructions (Count)
board.processor.cores8.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores8.core.executeStats0.numBranches        10918                       # Number of branches executed (Count)
board.processor.cores8.core.executeStats0.numLoadInsts        45876                       # Number of load instructions executed (Count)
board.processor.cores8.core.executeStats0.numStoreInsts        16974                       # Number of stores executed (Count)
board.processor.cores8.core.executeStats0.instRate     0.265508                       # Inst execution rate ((Count/Cycle))
board.processor.cores8.core.executeStats0.numCCRegReads        22848                       # Number of times the CC registers were read (Count)
board.processor.cores8.core.executeStats0.numCCRegWrites        38225                       # Number of times the CC registers were written (Count)
board.processor.cores8.core.executeStats0.numFpRegReads           26                       # Number of times the floating registers were read (Count)
board.processor.cores8.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores8.core.executeStats0.numIntRegReads       238328                       # Number of times the integer registers were read (Count)
board.processor.cores8.core.executeStats0.numIntRegWrites       141590                       # Number of times the integer registers were written (Count)
board.processor.cores8.core.executeStats0.numMemRefs        62850                       # Number of memory refs (Count)
board.processor.cores8.core.executeStats0.numMiscRegReads        86757                       # Number of times the Misc registers were read (Count)
board.processor.cores8.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores8.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores8.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores8.core.fetch.predictedBranches        21028                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores8.core.fetch.cycles       650320                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores8.core.fetch.squashCycles         4548                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores8.core.fetch.miscStallCycles           14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores8.core.fetch.pendingTrapStallCycles          127                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores8.core.fetch.cacheLines        29495                       # Number of cache lines fetched (Count)
board.processor.cores8.core.fetch.icacheSquashes           73                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores8.core.fetch.nisnDist::samples       686777                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::mean     0.530510                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::stdev     1.855017                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::0       621750     90.53%     90.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::1        12364      1.80%     92.33% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::2         2082      0.30%     92.64% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::3         6228      0.91%     93.54% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::4           74      0.01%     93.55% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::5         2205      0.32%     93.87% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::6         6250      0.91%     94.78% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::7         6283      0.91%     95.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::8        29541      4.30%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::total       686777                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetchStats0.numInsts       248647                       # Number of instructions fetched (thread level) (Count)
board.processor.cores8.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores8.core.fetchStats0.fetchRate     0.361935                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores8.core.fetchStats0.numBranches        21651                       # Number of branches fetched (Count)
board.processor.cores8.core.fetchStats0.branchRate     0.031516                       # Number of branch fetches per cycle (Ratio)
board.processor.cores8.core.fetchStats0.icacheStallCycles        34042                       # ICache total stall cycles (Cycle)
board.processor.cores8.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores8.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores8.core.iew.squashCycles         2158                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores8.core.iew.blockCycles       564458                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores8.core.iew.unblockCycles         6195                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores8.core.iew.dispatchedInsts       263687                       # Number of instructions dispatched to IQ (Count)
board.processor.cores8.core.iew.dispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores8.core.iew.dispLoadInsts        72770                       # Number of dispatched load instructions (Count)
board.processor.cores8.core.iew.dispStoreInsts        27349                       # Number of dispatched store instructions (Count)
board.processor.cores8.core.iew.dispNonSpecInsts         4131                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores8.core.iew.iqFullEvents         2068                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.lsqFullEvents           28                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores8.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores8.core.iew.predictedNotTakenIncorrect           98                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores8.core.iew.branchMispredicts          106                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores8.core.iew.instsToCommit       182362                       # Cumulative count of insts sent to commit (Count)
board.processor.cores8.core.iew.writebackCount       182264                       # Cumulative count of insts written-back (Count)
board.processor.cores8.core.iew.producerInst       133059                       # Number of instructions producing a value (Count)
board.processor.cores8.core.iew.consumerInst       233633                       # Number of instructions consuming a value (Count)
board.processor.cores8.core.iew.wbRate       0.265307                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores8.core.iew.wbFanout     0.569521                       # Average fanout of values written-back ((Count/Count))
board.processor.cores8.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores8.core.lsq0.forwLoads         4289                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores8.core.lsq0.squashedLoads        43532                       # Number of loads squashed (Count)
board.processor.cores8.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores8.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores8.core.lsq0.squashedStores        14621                       # Number of stores squashed (Count)
board.processor.cores8.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores8.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores8.core.lsq0.loadToUse::samples        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::mean    21.135611                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::stdev    62.141995                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::0-9        25078     85.77%     85.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::10-19          135      0.46%     86.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::20-29         1959      6.70%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::30-39           14      0.05%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::50-59            3      0.01%     92.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::60-69           29      0.10%     93.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::80-89            3      0.01%     93.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::90-99           30      0.10%     93.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::110-119            5      0.02%     93.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::120-129           44      0.15%     93.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::130-139            2      0.01%     93.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::140-149           26      0.09%     93.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::150-159           45      0.15%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::160-169            1      0.00%     93.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::170-179           28      0.10%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::180-189           55      0.19%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::190-199            3      0.01%     93.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::200-209           24      0.08%     94.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::210-219           68      0.23%     94.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::220-229            2      0.01%     94.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::230-239           16      0.05%     94.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::240-249           58      0.20%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::250-259          113      0.39%     94.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::260-269         1398      4.78%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::270-279           99      0.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::max_value          274                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::total        29238                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.mmu.dtb.rdAccesses        45872                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrAccesses        16974                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.dtb.rdMisses           95                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrMisses           13                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrAccesses        29513                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrMisses           59                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.power_state.pwrStateResidencyTicks::ON    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.rename.squashCycles         2158                       # Number of cycles rename is squashing (Cycle)
board.processor.cores8.core.rename.idleCycles        23794                       # Number of cycles rename is idle (Cycle)
board.processor.cores8.core.rename.blockCycles       599396                       # Number of cycles rename is blocking (Cycle)
board.processor.cores8.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores8.core.rename.runCycles        36020                       # Number of cycles rename is running (Cycle)
board.processor.cores8.core.rename.unblockCycles        25409                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores8.core.rename.renamedInsts       280400                       # Number of instructions processed by rename (Count)
board.processor.cores8.core.rename.IQFullEvents        20606                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores8.core.rename.LQFullEvents          112                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores8.core.rename.SQFullEvents          586                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores8.core.rename.renamedOperands       373901                       # Number of destination operands rename has renamed (Count)
board.processor.cores8.core.rename.lookups       853546                       # Number of register rename lookups that rename has made (Count)
board.processor.cores8.core.rename.intLookups       400850                       # Number of integer rename lookups (Count)
board.processor.cores8.core.rename.fpLookups           26                       # Number of floating rename lookups (Count)
board.processor.cores8.core.rename.committedMaps       147147                       # Number of HB maps that are committed (Count)
board.processor.cores8.core.rename.undoneMaps       226754                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores8.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores8.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores8.core.rename.skidInsts        45572                       # count of insts added to the skid buffer (Count)
board.processor.cores8.core.rob.reads          927041                       # The number of ROB reads (Count)
board.processor.cores8.core.rob.writes         547959                       # The number of ROB writes (Count)
board.processor.cores8.core.thread_0.numInsts        71576                       # Number of Instructions committed (Count)
board.processor.cores8.core.thread_0.numOps       108575                       # Number of Ops committed (Count)
board.processor.cores8.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores9.core.numCycles          684703                       # Number of cpu cycles simulated (Cycle)
board.processor.cores9.core.cpi              9.563559                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores9.core.ipc              0.104564                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores9.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores9.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores9.core.instsAdded         251908                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores9.core.nonSpecInstsAdded        12451                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores9.core.instsIssued        186994                       # Number of instructions issued (Count)
board.processor.cores9.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores9.core.squashedInstsExamined       155744                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores9.core.squashedOperandsExamined       288217                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores9.core.squashedNonSpecRemoved         6262                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores9.core.numIssuedDist::samples       684327                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::mean     0.273252                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::stdev     0.915714                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::0       612421     89.49%     89.49% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::1        21069      3.08%     92.57% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::2        14809      2.16%     94.74% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::3        16746      2.45%     97.18% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::4        12686      1.85%     99.04% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::5         4347      0.64%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::6         2175      0.32%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::7           52      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::8           22      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::total       684327                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntAlu           44      0.53%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAddAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShift            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShiftAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatCvt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatDiv            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMisc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMult            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAes            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAesMix            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha1Hash            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha256Hash            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShaSigma2            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShaSigma3            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdPredAlu            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::Matrix            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MatrixMov            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MatrixOP            0      0.00%      0.53% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MemRead         4106     49.71%     50.24% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MemWrite         4110     49.76%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores9.core.statIssuedInstType_0::No_OpClass         4253      2.27%      2.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntAlu       115723     61.89%     64.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntMult            0      0.00%     64.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntDiv            0      0.00%     64.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatAdd            2      0.00%     64.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatCmp            0      0.00%     64.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatCvt            0      0.00%     64.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMult            0      0.00%     64.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatDiv            0      0.00%     64.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMisc            0      0.00%     64.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatSqrt            0      0.00%     64.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAdd            0      0.00%     64.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAlu            6      0.00%     64.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdCmp            0      0.00%     64.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdCvt            0      0.00%     64.16% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMisc            2      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMult            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShift            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdDiv            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSqrt            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAes            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAesMix            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::Matrix            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MatrixMov            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MatrixOP            0      0.00%     64.17% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MemRead        47963     25.65%     89.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MemWrite        19037     10.18%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::total       186994                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.issueRate        0.273102                       # Inst issue rate ((Count/Cycle))
board.processor.cores9.core.fuBusy               8260                       # FU busy when requested (Count)
board.processor.cores9.core.fuBusyRate       0.044173                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores9.core.intInstQueueReads      1066550                       # Number of integer instruction queue reads (Count)
board.processor.cores9.core.intInstQueueWrites       422124                       # Number of integer instruction queue writes (Count)
board.processor.cores9.core.intInstQueueWakeupAccesses       182587                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores9.core.fpInstQueueReads           40                       # Number of floating instruction queue reads (Count)
board.processor.cores9.core.fpInstQueueWrites           33                       # Number of floating instruction queue writes (Count)
board.processor.cores9.core.fpInstQueueWakeupAccesses           20                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores9.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores9.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores9.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores9.core.intAluAccesses       190981                       # Number of integer alu accesses (Count)
board.processor.cores9.core.fpAluAccesses           20                       # Number of floating point alu accesses (Count)
board.processor.cores9.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores9.core.numSquashedInsts         4233                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores9.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores9.core.timesIdled             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores9.core.idleCycles            376                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores9.core.quiesceCycles       758153                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores9.core.MemDepUnit__0.insertedLoads        72845                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__0.insertedStores        27398                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__0.conflictingLoads        53437                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__0.conflictingStores        20636                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.branchPred.lookups        21743                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.condPredicted         8943                       # Number of conditional branches predicted (Count)
board.processor.cores9.core.branchPred.condIncorrect          212                       # Number of conditional branches incorrect (Count)
board.processor.cores9.core.branchPred.BTBLookups        15064                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.BTBUpdates          200                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.BTBHits        14715                       # Number of BTB hits (Count)
board.processor.cores9.core.branchPred.BTBHitRatio     0.976832                       # BTB Hit Ratio (Ratio)
board.processor.cores9.core.branchPred.RASUsed         6332                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores9.core.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions. (Count)
board.processor.cores9.core.branchPred.indirectLookups           25                       # Number of indirect predictor lookups. (Count)
board.processor.cores9.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores9.core.branchPred.indirectMisses           25                       # Number of indirect misses. (Count)
board.processor.cores9.core.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches. (Count)
board.processor.cores9.core.commit.commitSquashedInsts       155495                       # The number of squashed insts skipped by commit (Count)
board.processor.cores9.core.commit.commitNonSpecStalls         6189                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores9.core.commit.branchMispredicts          107                       # The number of times a branch was mispredicted (Count)
board.processor.cores9.core.commit.numCommittedDist::samples       663238                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::mean     0.163765                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::stdev     0.764161                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::0       618872     93.31%     93.31% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::1        16722      2.52%     95.83% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::2        12526      1.89%     97.72% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::3         6534      0.99%     98.71% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::4         2224      0.34%     99.04% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::5         4122      0.62%     99.66% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::6           73      0.01%     99.67% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::7           25      0.00%     99.68% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::8         2140      0.32%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::total       663238                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores9.core.commit.membars         4126                       # Number of memory barriers committed (Count)
board.processor.cores9.core.commit.functionCalls         2127                       # Number of function calls committed. (Count)
board.processor.cores9.core.commit.committedInstType_0::No_OpClass         2134      1.96%      1.96% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntAlu        64506     59.39%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntMult            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntDiv            0      0.00%     61.35% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatAdd            1      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatCmp            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatCvt            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMult            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatDiv            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMisc            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatSqrt            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAdd            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAlu            2      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdCmp            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdCvt            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMisc            1      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMult            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShift            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdDiv            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSqrt            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAes            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAesMix            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::Matrix            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MatrixMov            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MatrixOP            0      0.00%     61.36% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MemRead        29241     26.92%     88.28% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MemWrite        12728     11.72%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::total       108615                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.commitEligibleSamples         2140                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores9.core.commitStats0.numInsts        71595                       # Number of instructions committed (thread level) (Count)
board.processor.cores9.core.commitStats0.numOps       108615                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores9.core.commitStats0.numInstsNotNOP        71595                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores9.core.commitStats0.numOpsNotNOP       108615                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores9.core.commitStats0.cpi     9.563559                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores9.core.commitStats0.ipc     0.104564                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores9.core.commitStats0.numMemRefs        41971                       # Number of memory references committed (Count)
board.processor.cores9.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores9.core.commitStats0.numIntInsts       102260                       # Number of integer instructions (Count)
board.processor.cores9.core.commitStats0.numLoadInsts        29241                       # Number of load instructions (Count)
board.processor.cores9.core.commitStats0.numStoreInsts        12730                       # Number of store instructions (Count)
board.processor.cores9.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores9.core.commitStats0.committedInstType::No_OpClass         2134      1.96%      1.96% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IntAlu        64506     59.39%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IntMult            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IntDiv            0      0.00%     61.35% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatAdd            1      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatCmp            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatCvt            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMult            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatDiv            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMisc            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAdd            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAlu            2      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdCmp            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdCvt            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMisc            1      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMult            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShift            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdDiv            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAes            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::Matrix            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MatrixMov            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MatrixOP            0      0.00%     61.36% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MemRead        29241     26.92%     88.28% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MemWrite        12728     11.72%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::total       108615                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedControl::IsControl         6670                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsDirectControl         4539                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsIndirectControl         2131                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsCondControl         2398                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsUncondControl         4272                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsCall         2127                       # Class of control type instructions committed (Count)
board.processor.cores9.core.commitStats0.committedControl::IsReturn         2126                       # Class of control type instructions committed (Count)
board.processor.cores9.core.decode.idleCycles        19664                       # Number of cycles decode is idle (Cycle)
board.processor.cores9.core.decode.blockedCycles       618003                       # Number of cycles decode is blocked (Cycle)
board.processor.cores9.core.decode.runCycles        36179                       # Number of cycles decode is running (Cycle)
board.processor.cores9.core.decode.unblockCycles         8310                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores9.core.decode.squashCycles         2171                       # Number of cycles decode is squashing (Cycle)
board.processor.cores9.core.decode.branchResolved        12752                       # Number of times decode resolved a branch (Count)
board.processor.cores9.core.decode.branchMispred          121                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores9.core.decode.decodedInsts       297733                       # Number of instructions handled by decode (Count)
board.processor.cores9.core.decode.squashedInsts          625                       # Number of squashed instructions handled by decode (Count)
board.processor.cores9.core.executeStats0.numInsts       182761                       # Number of executed instructions (Count)
board.processor.cores9.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores9.core.executeStats0.numBranches        10938                       # Number of branches executed (Count)
board.processor.cores9.core.executeStats0.numLoadInsts        45894                       # Number of load instructions executed (Count)
board.processor.cores9.core.executeStats0.numStoreInsts        16984                       # Number of stores executed (Count)
board.processor.cores9.core.executeStats0.instRate     0.266920                       # Inst execution rate ((Count/Cycle))
board.processor.cores9.core.executeStats0.numCCRegReads        22914                       # Number of times the CC registers were read (Count)
board.processor.cores9.core.executeStats0.numCCRegWrites        38259                       # Number of times the CC registers were written (Count)
board.processor.cores9.core.executeStats0.numFpRegReads           26                       # Number of times the floating registers were read (Count)
board.processor.cores9.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores9.core.executeStats0.numIntRegReads       238501                       # Number of times the integer registers were read (Count)
board.processor.cores9.core.executeStats0.numIntRegWrites       141884                       # Number of times the integer registers were written (Count)
board.processor.cores9.core.executeStats0.numMemRefs        62878                       # Number of memory refs (Count)
board.processor.cores9.core.executeStats0.numMiscRegReads        86883                       # Number of times the Misc registers were read (Count)
board.processor.cores9.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores9.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores9.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores9.core.fetch.predictedBranches        21047                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores9.core.fetch.cycles       647616                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores9.core.fetch.squashCycles         4582                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores9.core.fetch.miscStallCycles           20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores9.core.fetch.pendingTrapStallCycles          173                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores9.core.fetch.cacheLines        29559                       # Number of cache lines fetched (Count)
board.processor.cores9.core.fetch.icacheSquashes           81                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores9.core.fetch.nisnDist::samples       684327                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::mean     0.533697                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::stdev     1.860262                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::0       619160     90.48%     90.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::1        12381      1.81%     92.29% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::2         2088      0.31%     92.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::3         6235      0.91%     93.50% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::4           84      0.01%     93.51% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::5         2206      0.32%     93.84% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::6         6250      0.91%     94.75% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::7         6289      0.92%     95.67% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::8        29634      4.33%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::total       684327                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetchStats0.numInsts       249099                       # Number of instructions fetched (thread level) (Count)
board.processor.cores9.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores9.core.fetchStats0.fetchRate     0.363806                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores9.core.fetchStats0.numBranches        21743                       # Number of branches fetched (Count)
board.processor.cores9.core.fetchStats0.branchRate     0.031755                       # Number of branch fetches per cycle (Ratio)
board.processor.cores9.core.fetchStats0.icacheStallCycles        34227                       # ICache total stall cycles (Cycle)
board.processor.cores9.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores9.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores9.core.iew.squashCycles         2171                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores9.core.iew.blockCycles       561747                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores9.core.iew.unblockCycles         6177                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores9.core.iew.dispatchedInsts       264359                       # Number of instructions dispatched to IQ (Count)
board.processor.cores9.core.iew.dispSquashedInsts            2                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores9.core.iew.dispLoadInsts        72845                       # Number of dispatched load instructions (Count)
board.processor.cores9.core.iew.dispStoreInsts        27398                       # Number of dispatched store instructions (Count)
board.processor.cores9.core.iew.dispNonSpecInsts         4150                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores9.core.iew.iqFullEvents         2077                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores9.core.iew.lsqFullEvents            1                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores9.core.iew.memOrderViolationEvents         2054                       # Number of memory order violations (Count)
board.processor.cores9.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores9.core.iew.predictedNotTakenIncorrect          111                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores9.core.iew.branchMispredicts          119                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores9.core.iew.instsToCommit       182728                       # Cumulative count of insts sent to commit (Count)
board.processor.cores9.core.iew.writebackCount       182607                       # Cumulative count of insts written-back (Count)
board.processor.cores9.core.iew.producerInst       133312                       # Number of instructions producing a value (Count)
board.processor.cores9.core.iew.consumerInst       233958                       # Number of instructions consuming a value (Count)
board.processor.cores9.core.iew.wbRate       0.266695                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores9.core.iew.wbFanout     0.569812                       # Average fanout of values written-back ((Count/Count))
board.processor.cores9.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores9.core.lsq0.forwLoads         4282                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores9.core.lsq0.squashedLoads        43604                       # Number of loads squashed (Count)
board.processor.cores9.core.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores9.core.lsq0.memOrderViolation         2054                       # Number of memory ordering violations (Count)
board.processor.cores9.core.lsq0.squashedStores        14668                       # Number of stores squashed (Count)
board.processor.cores9.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores9.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores9.core.lsq0.loadToUse::samples        29241                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::mean    21.043056                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::stdev    62.034988                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::0-9        25077     85.76%     85.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::10-19          134      0.46%     86.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::20-29         1960      6.70%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::30-39           41      0.14%     93.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::40-49            3      0.01%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::50-59            4      0.01%     93.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::60-69           29      0.10%     93.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::80-89            3      0.01%     93.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::90-99           29      0.10%     93.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::100-109            1      0.00%     93.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::110-119            4      0.01%     93.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::120-129           43      0.15%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::140-149            6      0.02%     93.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::150-159           44      0.15%     93.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::160-169            2      0.01%     93.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::170-179           25      0.09%     93.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::180-189           54      0.18%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::190-199            2      0.01%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::200-209           25      0.09%     94.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::210-219           69      0.24%     94.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::220-229            1      0.00%     94.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::230-239           16      0.05%     94.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::240-249           59      0.20%     94.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::250-259          119      0.41%     94.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::260-269         1393      4.76%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::270-279           98      0.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::max_value          273                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.lsq0.loadToUse::total        29241                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores9.core.mmu.dtb.rdAccesses        45890                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrAccesses        16984                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.dtb.rdMisses          102                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrMisses           13                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrAccesses        29583                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrMisses           78                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.power_state.pwrStateResidencyTicks::ON    491906934                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.rename.squashCycles         2171                       # Number of cycles rename is squashing (Cycle)
board.processor.cores9.core.rename.idleCycles        23921                       # Number of cycles rename is idle (Cycle)
board.processor.cores9.core.rename.blockCycles       596696                       # Number of cycles rename is blocking (Cycle)
board.processor.cores9.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores9.core.rename.runCycles        36122                       # Number of cycles rename is running (Cycle)
board.processor.cores9.core.rename.unblockCycles        25417                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores9.core.rename.renamedInsts       281098                       # Number of instructions processed by rename (Count)
board.processor.cores9.core.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores9.core.rename.IQFullEvents        20632                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores9.core.rename.LQFullEvents          112                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores9.core.rename.SQFullEvents          563                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores9.core.rename.renamedOperands       374921                       # Number of destination operands rename has renamed (Count)
board.processor.cores9.core.rename.lookups       855532                       # Number of register rename lookups that rename has made (Count)
board.processor.cores9.core.rename.intLookups       401570                       # Number of integer rename lookups (Count)
board.processor.cores9.core.rename.fpLookups           26                       # Number of floating rename lookups (Count)
board.processor.cores9.core.rename.committedMaps       147190                       # Number of HB maps that are committed (Count)
board.processor.cores9.core.rename.undoneMaps       227731                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores9.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores9.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores9.core.rename.skidInsts        45665                       # count of insts added to the skid buffer (Count)
board.processor.cores9.core.rob.reads          925091                       # The number of ROB reads (Count)
board.processor.cores9.core.rob.writes         549309                       # The number of ROB writes (Count)
board.processor.cores9.core.thread_0.numInsts        71595                       # Number of Instructions committed (Count)
board.processor.cores9.core.thread_0.numOps       108615                       # Number of Ops committed (Count)
board.processor.cores9.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
