#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Oct 20 16:07:31 2023
# Process ID: 19620
# Current directory: D:/semester/7th sem/davinci/testing/Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26592 D:\semester\7th sem\davinci\testing\Processor\Processor.xpr
# Log file: D:/semester/7th sem/davinci/testing/Processor/vivado.log
# Journal file: D:/semester/7th sem/davinci/testing/Processor\vivado.jou
# Running On: Ganesh, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8341 MB
#-----------------------------------------------------------
start_gui
open_project {D:/semester/7th sem/davinci/testing/Processor/Processor.xpr}
update_compile_order -fileset sources_1
import_files -norecurse {{D:/semester/7th sem/davinci/Processor_MultiCycle/fulladder.v}}
update_compile_order -fileset sources_1
launch_simulation
source TB_Processor.tcl
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files {{D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/TB_Processor.v}}] -no_script -reset -force -quiet
remove_files  {{D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/TB_Processor.v}}
file delete -force {D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/TB_Processor.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property file_type SystemVerilog [get_files  {{D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/control_unit.v}}]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  {{D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Main_Decoder.v}}]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  {{D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/ALU_Decoder.v}}]
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  {{D:/semester/7th sem/davinci/testing/Processor/Processor.srcs/sources_1/imports/Processor_MultiCycle/Instr_Decoder.v}}]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
