
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003582                       # Number of seconds simulated
sim_ticks                                  3582240168                       # Number of ticks simulated
final_tick                               530548603353                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163408                       # Simulator instruction rate (inst/s)
host_op_rate                                   206312                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 289563                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894160                       # Number of bytes of host memory used
host_seconds                                 12371.21                       # Real time elapsed on the host
sim_insts                                  2021552157                       # Number of instructions simulated
sim_ops                                    2552332476                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       197120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        52096                       # Number of bytes read from this memory
system.physmem.bytes_read::total               253056                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       122112                       # Number of bytes written to this memory
system.physmem.bytes_written::total            122112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1540                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          407                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1977                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             954                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  954                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       500246                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55027020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       571709                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14542855                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                70641830                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       500246                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       571709                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1071955                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34088167                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34088167                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34088167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       500246                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55027020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       571709                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14542855                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              104729996                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8590505                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3126163                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2541323                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214647                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1275221                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1212960                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          327542                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9167                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3126497                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17308096                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3126163                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1540502                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3803893                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1147352                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        631165                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1531201                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92477                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8489650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.519924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.309487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4685757     55.19%     55.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          334334      3.94%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269263      3.17%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653068      7.69%     70.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          178090      2.10%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          227568      2.68%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          164586      1.94%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92379      1.09%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1884605     22.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8489650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363909                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.014794                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3272603                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       612785                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3655623                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25267                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        923370                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       533024                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4780                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20688673                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10731                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        923370                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3514267                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         136188                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       122958                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3433525                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       359340                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19950009                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2855                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        147891                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       112259                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          464                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27918801                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93106655                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93106655                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10849491                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4086                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2294                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           991574                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1865657                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       946801                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14819                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       274745                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18850787                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3918                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14948088                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29980                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6543014                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20005966                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          614                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8489650                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.760743                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.889352                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2956357     34.82%     34.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1831734     21.58%     56.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1179721     13.90%     70.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       885204     10.43%     80.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       765814      9.02%     89.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       394789      4.65%     94.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       340435      4.01%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63279      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        72317      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8489650                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87921     70.71%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18480     14.86%     85.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17941     14.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12455015     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212548      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1481352      9.91%     94.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       797520      5.34%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14948088                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.740071                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             124342                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008318                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38540144                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25397789                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14565252                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15072430                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56015                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       742299                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          288                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       244186                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        923370                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          60909                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8309                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18854705                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        41086                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1865657                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       946801                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2266                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7413                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       125647                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       122997                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248644                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14709244                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1391014                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       238840                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2166420                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2075997                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            775406                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.712268                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14575063                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14565252                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9488075                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26797207                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.695506                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354070                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6574052                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214487                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7566280                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623088                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.140500                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2942451     38.89%     38.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2098728     27.74%     66.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       852573     11.27%     77.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479139      6.33%     84.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       391623      5.18%     89.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       156802      2.07%     91.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       187968      2.48%     93.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94829      1.25%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       362167      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7566280                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       362167                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26058905                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38633569                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3989                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 100855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.859051                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.859051                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.164076                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.164076                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66158087                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20128663                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19087948                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8590505                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3246589                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2651753                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       217810                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1378464                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1276938                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          334975                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9569                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3357283                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17634512                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3246589                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1611913                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3823224                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1133259                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        466561                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1635431                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        85858                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8560756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.341460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4737532     55.34%     55.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          314708      3.68%     59.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          471563      5.51%     64.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          324988      3.80%     68.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          226804      2.65%     70.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          221392      2.59%     73.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          134862      1.58%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          285980      3.34%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1842927     21.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8560756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377928                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.052791                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3452535                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       490360                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3651113                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        53287                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        913460                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       544114                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21118562                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1179                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        913460                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3648802                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          51480                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       158944                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3504274                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       283792                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20481134                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        118251                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        96775                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28737863                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95327322                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95327322                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17651826                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11085979                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3684                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1761                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           848170                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1879008                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       957531                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11783                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       290397                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19076712                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3515                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15227392                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30395                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6376098                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19512771                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8560756                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778744                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.917143                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3046857     35.59%     35.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1715916     20.04%     55.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1243434     14.52%     70.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       825248      9.64%     79.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       828183      9.67%     89.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       398877      4.66%     94.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       354856      4.15%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66469      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        80916      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8560756                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          82653     71.05%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16439     14.13%     85.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17238     14.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12737128     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       192194      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1754      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1497547      9.83%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       798769      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15227392                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.772584                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             116330                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007640                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39162264                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25456363                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14804481                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15343722                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        48354                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       731901                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          671                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       227942                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        913460                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26997                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5234                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19080231                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        73617                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1879008                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       957531                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1761                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4487                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       131933                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118903                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250836                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14947070                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1399411                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280321                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2179164                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2123743                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            779753                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.739952                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14810990                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14804481                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9591758                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27252366                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.723354                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351961                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10263521                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12651320                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6428927                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3508                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       219372                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7647296                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.654352                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176422                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2911859     38.08%     38.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2196819     28.73%     66.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       830217     10.86%     77.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       464524      6.07%     83.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       392828      5.14%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       175625      2.30%     91.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       168569      2.20%     93.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       115196      1.51%     94.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       391659      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7647296                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10263521                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12651320                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1876696                       # Number of memory references committed
system.switch_cpus1.commit.loads              1147107                       # Number of loads committed
system.switch_cpus1.commit.membars               1754                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1835522                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11389505                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       261673                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       391659                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26335884                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39074602                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1788                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  29749                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10263521                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12651320                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10263521                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836994                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836994                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.194752                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.194752                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67131144                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20596479                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19408939                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3508                       # number of misc regfile writes
system.l2.replacements                           1977                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1060145                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34745                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.512160                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2402.736251                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.961157                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    783.576234                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.966883                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    206.678170                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          17671.413946                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             24.583810                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          11648.083549                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.073326                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000426                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.023913                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000487                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.006307                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.539289                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000750                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.355471                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         5769                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3027                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8796                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3134                       # number of Writeback hits
system.l2.Writeback_hits::total                  3134                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         5769                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3027                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8796                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         5769                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3027                       # number of overall hits
system.l2.overall_hits::total                    8796                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1540                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          407                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1977                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1540                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          407                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1977                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1540                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          407                       # number of overall misses
system.l2.overall_misses::total                  1977                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       693804                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     70378524                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       759104                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     18281642                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        90113074                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       693804                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     70378524                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       759104                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     18281642                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         90113074                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       693804                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     70378524                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       759104                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     18281642                       # number of overall miss cycles
system.l2.overall_miss_latency::total        90113074                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7309                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3434                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               10773                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3134                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3134                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7309                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3434                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10773                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7309                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3434                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10773                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.210699                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.118521                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.183514                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.210699                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.118521                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.183514                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.210699                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.118521                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.183514                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 49557.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45700.340260                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        47444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44918.039312                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45580.715225                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 49557.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45700.340260                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        47444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44918.039312                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45580.715225                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 49557.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45700.340260                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        47444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44918.039312                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45580.715225                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  954                       # number of writebacks
system.l2.writebacks::total                       954                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1540                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          407                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1977                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1977                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1977                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       614109                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     61517978                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       668857                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     15933056                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     78734000                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       614109                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     61517978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       668857                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     15933056                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     78734000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       614109                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     61517978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       668857                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     15933056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     78734000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.210699                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.118521                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.183514                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.210699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.118521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.183514                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.210699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.118521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.183514                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43864.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39946.738961                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41803.562500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39147.557740                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39824.987355                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 43864.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39946.738961                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41803.562500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39147.557740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39824.987355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 43864.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39946.738961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41803.562500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39147.557740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39824.987355                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.961127                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001538802                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015168.615694                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.961127                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022374                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796412                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1531185                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1531185                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1531185                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1531185                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1531185                       # number of overall hits
system.cpu0.icache.overall_hits::total        1531185                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       883610                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       883610                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       883610                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       883610                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       883610                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       883610                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1531201                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1531201                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1531201                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1531201                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1531201                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1531201                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 55225.625000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55225.625000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 55225.625000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55225.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 55225.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55225.625000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       735474                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       735474                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       735474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       735474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       735474                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       735474                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52533.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52533.857143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52533.857143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52533.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52533.857143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52533.857143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7309                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164720116                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7565                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21773.974356                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.453365                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.546635                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872865                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127135                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1056516                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1056516                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2154                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2154                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1755826                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1755826                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1755826                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1755826                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15720                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15720                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15720                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15720                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15720                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15720                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    467360371                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    467360371                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    467360371                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    467360371                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    467360371                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    467360371                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1072236                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1072236                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1771546                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1771546                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1771546                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1771546                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014661                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014661                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008874                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008874                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008874                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008874                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29730.303499                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29730.303499                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29730.303499                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29730.303499                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29730.303499                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29730.303499                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2125                       # number of writebacks
system.cpu0.dcache.writebacks::total             2125                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8411                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8411                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8411                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8411                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8411                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8411                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7309                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7309                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7309                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7309                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7309                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7309                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    121095590                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    121095590                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    121095590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    121095590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    121095590                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    121095590                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006817                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006817                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004126                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004126                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004126                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004126                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16568.010672                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16568.010672                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16568.010672                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16568.010672                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16568.010672                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16568.010672                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.966850                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002931698                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2170847.831169                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.966850                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025588                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740331                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1635412                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1635412                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1635412                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1635412                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1635412                       # number of overall hits
system.cpu1.icache.overall_hits::total        1635412                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       957371                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       957371                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       957371                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       957371                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       957371                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       957371                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1635431                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1635431                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1635431                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1635431                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1635431                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1635431                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50387.947368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50387.947368                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50387.947368                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50387.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50387.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50387.947368                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       802133                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       802133                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       802133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       802133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       802133                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       802133                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50133.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50133.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50133.312500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50133.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50133.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50133.312500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3434                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148163991                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3690                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              40152.843089                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   215.313750                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    40.686250                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.841069                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.158931                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1064876                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1064876                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       726081                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        726081                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1757                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1757                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1754                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1754                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1790957                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1790957                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1790957                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1790957                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6985                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6985                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6985                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6985                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6985                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6985                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    169318498                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    169318498                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    169318498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    169318498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    169318498                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    169318498                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1071861                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1071861                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       726081                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       726081                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1754                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1754                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1797942                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1797942                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1797942                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1797942                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006517                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006517                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003885                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003885                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003885                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003885                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24240.300358                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24240.300358                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 24240.300358                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24240.300358                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 24240.300358                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24240.300358                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1009                       # number of writebacks
system.cpu1.dcache.writebacks::total             1009                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3551                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3551                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3551                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3551                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3551                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3551                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3434                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3434                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3434                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3434                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3434                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3434                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     44164323                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     44164323                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     44164323                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     44164323                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     44164323                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     44164323                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003204                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003204                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001910                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001910                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001910                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001910                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12860.897787                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12860.897787                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12860.897787                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12860.897787                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12860.897787                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12860.897787                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
