# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../IO_DELAY.srcs/sources_1/bd/PRG_IDELAY/ipshared/c923" --include "../../../../IO_DELAY.srcs/sources_1/bd/PRG_IDELAY/ipshared/ec67/hdl" --include "../../../../IO_DELAY.srcs/sources_1/bd/PRG_IDELAY/ipshared/8c62/hdl" --include "../../../../IO_DELAY.srcs/sources_1/bd/IO_DELAY/ipshared/c923" --include "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../IO_DELAY.srcs/sources_1/bd/IO_DELAY/ip/IO_DELAY_clk_wiz_0_0/IO_DELAY_clk_wiz_0_0_clk_wiz.v" \
"../../../../IO_DELAY.srcs/sources_1/bd/IO_DELAY/ip/IO_DELAY_clk_wiz_0_0/IO_DELAY_clk_wiz_0_0.v" \
"../../../../IO_DELAY.srcs/sources_1/bd/IO_DELAY/ip/IO_DELAY_xlconstant_0_0/sim/IO_DELAY_xlconstant_0_0.v" \
"../../../../IO_DELAY.srcs/sources_1/bd/IO_DELAY/ip/IO_DELAY_xlconstant_1_0/sim/IO_DELAY_xlconstant_1_0.v" \
"../../../../IO_DELAY.srcs/sources_1/bd/IO_DELAY/ip/IO_DELAY_xlconstant_2_0/sim/IO_DELAY_xlconstant_2_0.v" \
"../../../../IO_DELAY.srcs/sources_1/bd/IO_DELAY/ip/IO_DELAY_xlconstant_1_1/sim/IO_DELAY_xlconstant_1_1.v" \
"../../../../IO_DELAY.srcs/sources_1/bd/IO_DELAY/ip/IO_DELAY_xlconstant_3_0/sim/IO_DELAY_xlconstant_3_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
