# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../rtl_model_cpu.srcs/sources_1/new/DFlipFlop.vhd" \
"../../../../rtl_model_cpu.srcs/sim_1/new/DFlipFlop_TestBench.vhd" \

# Do not sort compile order
nosort
