#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Fri Apr 17 16:21:20 2015
# Process ID: 5908
# Log file: C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/synth_1/top_level.vds
# Journal file: C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_level.tcl
# set_param general.maxThreads 8
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# add_files {{C:/Users/cdaffron/Documents/ECE 551/final/jacob/sources/coe files/mat_5kHz_int16_2048samples.coe}}
# add_files -quiet {{C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp}}
# set_property used_in_implementation false [get_files {{C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp}}]
# add_files -quiet {{C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp}}
# set_property used_in_implementation false [get_files {{C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp}}]
# add_files -quiet {{C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/xfft_0_synth_1/xfft_0.dcp}}
# set_property used_in_implementation false [get_files {{C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/xfft_0_synth_1/xfft_0.dcp}}]
# add_files -quiet {{C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp}}
# set_property used_in_implementation false [get_files {{C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp}}]
# add_files -quiet {{C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/vio_0_synth_1/vio_0.dcp}}
# set_property used_in_implementation false [get_files {{C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/vio_0_synth_1/vio_0.dcp}}]
# add_files -quiet {{C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/mult_gen_0_synth_1/mult_gen_0.dcp}}
# set_property used_in_implementation false [get_files {{C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/mult_gen_0_synth_1/mult_gen_0.dcp}}]
# add_files -quiet {{C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/c_addsub_0_synth_1/c_addsub_0.dcp}}
# set_property used_in_implementation false [get_files {{C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/c_addsub_0_synth_1/c_addsub_0.dcp}}]
# add_files -quiet {{C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/cordic_0_synth_1/cordic_0.dcp}}
# set_property used_in_implementation false [get_files {{C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/cordic_0_synth_1/cordic_0.dcp}}]
# read_vhdl -library xil_defaultlib {
#   {C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd}
#   {C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/type_pkg.vhd}
#   {C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd}
#   {C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd}
#   {C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/adc_fft_to_pc/adc_fft_fsmV3_noUART.vhd}
#   {C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/new/top_level.vhd}
# }
# read_xdc {{C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc}}
# set_property used_in_implementation false [get_files {{C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc}}]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir {C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.cache/wt} [current_project]
# set_property parent.project_dir {C:/Users/cdaffron/Documents/ECE 551/final/top_level_project} [current_project]
# catch { write_hwdef -file top_level.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 228.852 ; gain = 97.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/new/top_level.vhd:47]
INFO: [Synth 8-3491] module 'disp_draw' declared at 'C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:42' bound to instance 'disp_draw_inst' of component 'disp_draw' [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/new/top_level.vhd:99]
INFO: [Synth 8-638] synthesizing module 'disp_draw' [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:58]
INFO: [Synth 8-3491] module 'averager' declared at 'C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd:39' bound to instance 'avg_inst' of component 'averager' [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:250]
INFO: [Synth 8-638] synthesizing module 'averager' [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'averager' (1#1) [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/averager/averager.srcs/sources_1/new/averager.vhd:111]
INFO: [Synth 8-3491] module 'magnitude' declared at 'C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:34' bound to instance 'mag_inst' of component 'magnitude' [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:321]
INFO: [Synth 8-638] synthesizing module 'magnitude' [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:47]
INFO: [Synth 8-637] synthesizing blackbox instance 'realSquare' of component 'mult_gen_0' [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:139]
INFO: [Synth 8-637] synthesizing blackbox instance 'imagSquare' of component 'mult_gen_0' [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:147]
INFO: [Synth 8-637] synthesizing blackbox instance 'sumOfSquares' of component 'c_addsub_0' [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:155]
INFO: [Synth 8-637] synthesizing blackbox instance 'magSqRt' of component 'cordic_0' [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'magnitude' (2#1) [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/magnitude/magnitude.srcs/sources_1/new/magnitude.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'disp_draw' (3#1) [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/chris/disp_draw/disp_draw.srcs/sources_1/new/disp_draw.vhd:58]
INFO: [Synth 8-638] synthesizing module 'adc_fft_fsmV3' [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/adc_fft_to_pc/adc_fft_fsmV3_noUART.vhd:63]
	Parameter clk_rate bound to: 100 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = true [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/adc_fft_to_pc/adc_fft_fsmV3_noUART.vhd:66]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/adc_fft_to_pc/adc_fft_fsmV3_noUART.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'adc_fft_fsmV3' (4#1) [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/imports/adc_fft_to_pc/adc_fft_fsmV3_noUART.vhd:63]
INFO: [Synth 8-638] synthesizing module 'xfft_0' [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/synth_1/.Xil/Vivado-5908-COM1599/realtime/xfft_0_stub.vhdl:35]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/synth_1/.Xil/Vivado-5908-COM1599/realtime/blk_mem_gen_0_stub.vhdl:18]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/synth_1/.Xil/Vivado-5908-COM1599/realtime/blk_mem_gen_1_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/synth_1/.Xil/Vivado-5908-COM1599/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/synth_1/.Xil/Vivado-5908-COM1599/realtime/vio_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'top_level' (5#1) [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/sources_1/new/top_level.vhd:47]
WARNING: [Synth 8-3331] design top_level has unconnected port din[15]
WARNING: [Synth 8-3331] design top_level has unconnected port din[14]
WARNING: [Synth 8-3331] design top_level has unconnected port din[13]
WARNING: [Synth 8-3331] design top_level has unconnected port din[12]
WARNING: [Synth 8-3331] design top_level has unconnected port din[11]
WARNING: [Synth 8-3331] design top_level has unconnected port din[10]
WARNING: [Synth 8-3331] design top_level has unconnected port din[9]
WARNING: [Synth 8-3331] design top_level has unconnected port din[8]
WARNING: [Synth 8-3331] design top_level has unconnected port din[7]
WARNING: [Synth 8-3331] design top_level has unconnected port din[6]
WARNING: [Synth 8-3331] design top_level has unconnected port din[5]
WARNING: [Synth 8-3331] design top_level has unconnected port din[4]
WARNING: [Synth 8-3331] design top_level has unconnected port din[3]
WARNING: [Synth 8-3331] design top_level has unconnected port din[2]
WARNING: [Synth 8-3331] design top_level has unconnected port din[1]
WARNING: [Synth 8-3331] design top_level has unconnected port din[0]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[15]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[14]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 309.543 ; gain = 177.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/synth_1/.Xil/Vivado-5908-COM1599/dcp_4/clk_wiz_0_in_context.xdc] for cell 'clk_debug'
Finished Parsing XDC File [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/synth_1/.Xil/Vivado-5908-COM1599/dcp_4/clk_wiz_0_in_context.xdc] for cell 'clk_debug'
Parsing XDC File [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.srcs/constrs_1/imports/lab2/Nexys4_Master.xdc]
Parsing XDC File [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 529.406 ; gain = 397.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE for clk. (constraint file  {C:/Users/cdaffron/Documents/ECE 551/final/top_level_project/top_level_project.runs/synth_1/dont_buffer.xdc}, line 11).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 529.406 ; gain = 397.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 529.406 ; gain = 397.707
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_curr_reg' in module 'disp_draw'
INFO: [Synth 8-3354] encoded FSM with state register 's_curr_reg' using encoding 'one-hot' in module 'disp_draw'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	  33 Input     16 Bit       Adders := 1     
	  17 Input     16 Bit       Adders := 1     
	  16 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 134   
	               13 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 130   
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	  23 Input     18 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 64    
	   3 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	  18 Input     10 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	  18 Input      2 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 333   
	  11 Input      1 Bit        Muxes := 2     
	  18 Input      1 Bit        Muxes := 139   
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 206   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module averager 
Detailed RTL Component Info : 
+---Adders : 
	  33 Input     16 Bit       Adders := 1     
	  17 Input     16 Bit       Adders := 1     
	  16 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module magnitude 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 12    
	                1 Bit    Registers := 3     
Module disp_draw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 130   
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 130   
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  23 Input     18 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 64    
	  18 Input     10 Bit        Muxes := 1     
	  18 Input      8 Bit        Muxes := 2     
	  18 Input      5 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 139   
	   2 Input      1 Bit        Muxes := 324   
	   3 Input      1 Bit        Muxes := 205   
Module adc_fft_fsmV3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 4     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  12 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 529.406 ; gain = 397.707
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top_level has unconnected port din[15]
WARNING: [Synth 8-3331] design top_level has unconnected port din[14]
WARNING: [Synth 8-3331] design top_level has unconnected port din[13]
WARNING: [Synth 8-3331] design top_level has unconnected port din[12]
WARNING: [Synth 8-3331] design top_level has unconnected port din[11]
WARNING: [Synth 8-3331] design top_level has unconnected port din[10]
WARNING: [Synth 8-3331] design top_level has unconnected port din[9]
WARNING: [Synth 8-3331] design top_level has unconnected port din[8]
WARNING: [Synth 8-3331] design top_level has unconnected port din[7]
WARNING: [Synth 8-3331] design top_level has unconnected port din[6]
WARNING: [Synth 8-3331] design top_level has unconnected port din[5]
WARNING: [Synth 8-3331] design top_level has unconnected port din[4]
WARNING: [Synth 8-3331] design top_level has unconnected port din[3]
WARNING: [Synth 8-3331] design top_level has unconnected port din[2]
WARNING: [Synth 8-3331] design top_level has unconnected port din[1]
WARNING: [Synth 8-3331] design top_level has unconnected port din[0]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[15]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[14]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[7]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[6]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[5]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[4]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[3]
WARNING: [Synth 8-3331] design top_level has unconnected port sw[2]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 529.406 ; gain = 397.707
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 529.406 ; gain = 397.707
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_fsm/ram1_rst_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_fsm/fft_config_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fft_fsm/m_axis_data_tready_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_fsm/s_axis_config_tdata_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fft_fsm/s_axis_config_tdata_reg[7] )
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/ram1_rst_reg ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/ram2_rst_reg ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/ram2_addra_s_reg[12] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/ram2_addra_s_reg[11] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/ram2_addra_s_reg[10] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/s_axis_config_tdata_reg[15] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/s_axis_config_tdata_reg[14] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/s_axis_config_tdata_reg[13] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/s_axis_config_tdata_reg[12] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/s_axis_config_tdata_reg[11] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/s_axis_config_tdata_reg[10] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/s_axis_config_tdata_reg[9] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/s_axis_config_tdata_reg[7] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/s_axis_config_tdata_reg[6] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/s_axis_config_tdata_reg[5] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/s_axis_config_tdata_reg[4] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/s_axis_config_tdata_reg[3] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/s_axis_config_tdata_reg[2] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/s_axis_config_tdata_reg[1] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/s_axis_config_tdata_reg[0] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/m_axis_data_tready_reg ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/fft_config_reg[7] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/fft_config_reg[6] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/fft_config_reg[5] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/fft_config_reg[4] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/fft_config_reg[3] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/fft_config_reg[2] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/fft_config_reg[1] ) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (\fft_fsm/fft_config_reg[0] ) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 554.242 ; gain = 422.543
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 554.242 ; gain = 422.543
Finished Parallel Section  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 554.242 ; gain = 422.543
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 597.281 ; gain = 465.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 603.227 ; gain = 471.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 646.195 ; gain = 514.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 646.195 ; gain = 514.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 646.195 ; gain = 514.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 646.195 ; gain = 514.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | disp_draw_inst/mag_inst/barNumOut_reg[5] | 12     | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top_level   | disp_draw_inst/mag_inst/inValidPipe3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xfft_0        |         1|
|2     |blk_mem_gen_0 |         1|
|3     |blk_mem_gen_1 |         1|
|4     |clk_wiz_0     |         1|
|5     |vio_0         |         1|
|6     |mult_gen_0    |         2|
|7     |c_addsub_0    |         1|
|8     |cordic_0      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |blk_mem_gen_0     |     1|
|2     |blk_mem_gen_1     |     1|
|3     |c_addsub_0_bbox   |     1|
|4     |clk_wiz_0         |     1|
|5     |cordic_0_bbox     |     1|
|6     |mult_gen_0_bbox   |     1|
|7     |mult_gen_0_bbox_0 |     1|
|8     |vio_0             |     1|
|9     |xfft_0            |     1|
|10    |BUFG              |     1|
|11    |CARRY4            |   142|
|12    |LUT1              |    51|
|13    |LUT2              |    33|
|14    |LUT3              |  1470|
|15    |LUT4              |   447|
|16    |LUT5              |   203|
|17    |LUT6              |   287|
|18    |SRL16E            |     7|
|19    |FDCE              |    47|
|20    |FDPE              |     1|
|21    |FDRE              |  3221|
|22    |FDSE              |    10|
|23    |IBUF              |     3|
|24    |OBUF              |     1|
+------+------------------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |  6158|
|2     |  disp_draw_inst |disp_draw     |  5722|
|3     |    avg_inst     |averager      |   583|
|4     |    mag_inst     |magnitude     |   236|
|5     |  fft_fsm        |adc_fft_fsmV3 |   230|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 646.195 ; gain = 514.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 646.195 ; gain = 514.496
INFO: [Netlist 29-17] Analyzing 145 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_level' is not ideal for floorplanning, since the cellview 'disp_draw' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 646.195 ; gain = 461.859
# write_checkpoint top_level.dcp
# report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 646.195 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 17 16:22:22 2015...
