m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/86151/Desktop/auido_fft_fir/audio_fft_fir_hdmi/src/UDP/udp/udp_pre_prj/pango_sim_libraries
vUi5Saf10Xg76FwfIWonEjg==
Z0 !s10a 1657559192
Z1 !s110 1713768098
!i10b 0
!s100 6]TkgfIEL<h_=UNfASzBE0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I0OKZ4:I3AJ<l3D4co;Qo;3
!i119 1
!i8a 223813760
Z3 dD:/fpga_competition/FPGA_competition/ziguangtongchuang_file/MES50HP_v3/set_up/set_up_file/PDS_2022.1/arch/vendor/pango/verilog/simulation/modelsim10.2c
Z4 w1713768098
8./iserdes_e1_source_codes/int_iserdes_e1.vp
F./iserdes_e1_source_codes/int_iserdes_e1.vp
!i122 0
Z5 L0 23 1
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OL;L;2020.4;71
r1
!s85 0
31
Z8 !s108 1713768098.000000
Z9 !s107 ./iserdes_e1_source_codes/int_iserdes_e1.vp|./iserdes_e1_source_codes/int_iserdes_e1_7km.vp|
Z10 !s90 -incr|-f|./filelist_iserdes_e1_gtp.f|-work|iserdes_e1|
!i113 0
Z11 o-work iserdes_e1 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z12 tCvgOpt 0
nd0a9b41
vAWUCz11K9O/ReJpH3/hHcDLTvHbLTEMUVuLfEGb2J8s=
R0
R1
!i10b 0
!s100 =Eo^n8`9S[@lSYNIHSNbQ3
R2
Ihzh<3eAaa]SL:jLXd2ziX1
!i119 1
!i8a 1336086784
R3
R4
8./iserdes_e1_source_codes/int_iserdes_e1_7km.vp
F./iserdes_e1_source_codes/int_iserdes_e1_7km.vp
!i122 0
R5
R6
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
nb4c288d
