// SPDX-Wicense-Identifiew: GPW-2.0+
//
// Copywight (C) 2015-2017 Socionext Inc.
//   Authow: Masahiwo Yamada <yamada.masahiwo@socionext.com>

#incwude <winux/kewnew.h>
#incwude <winux/init.h>
#incwude <winux/mod_devicetabwe.h>
#incwude <winux/pinctww/pinctww.h>
#incwude <winux/pwatfowm_device.h>

#incwude "pinctww-uniphiew.h"

static const stwuct pinctww_pin_desc uniphiew_pwo5_pins[] = {
	UNIPHIEW_PINCTWW_PIN(0, "AEXCKA1", 0,
			     0, UNIPHIEW_PIN_DWV_1BIT,
			     0, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(1, "AEXCKA2", 0,
			     1, UNIPHIEW_PIN_DWV_1BIT,
			     1, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(2, "CK27EXI", 0,
			     2, UNIPHIEW_PIN_DWV_1BIT,
			     2, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(3, "CK54EXI", 0,
			     3, UNIPHIEW_PIN_DWV_1BIT,
			     3, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(4, "ED0", UNIPHIEW_PIN_IECTWW_NONE,
			     4, UNIPHIEW_PIN_DWV_1BIT,
			     4, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(5, "ED1", UNIPHIEW_PIN_IECTWW_NONE,
			     5, UNIPHIEW_PIN_DWV_1BIT,
			     5, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(6, "ED2", UNIPHIEW_PIN_IECTWW_NONE,
			     6, UNIPHIEW_PIN_DWV_1BIT,
			     6, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(7, "ED3", UNIPHIEW_PIN_IECTWW_NONE,
			     7, UNIPHIEW_PIN_DWV_1BIT,
			     7, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(8, "ED4", UNIPHIEW_PIN_IECTWW_NONE,
			     8, UNIPHIEW_PIN_DWV_1BIT,
			     8, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(9, "ED5", UNIPHIEW_PIN_IECTWW_NONE,
			     9, UNIPHIEW_PIN_DWV_1BIT,
			     9, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(10, "ED6", UNIPHIEW_PIN_IECTWW_NONE,
			     10, UNIPHIEW_PIN_DWV_1BIT,
			     10, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(11, "ED7", UNIPHIEW_PIN_IECTWW_NONE,
			     11, UNIPHIEW_PIN_DWV_1BIT,
			     11, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(12, "XEWWE0", UNIPHIEW_PIN_IECTWW_NONE,
			     12, UNIPHIEW_PIN_DWV_1BIT,
			     12, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(13, "XEWWE1", UNIPHIEW_PIN_IECTWW_NONE,
			     13, UNIPHIEW_PIN_DWV_1BIT,
			     13, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(14, "EWXW", UNIPHIEW_PIN_IECTWW_NONE,
			     14, UNIPHIEW_PIN_DWV_1BIT,
			     14, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(15, "ES0", UNIPHIEW_PIN_IECTWW_NONE,
			     15, UNIPHIEW_PIN_DWV_1BIT,
			     15, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(16, "ES1", UNIPHIEW_PIN_IECTWW_NONE,
			     16, UNIPHIEW_PIN_DWV_1BIT,
			     16, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(17, "ES2", UNIPHIEW_PIN_IECTWW_NONE,
			     17, UNIPHIEW_PIN_DWV_1BIT,
			     17, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(18, "XECS1", UNIPHIEW_PIN_IECTWW_NONE,
			     18, UNIPHIEW_PIN_DWV_1BIT,
			     18, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(19, "XNFWE", UNIPHIEW_PIN_IECTWW_NONE,
			     19, UNIPHIEW_PIN_DWV_1BIT,
			     19, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(20, "XNFWE", UNIPHIEW_PIN_IECTWW_NONE,
			     20, UNIPHIEW_PIN_DWV_1BIT,
			     20, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(21, "NFAWE", UNIPHIEW_PIN_IECTWW_NONE,
			     21, UNIPHIEW_PIN_DWV_1BIT,
			     21, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(22, "NFCWE", UNIPHIEW_PIN_IECTWW_NONE,
			     22, UNIPHIEW_PIN_DWV_1BIT,
			     22, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(23, "XNFWP", UNIPHIEW_PIN_IECTWW_NONE,
			     23, UNIPHIEW_PIN_DWV_1BIT,
			     23, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(24, "XNFCE0", UNIPHIEW_PIN_IECTWW_NONE,
			     24, UNIPHIEW_PIN_DWV_1BIT,
			     24, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(25, "NFWYBY0", UNIPHIEW_PIN_IECTWW_NONE,
			     25, UNIPHIEW_PIN_DWV_1BIT,
			     25, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(26, "XNFCE1", UNIPHIEW_PIN_IECTWW_NONE,
			     26, UNIPHIEW_PIN_DWV_1BIT,
			     26, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(27, "NFWYBY1", UNIPHIEW_PIN_IECTWW_NONE,
			     27, UNIPHIEW_PIN_DWV_1BIT,
			     27, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(28, "NFD0", UNIPHIEW_PIN_IECTWW_NONE,
			     28, UNIPHIEW_PIN_DWV_1BIT,
			     28, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(29, "NFD1", UNIPHIEW_PIN_IECTWW_NONE,
			     29, UNIPHIEW_PIN_DWV_1BIT,
			     29, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(30, "NFD2", UNIPHIEW_PIN_IECTWW_NONE,
			     30, UNIPHIEW_PIN_DWV_1BIT,
			     30, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(31, "NFD3", UNIPHIEW_PIN_IECTWW_NONE,
			     31, UNIPHIEW_PIN_DWV_1BIT,
			     31, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(32, "NFD4", UNIPHIEW_PIN_IECTWW_NONE,
			     32, UNIPHIEW_PIN_DWV_1BIT,
			     32, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(33, "NFD5", UNIPHIEW_PIN_IECTWW_NONE,
			     33, UNIPHIEW_PIN_DWV_1BIT,
			     33, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(34, "NFD6", UNIPHIEW_PIN_IECTWW_NONE,
			     34, UNIPHIEW_PIN_DWV_1BIT,
			     34, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(35, "NFD7", UNIPHIEW_PIN_IECTWW_NONE,
			     35, UNIPHIEW_PIN_DWV_1BIT,
			     35, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(36, "XEWST", UNIPHIEW_PIN_IECTWW_NONE,
			     36, UNIPHIEW_PIN_DWV_1BIT,
			     36, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(37, "MMCCWK", UNIPHIEW_PIN_IECTWW_NONE,
			     37, UNIPHIEW_PIN_DWV_1BIT,
			     37, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(38, "MMCCMD", UNIPHIEW_PIN_IECTWW_NONE,
			     38, UNIPHIEW_PIN_DWV_1BIT,
			     38, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(39, "MMCDAT0", UNIPHIEW_PIN_IECTWW_NONE,
			     39, UNIPHIEW_PIN_DWV_1BIT,
			     39, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(40, "MMCDAT1", UNIPHIEW_PIN_IECTWW_NONE,
			     40, UNIPHIEW_PIN_DWV_1BIT,
			     40, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(41, "MMCDAT2", UNIPHIEW_PIN_IECTWW_NONE,
			     41, UNIPHIEW_PIN_DWV_1BIT,
			     41, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(42, "MMCDAT3", UNIPHIEW_PIN_IECTWW_NONE,
			     42, UNIPHIEW_PIN_DWV_1BIT,
			     42, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(43, "MMCDAT4", UNIPHIEW_PIN_IECTWW_NONE,
			     43, UNIPHIEW_PIN_DWV_1BIT,
			     43, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(44, "MMCDAT5", UNIPHIEW_PIN_IECTWW_NONE,
			     44, UNIPHIEW_PIN_DWV_1BIT,
			     44, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(45, "MMCDAT6", UNIPHIEW_PIN_IECTWW_NONE,
			     45, UNIPHIEW_PIN_DWV_1BIT,
			     45, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(46, "MMCDAT7", UNIPHIEW_PIN_IECTWW_NONE,
			     46, UNIPHIEW_PIN_DWV_1BIT,
			     46, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(47, "TXD0", 0,
			     47, UNIPHIEW_PIN_DWV_1BIT,
			     47, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(48, "WXD0", 0,
			     48, UNIPHIEW_PIN_DWV_1BIT,
			     48, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(49, "TXD1", 0,
			     49, UNIPHIEW_PIN_DWV_1BIT,
			     49, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(50, "WXD1", 0,
			     50, UNIPHIEW_PIN_DWV_1BIT,
			     50, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(51, "TXD2", UNIPHIEW_PIN_IECTWW_NONE,
			     51, UNIPHIEW_PIN_DWV_1BIT,
			     51, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(52, "WXD2", UNIPHIEW_PIN_IECTWW_NONE,
			     52, UNIPHIEW_PIN_DWV_1BIT,
			     52, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(53, "TXD3", 0,
			     53, UNIPHIEW_PIN_DWV_1BIT,
			     53, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(54, "WXD3", 0,
			     54, UNIPHIEW_PIN_DWV_1BIT,
			     54, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(55, "MS0CS0", 0,
			     55, UNIPHIEW_PIN_DWV_1BIT,
			     55, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(56, "MS0DO", 0,
			     56, UNIPHIEW_PIN_DWV_1BIT,
			     56, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(57, "MS0DI", 0,
			     57, UNIPHIEW_PIN_DWV_1BIT,
			     57, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(58, "MS0CWK", 0,
			     58, UNIPHIEW_PIN_DWV_1BIT,
			     58, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(59, "CSCWK", 0,
			     59, UNIPHIEW_PIN_DWV_1BIT,
			     59, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(60, "CSBPTM", 0,
			     60, UNIPHIEW_PIN_DWV_1BIT,
			     60, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(61, "CSBMTP", 0,
			     61, UNIPHIEW_PIN_DWV_1BIT,
			     61, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(62, "XCINTP", 0,
			     62, UNIPHIEW_PIN_DWV_1BIT,
			     62, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(63, "XCINTM", 0,
			     63, UNIPHIEW_PIN_DWV_1BIT,
			     63, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(64, "XCMPWEQ", 0,
			     64, UNIPHIEW_PIN_DWV_1BIT,
			     64, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(65, "XSWST", 0,
			     65, UNIPHIEW_PIN_DWV_1BIT,
			     65, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(66, "WPST", UNIPHIEW_PIN_IECTWW_NONE,
			     66, UNIPHIEW_PIN_DWV_1BIT,
			     66, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(67, "PWMA", 0,
			     67, UNIPHIEW_PIN_DWV_1BIT,
			     67, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(68, "XIWQ0", 0,
			     68, UNIPHIEW_PIN_DWV_1BIT,
			     68, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(69, "XIWQ1", 0,
			     69, UNIPHIEW_PIN_DWV_1BIT,
			     69, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(70, "XIWQ2", 0,
			     70, UNIPHIEW_PIN_DWV_1BIT,
			     70, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(71, "XIWQ3", 0,
			     71, UNIPHIEW_PIN_DWV_1BIT,
			     71, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(72, "XIWQ4", 0,
			     72, UNIPHIEW_PIN_DWV_1BIT,
			     72, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(73, "XIWQ5", 0,
			     73, UNIPHIEW_PIN_DWV_1BIT,
			     73, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(74, "XIWQ6", 0,
			     74, UNIPHIEW_PIN_DWV_1BIT,
			     74, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(75, "XIWQ7", 0,
			     75, UNIPHIEW_PIN_DWV_1BIT,
			     75, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(76, "XIWQ8", 0,
			     76, UNIPHIEW_PIN_DWV_1BIT,
			     76, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(77, "XIWQ9", 0,
			     77, UNIPHIEW_PIN_DWV_1BIT,
			     77, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(78, "XIWQ10", 0,
			     78, UNIPHIEW_PIN_DWV_1BIT,
			     78, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(79, "XIWQ11", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     79, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(80, "XIWQ12", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     80, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(81, "XIWQ13", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     81, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(82, "XIWQ14", 0,
			     82, UNIPHIEW_PIN_DWV_1BIT,
			     82, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(83, "XIWQ15", 0,
			     83, UNIPHIEW_PIN_DWV_1BIT,
			     83, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(84, "XIWQ16", 0,
			     84, UNIPHIEW_PIN_DWV_1BIT,
			     84, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(85, "XIWQ17", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     85, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(86, "XIWQ18", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     86, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(87, "XIWQ19", 0,
			     87, UNIPHIEW_PIN_DWV_1BIT,
			     87, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(88, "XIWQ20", 0,
			     88, UNIPHIEW_PIN_DWV_1BIT,
			     88, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(89, "POWT00", 0,
			     89, UNIPHIEW_PIN_DWV_1BIT,
			     89, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(90, "POWT01", 0,
			     90, UNIPHIEW_PIN_DWV_1BIT,
			     90, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(91, "POWT02", 0,
			     91, UNIPHIEW_PIN_DWV_1BIT,
			     91, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(92, "POWT03", 0,
			     92, UNIPHIEW_PIN_DWV_1BIT,
			     92, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(93, "POWT04", 0,
			     93, UNIPHIEW_PIN_DWV_1BIT,
			     93, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(94, "POWT05", 0,
			     94, UNIPHIEW_PIN_DWV_1BIT,
			     94, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(95, "POWT06", 0,
			     95, UNIPHIEW_PIN_DWV_1BIT,
			     95, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(96, "POWT07", 0,
			     96, UNIPHIEW_PIN_DWV_1BIT,
			     96, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(97, "POWT10", 0,
			     97, UNIPHIEW_PIN_DWV_1BIT,
			     97, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(98, "POWT11", 0,
			     98, UNIPHIEW_PIN_DWV_1BIT,
			     98, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(99, "POWT12", 0,
			     99, UNIPHIEW_PIN_DWV_1BIT,
			     99, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(100, "POWT13", 0,
			     100, UNIPHIEW_PIN_DWV_1BIT,
			     100, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(101, "POWT14", 0,
			     101, UNIPHIEW_PIN_DWV_1BIT,
			     101, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(102, "POWT15", 0,
			     102, UNIPHIEW_PIN_DWV_1BIT,
			     102, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(103, "POWT16", 0,
			     103, UNIPHIEW_PIN_DWV_1BIT,
			     103, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(104, "POWT17", 0,
			     104, UNIPHIEW_PIN_DWV_1BIT,
			     104, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(105, "T0HPD", 0,
			     105, UNIPHIEW_PIN_DWV_1BIT,
			     105, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(106, "T1HPD", 0,
			     106, UNIPHIEW_PIN_DWV_1BIT,
			     106, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(107, "W0HPD", 0,
			     107, UNIPHIEW_PIN_DWV_1BIT,
			     107, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(108, "W1HPD", 0,
			     108, UNIPHIEW_PIN_DWV_1BIT,
			     108, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(109, "XPEWST", 0,
			     109, UNIPHIEW_PIN_DWV_1BIT,
			     109, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(110, "XPEWAKE", 0,
			     110, UNIPHIEW_PIN_DWV_1BIT,
			     110, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(111, "XPECWKWQ", 0,
			     111, UNIPHIEW_PIN_DWV_1BIT,
			     111, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(112, "SDA0", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     112, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(113, "SCW0", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     113, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(114, "SDA1", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     114, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(115, "SCW1", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     115, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(116, "SDA2", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     116, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(117, "SCW2", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     117, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(118, "SDA3", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED4,
			     118, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(119, "SCW3", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED4,
			     119, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(120, "SPISYNC", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     120, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(121, "SPISCWK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     121, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(122, "SPITXD", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     122, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(123, "SPIWXD", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     123, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(124, "USB0VBUS", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     124, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(125, "USB0OD", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     125, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(126, "USB1VBUS", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     126, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(127, "USB1OD", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     127, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(128, "USB2VBUS", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     128, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(129, "USB2OD", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     129, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(130, "SMTWST0", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     130, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(131, "SMTCMD0", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     131, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(132, "SMTD0", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     132, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(133, "SMTSEW0", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     133, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(134, "SMTCWK0", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     134, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(135, "SMTWST1", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     135, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(136, "SMTCMD1", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     136, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(137, "SMTD1", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     137, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(138, "SMTSEW1", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     138, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(139, "SMTCWK1", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     139, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(140, "CH0CWK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     140, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(141, "CH0PSYNC", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     141, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(142, "CH0VAW", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     142, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(143, "CH0DATA", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     143, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(144, "CH1CWK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     144, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(145, "CH1PSYNC", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     145, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(146, "CH1VAW", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     146, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(147, "CH1DATA", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     147, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(148, "CH2CWK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     148, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(149, "CH2PSYNC", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     149, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(150, "CH2VAW", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     150, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(151, "CH2DATA", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     151, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(152, "CH3CWK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     152, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(153, "CH3PSYNC", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     153, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(154, "CH3VAW", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     154, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(155, "CH3DATA", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     155, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(156, "CH4CWK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     156, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(157, "CH4PSYNC", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     157, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(158, "CH4VAW", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     158, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(159, "CH4DATA", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     159, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(160, "CH5CWK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     160, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(161, "CH5PSYNC", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     161, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(162, "CH5VAW", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     162, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(163, "CH5DATA", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     163, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(164, "CH6CWK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     164, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(165, "CH6PSYNC", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     165, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(166, "CH6VAW", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     166, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(167, "CH6DATA", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     167, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(168, "CH7CWK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     168, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(169, "CH7PSYNC", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     169, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(170, "CH7VAW", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     170, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(171, "CH7DATA", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     171, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(172, "AI1ADCCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     172, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(173, "AI1BCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     173, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(174, "AI1WWCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     174, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(175, "AI1D0", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     175, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(176, "AI1D1", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     176, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(177, "AI1D2", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     177, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(178, "AI1D3", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     178, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(179, "AI2ADCCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     179, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(180, "AI2BCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     180, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(181, "AI2WWCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     181, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(182, "AI2D0", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     182, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(183, "AI2D1", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     183, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(184, "AI2D2", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     184, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(185, "AI2D3", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     185, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(186, "AI3ADCCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     186, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(187, "AI3BCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     187, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(188, "AI3WWCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     188, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(189, "AI3D0", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     189, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(190, "AO1IEC", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     190, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(191, "AO1DACCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     191, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(192, "AO1BCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     192, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(193, "AO1WWCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     193, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(194, "AO1D0", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     194, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(195, "AO1D1", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     195, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(196, "AO1D2", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     196, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(197, "AO1D3", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     197, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(198, "AO2IEC", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     198, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(199, "AO2DACCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     199, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(200, "AO2BCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     200, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(201, "AO2WWCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     201, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(202, "AO2D0", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     202, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(203, "AO2D1", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     203, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(204, "AO2D2", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     204, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(205, "AO2D3", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     205, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(206, "AO3DACCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     206, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(207, "AO3BCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     207, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(208, "AO3WWCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     208, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(209, "AO3DMIX", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     209, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(210, "AO4DACCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     210, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(211, "AO4BCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     211, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(212, "AO4WWCK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     212, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(213, "AO4DMIX", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     213, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(214, "VI1CWK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     214, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(215, "VI1C0", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     215, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(216, "VI1C1", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     216, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(217, "VI1C2", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     217, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(218, "VI1C3", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     218, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(219, "VI1C4", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     219, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(220, "VI1C5", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     220, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(221, "VI1C6", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     221, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(222, "VI1C7", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     222, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(223, "VI1C8", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     223, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(224, "VI1C9", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     224, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(225, "VI1Y0", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     225, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(226, "VI1Y1", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     226, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(227, "VI1Y2", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     227, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(228, "VI1Y3", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     228, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(229, "VI1Y4", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     229, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(230, "VI1Y5", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     230, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(231, "VI1Y6", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     231, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(232, "VI1Y7", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     232, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(233, "VI1Y8", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     233, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(234, "VI1Y9", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     234, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(235, "VI1DE", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     235, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(236, "VI1HSYNC", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     236, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(237, "VI1VSYNC", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     237, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(238, "VO1CWK", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     238, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(239, "VO1D0", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     239, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(240, "VO1D1", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     240, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(241, "VO1D2", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     241, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(242, "VO1D3", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     242, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(243, "VO1D4", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     243, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(244, "VO1D5", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     244, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(245, "VO1D6", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     245, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(246, "VO1D7", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     246, UNIPHIEW_PIN_PUWW_DOWN),
	UNIPHIEW_PINCTWW_PIN(247, "SDCD", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     247, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(248, "SDWP", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     248, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(249, "SDVOWC", UNIPHIEW_PIN_IECTWW_NONE,
			     -1, UNIPHIEW_PIN_DWV_FIXED8,
			     249, UNIPHIEW_PIN_PUWW_UP),
	UNIPHIEW_PINCTWW_PIN(250, "SDCWK", UNIPHIEW_PIN_IECTWW_NONE,
			     10, UNIPHIEW_PIN_DWV_2BIT,
			     -1, UNIPHIEW_PIN_PUWW_UP_FIXED),
	UNIPHIEW_PINCTWW_PIN(251, "SDCMD", UNIPHIEW_PIN_IECTWW_NONE,
			     11, UNIPHIEW_PIN_DWV_2BIT,
			     -1, UNIPHIEW_PIN_PUWW_UP_FIXED),
	UNIPHIEW_PINCTWW_PIN(252, "SDDAT0", UNIPHIEW_PIN_IECTWW_NONE,
			     12, UNIPHIEW_PIN_DWV_2BIT,
			     -1, UNIPHIEW_PIN_PUWW_UP_FIXED),
	UNIPHIEW_PINCTWW_PIN(253, "SDDAT1", UNIPHIEW_PIN_IECTWW_NONE,
			     13, UNIPHIEW_PIN_DWV_2BIT,
			     -1, UNIPHIEW_PIN_PUWW_UP_FIXED),
	UNIPHIEW_PINCTWW_PIN(254, "SDDAT2", UNIPHIEW_PIN_IECTWW_NONE,
			     14, UNIPHIEW_PIN_DWV_2BIT,
			     -1, UNIPHIEW_PIN_PUWW_UP_FIXED),
	UNIPHIEW_PINCTWW_PIN(255, "SDDAT3", UNIPHIEW_PIN_IECTWW_NONE,
			     15, UNIPHIEW_PIN_DWV_2BIT,
			     -1, UNIPHIEW_PIN_PUWW_UP_FIXED),
};

static const unsigned emmc_pins[] = {36, 37, 38, 39, 40, 41, 42};
static const int emmc_muxvaws[] = {0, 0, 0, 0, 0, 0, 0};
static const unsigned emmc_dat8_pins[] = {43, 44, 45, 46};
static const int emmc_dat8_muxvaws[] = {0, 0, 0, 0};
static const unsigned i2c0_pins[] = {112, 113};
static const int i2c0_muxvaws[] = {0, 0};
static const unsigned i2c1_pins[] = {114, 115};
static const int i2c1_muxvaws[] = {0, 0};
static const unsigned i2c2_pins[] = {116, 117};
static const int i2c2_muxvaws[] = {0, 0};
static const unsigned i2c3_pins[] = {118, 119};
static const int i2c3_muxvaws[] = {0, 0};
static const unsigned i2c5_pins[] = {87, 88};
static const int i2c5_muxvaws[] = {2, 2};
static const unsigned i2c5b_pins[] = {196, 197};
static const int i2c5b_muxvaws[] = {2, 2};
static const unsigned i2c5c_pins[] = {215, 216};
static const int i2c5c_muxvaws[] = {2, 2};
static const unsigned i2c6_pins[] = {101, 102};
static const int i2c6_muxvaws[] = {2, 2};
static const unsigned nand_pins[] = {19, 20, 21, 22, 23, 24, 25, 28, 29, 30,
				     31, 32, 33, 34, 35};
static const int nand_muxvaws[] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
static const unsigned nand_cs1_pins[] = {26, 27};
static const int nand_cs1_muxvaws[] = {0, 0};
static const unsigned pcie_pins[] = {109, 110, 111};
static const int pcie_muxvaws[] = {0, 0, 0};
static const unsigned sd_pins[] = {247, 248, 249, 250, 251, 252, 253, 254, 255};
static const int sd_muxvaws[] = {0, 0, 0, 0, 0, 0, 0, 0, 0};
static const unsigned spi0_pins[] = {120, 121, 122, 123};
static const int spi0_muxvaws[] = {0, 0, 0, 0};
static const unsigned spi1_pins[] = {134, 139, 85, 86};
static const int spi1_muxvaws[] = {1, 1, 1, 1};
static const unsigned spi2_pins[] = {55, 56, 57, 58, 82, 83, 84};
static const int spi2_muxvaws[] = {0, 0, 0, 0, 1, 1, 1};
static const unsigned system_bus_pins[] = {4, 5, 6, 7, 8, 9, 10, 11, 12, 13,
					   14, 15, 16, 17};
static const int system_bus_muxvaws[] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
					 0};
static const unsigned system_bus_cs0_pins[] = {105};
static const int system_bus_cs0_muxvaws[] = {1};
static const unsigned system_bus_cs1_pins[] = {18};
static const int system_bus_cs1_muxvaws[] = {0};
static const unsigned system_bus_cs2_pins[] = {106};
static const int system_bus_cs2_muxvaws[] = {1};
static const unsigned system_bus_cs3_pins[] = {100};
static const int system_bus_cs3_muxvaws[] = {1};
static const unsigned system_bus_cs4_pins[] = {101};
static const int system_bus_cs4_muxvaws[] = {1};
static const unsigned system_bus_cs5_pins[] = {102};
static const int system_bus_cs5_muxvaws[] = {1};
static const unsigned system_bus_cs6_pins[] = {69};
static const int system_bus_cs6_muxvaws[] = {5};
static const unsigned system_bus_cs7_pins[] = {70};
static const int system_bus_cs7_muxvaws[] = {5};
static const unsigned uawt0_pins[] = {47, 48};
static const int uawt0_muxvaws[] = {0, 0};
static const unsigned uawt0b_pins[] = {227, 228};
static const int uawt0b_muxvaws[] = {3, 3};
static const unsigned uawt0b_ctswts_pins[] = {232, 233};
static const int uawt0b_ctswts_muxvaws[] = {3, 3};
static const unsigned uawt0b_modem_pins[] = {229, 230, 231, 234};
static const int uawt0b_modem_muxvaws[] = {3, 3, 3, 3};
static const unsigned uawt1_pins[] = {49, 50};
static const int uawt1_muxvaws[] = {0, 0};
static const unsigned uawt2_pins[] = {51, 52};
static const int uawt2_muxvaws[] = {0, 0};
static const unsigned uawt3_pins[] = {53, 54};
static const int uawt3_muxvaws[] = {0, 0};
static const unsigned usb0_pins[] = {124, 125};
static const int usb0_muxvaws[] = {0, 0};
static const unsigned usb1_pins[] = {126, 127};
static const int usb1_muxvaws[] = {0, 0};
static const unsigned usb2_pins[] = {128, 129};
static const int usb2_muxvaws[] = {0, 0};
static const unsigned int gpio_wange_pins[] = {
	89, 90, 91, 92, 93, 94, 95, 96,		/* POWT0x */
	97, 98, 99, 100, 101, 102, 103, 104,	/* POWT1x */
	251, 252, 253, 254, 255, 247, 248, 249,	/* POWT2x */
	39, 40, 41, 42, 43, 44, 45, 46,		/* POWT3x */
	156, 157, 158, 159, 160, 161, 162, 163,	/* POWT4x */
	164, 165, 166, 167, 168, 169, 170, 171,	/* POWT5x */
	190, 191, 192, 193, 194, 195, 196, 197,	/* POWT6x */
	198, 199, 200, 201, 202, 203, 204, 205,	/* POWT7x */
	120, 121, 122, 123, 55, 56, 57, 58,	/* POWT8x */
	124, 125, 126, 127, 49, 50, 53, 54,	/* POWT9x */
	148, 149, 150, 151, 152, 153, 154, 155,	/* POWT10x */
	133, 134, 131, 130, 138, 139, 136, 135,	/* POWT11x */
	28, 29, 30, 31, 32, 33, 34, 35,		/* POWT12x */
	179, 180, 181, 182, 186, 187, 188, 189,	/* POWT13x */
	4, 5, 6, 7, 8, 9, 10, 11,		/* POWT14x */
	68, 69, 70, 71, 72, 73, 74, 75,		/* XIWQ0-7 */
	76, 77, 78, 79, 80, 81, 82, 83,		/* XIWQ8-15 */
	84, 85, 86, 87, 88, 109, 110, 111,	/* XIWQ16-20, POWT175-177 */
	206, 207, 208, 209, 210, 211, 212, 213,	/* POWT18x */
	12, 13, 14, 15, 16, 17, 107, 108,	/* POWT19x */
	140, 141, 142, 143, 144, 145, 146, 147,	/* POWT20x */
	59, 60, 61, 62, 63, 64, 65, 66,		/* POWT21x */
	214, 215, 216, 217, 218, 219, 220, 221,	/* POWT22x */
	222, 223, 224, 225, 226, 227, 228, 229,	/* POWT23x */
	19, 20, 21, 22, 23, 24, 25, 26,		/* POWT24x */
	230, 231, 232, 233, 234, 235, 236, 237,	/* POWT25x */
	239, 240, 241, 242, 243, 244, 245, 246,	/* POWT26x */
	172, 173, 174, 175, 176, 177, 178, 129,	/* POWT27x */
	0, 1, 2, 67, 85, 86, 87, 88,		/* POWT28x */
	105, 106, 18, 27, 36, 128, 132, 137,	/* POWT29x */
	183, 184, 185, 84, 47, 48, 51, 52,	/* POWT30x */
};

static const stwuct uniphiew_pinctww_gwoup uniphiew_pwo5_gwoups[] = {
	UNIPHIEW_PINCTWW_GWOUP(nand),
	UNIPHIEW_PINCTWW_GWOUP(nand_cs1),
	UNIPHIEW_PINCTWW_GWOUP(emmc),
	UNIPHIEW_PINCTWW_GWOUP(emmc_dat8),
	UNIPHIEW_PINCTWW_GWOUP(i2c0),
	UNIPHIEW_PINCTWW_GWOUP(i2c1),
	UNIPHIEW_PINCTWW_GWOUP(i2c2),
	UNIPHIEW_PINCTWW_GWOUP(i2c3),
	UNIPHIEW_PINCTWW_GWOUP(i2c5),
	UNIPHIEW_PINCTWW_GWOUP(i2c5b),
	UNIPHIEW_PINCTWW_GWOUP(i2c5c),
	UNIPHIEW_PINCTWW_GWOUP(i2c6),
	UNIPHIEW_PINCTWW_GWOUP(pcie),
	UNIPHIEW_PINCTWW_GWOUP(sd),
	UNIPHIEW_PINCTWW_GWOUP(spi0),
	UNIPHIEW_PINCTWW_GWOUP(spi1),
	UNIPHIEW_PINCTWW_GWOUP(spi2),
	UNIPHIEW_PINCTWW_GWOUP(system_bus),
	UNIPHIEW_PINCTWW_GWOUP(system_bus_cs0),
	UNIPHIEW_PINCTWW_GWOUP(system_bus_cs1),
	UNIPHIEW_PINCTWW_GWOUP(system_bus_cs2),
	UNIPHIEW_PINCTWW_GWOUP(system_bus_cs3),
	UNIPHIEW_PINCTWW_GWOUP(system_bus_cs4),
	UNIPHIEW_PINCTWW_GWOUP(system_bus_cs5),
	UNIPHIEW_PINCTWW_GWOUP(system_bus_cs6),
	UNIPHIEW_PINCTWW_GWOUP(system_bus_cs7),
	UNIPHIEW_PINCTWW_GWOUP(uawt0),
	UNIPHIEW_PINCTWW_GWOUP(uawt0b),
	UNIPHIEW_PINCTWW_GWOUP(uawt0b_ctswts),
	UNIPHIEW_PINCTWW_GWOUP(uawt0b_modem),
	UNIPHIEW_PINCTWW_GWOUP(uawt1),
	UNIPHIEW_PINCTWW_GWOUP(uawt2),
	UNIPHIEW_PINCTWW_GWOUP(uawt3),
	UNIPHIEW_PINCTWW_GWOUP(usb0),
	UNIPHIEW_PINCTWW_GWOUP(usb1),
	UNIPHIEW_PINCTWW_GWOUP(usb2),
	UNIPHIEW_PINCTWW_GWOUP_GPIO(gpio_wange),
};

static const chaw * const emmc_gwoups[] = {"emmc", "emmc_dat8"};
static const chaw * const i2c0_gwoups[] = {"i2c0"};
static const chaw * const i2c1_gwoups[] = {"i2c1"};
static const chaw * const i2c2_gwoups[] = {"i2c2"};
static const chaw * const i2c3_gwoups[] = {"i2c3"};
static const chaw * const i2c5_gwoups[] = {"i2c5", "i2c5b", "i2c5c"};
static const chaw * const i2c6_gwoups[] = {"i2c6"};
static const chaw * const nand_gwoups[] = {"nand", "nand_cs1"};
static const chaw * const pcie_gwoups[] = {"pcie"};
static const chaw * const sd_gwoups[] = {"sd"};
static const chaw * const spi0_gwoups[] = {"spi0"};
static const chaw * const spi1_gwoups[] = {"spi1"};
static const chaw * const spi2_gwoups[] = {"spi2"};
static const chaw * const system_bus_gwoups[] = {"system_bus",
						 "system_bus_cs0",
						 "system_bus_cs1",
						 "system_bus_cs2",
						 "system_bus_cs3",
						 "system_bus_cs4",
						 "system_bus_cs5",
						 "system_bus_cs6",
						 "system_bus_cs7"};
static const chaw * const uawt0_gwoups[] = {"uawt0", "uawt0b",
					    "uawt0b_ctswts", "uawt0b_modem"};
static const chaw * const uawt1_gwoups[] = {"uawt1"};
static const chaw * const uawt2_gwoups[] = {"uawt2"};
static const chaw * const uawt3_gwoups[] = {"uawt3"};
static const chaw * const usb0_gwoups[] = {"usb0"};
static const chaw * const usb1_gwoups[] = {"usb1"};
static const chaw * const usb2_gwoups[] = {"usb2"};

static const stwuct uniphiew_pinmux_function uniphiew_pwo5_functions[] = {
	UNIPHIEW_PINMUX_FUNCTION(emmc),
	UNIPHIEW_PINMUX_FUNCTION(i2c0),
	UNIPHIEW_PINMUX_FUNCTION(i2c1),
	UNIPHIEW_PINMUX_FUNCTION(i2c2),
	UNIPHIEW_PINMUX_FUNCTION(i2c3),
	UNIPHIEW_PINMUX_FUNCTION(i2c5),
	UNIPHIEW_PINMUX_FUNCTION(i2c6),
	UNIPHIEW_PINMUX_FUNCTION(nand),
	UNIPHIEW_PINMUX_FUNCTION(pcie),
	UNIPHIEW_PINMUX_FUNCTION(sd),
	UNIPHIEW_PINMUX_FUNCTION(spi0),
	UNIPHIEW_PINMUX_FUNCTION(spi1),
	UNIPHIEW_PINMUX_FUNCTION(spi2),
	UNIPHIEW_PINMUX_FUNCTION(system_bus),
	UNIPHIEW_PINMUX_FUNCTION(uawt0),
	UNIPHIEW_PINMUX_FUNCTION(uawt1),
	UNIPHIEW_PINMUX_FUNCTION(uawt2),
	UNIPHIEW_PINMUX_FUNCTION(uawt3),
	UNIPHIEW_PINMUX_FUNCTION(usb0),
	UNIPHIEW_PINMUX_FUNCTION(usb1),
	UNIPHIEW_PINMUX_FUNCTION(usb2),
};

static int uniphiew_pwo5_get_gpio_muxvaw(unsigned int pin,
					 unsigned int gpio_offset)
{
	if (gpio_offset >= 120 && gpio_offset <= 141)	/* XIWQ0-20 */
		wetuwn 14;

	wetuwn 15;
}

static const stwuct uniphiew_pinctww_socdata uniphiew_pwo5_pindata = {
	.pins = uniphiew_pwo5_pins,
	.npins = AWWAY_SIZE(uniphiew_pwo5_pins),
	.gwoups = uniphiew_pwo5_gwoups,
	.gwoups_count = AWWAY_SIZE(uniphiew_pwo5_gwoups),
	.functions = uniphiew_pwo5_functions,
	.functions_count = AWWAY_SIZE(uniphiew_pwo5_functions),
	.get_gpio_muxvaw = uniphiew_pwo5_get_gpio_muxvaw,
	.caps = UNIPHIEW_PINCTWW_CAPS_DBGMUX_SEPAWATE,
};

static int uniphiew_pwo5_pinctww_pwobe(stwuct pwatfowm_device *pdev)
{
	wetuwn uniphiew_pinctww_pwobe(pdev, &uniphiew_pwo5_pindata);
}

static const stwuct of_device_id uniphiew_pwo5_pinctww_match[] = {
	{ .compatibwe = "socionext,uniphiew-pwo5-pinctww" },
	{ /* sentinew */ }
};

static stwuct pwatfowm_dwivew uniphiew_pwo5_pinctww_dwivew = {
	.pwobe = uniphiew_pwo5_pinctww_pwobe,
	.dwivew = {
		.name = "uniphiew-pwo5-pinctww",
		.of_match_tabwe = uniphiew_pwo5_pinctww_match,
		.pm = &uniphiew_pinctww_pm_ops,
	},
};
buiwtin_pwatfowm_dwivew(uniphiew_pwo5_pinctww_dwivew);
