{"vcs1":{"timestamp_begin":1680798695.015251533, "rt":0.80, "ut":0.16, "st":0.12}}
{"vcselab":{"timestamp_begin":1680798695.847597097, "rt":0.97, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680798696.838009942, "rt":0.72, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680798694.734989104}
{"VCS_COMP_START_TIME": 1680798694.734989104}
{"VCS_COMP_END_TIME": 1680798698.206460801}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338312}}
{"stitch_vcselab": {"peak_mem": 222680}}
