,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/mbist_top2,mbist_top2,mbist_top2,flow completed,0h2m55s0ms,0h2m13s0ms,59200.0,0.0625,29600.0,33.75,607.04,1850,0,0,0,0,0,0,0,4,0,-1,-1,86481,16081,-10.08,-14.66,-3.15,-3.31,-3.23,-1431.14,-2436.71,-170.43,-203.44,-162.7,64785257.0,0.0,48.23,36.61,17.9,7.48,-1,1120,2553,347,1748,0,0,0,1201,44,55,28,28,259,148,26,192,306,361,17,166,765,0,931,75.58578987150416,13.23,10,AREA 0,4,50,1,100,100,0.4,0.3,sky130_fd_sc_hd,4,4
