// Seed: 199419752
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  always_latch disable id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_10 :
  assert property (@(posedge 1) id_6 - 1)
  else $display(id_3, 1, id_7, ~id_9, id_8, id_9, 1 - id_10, id_6 < 1, 1'd0, 1'd0, 1, id_2);
  reg id_11, id_12, id_13;
  always @(posedge 1'b0) begin
    if (1) id_3 <= (1);
    else id_12 <= id_7 < id_8;
  end
  module_0(
      id_1, id_6
  );
endmodule
