Running: D:\xilinx\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o I:/vhdl/catch2/catch_tb_isim_beh.exe -prj I:/vhdl/catch2/catch_tb_beh.prj work.catch_tb 
ISim O.87xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "I:/vhdl/catch2/catch.vhd" into library work
Parsing VHDL file "I:/vhdl/catch2/catch_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity catch [catch_default]
Compiling architecture behavior of entity catch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable I:/vhdl/catch2/catch_tb_isim_beh.exe
Fuse Memory Usage: 31764 KB
Fuse CPU Usage: 1091 ms
