-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_ae_e
--
-- Generated
--  by:  wig
--  on:  Thu Jan 27 08:05:00 2005
--  cmd: h:/work/mix_new/mix/mix_0.pl -strip -nodelta ../../generic.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_ae_e-rtl-a.vhd,v 1.1 2005/01/27 07:11:25 wig Exp $
-- $Date: 2005/01/27 07:11:25 $
-- $Log: inst_ae_e-rtl-a.vhd,v $
-- Revision 1.1  2005/01/27 07:11:25  wig
-- added verilogovervhdl testcase
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.48 2005/01/26 14:01:45 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.33 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_ae_e
--
architecture rtl of inst_ae_e is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components


	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
		--
		-- End of Generated Signal List
		--


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings


end rtl;

--
--!End of Architecture/s
-- --------------------------------------------------------------
