=====
SETUP
-0.931
10.682
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM2/n414_s2
4.695
5.727
initialize/PSRAM2/n412_s2
6.892
7.924
initialize/PSRAM2/n410_s2
7.940
8.566
initialize/PSRAM2/n411_s1
9.860
10.682
initialize/PSRAM2/counter_4_s0
10.682
=====
SETUP
-0.931
10.682
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM2/n414_s2
4.695
5.727
initialize/PSRAM2/n412_s2
6.892
7.924
initialize/PSRAM2/n410_s2
7.940
8.566
initialize/PSRAM2/n410_s1
9.860
10.682
initialize/PSRAM2/counter_5_s0
10.682
=====
SETUP
-0.788
10.897
10.108
read_write_0_s1
1.800
2.258
initialize/PSRAM1/n512_s4
3.723
4.545
initialize/PSRAM3/n512_s4
6.009
6.635
initialize/PSRAM3/n512_s3
6.641
7.667
initialize/PSRAM3/n512_s0
8.085
8.711
initialize/PSRAM3/n495_s0
9.533
10.158
initialize/PSRAM3/n473_s0
10.897
=====
SETUP
-0.774
10.526
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM3/n392_s2
4.581
5.207
initialize/PSRAM3/n413_s5
6.043
7.069
initialize/PSRAM3/n409_s4
7.492
8.118
initialize/PSRAM3/n412_s1
9.427
10.526
initialize/PSRAM3/counter_3_s0
10.526
=====
SETUP
-0.716
10.824
10.108
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM3/n392_s2
4.581
5.207
initialize/PSRAM3/n413_s5
6.043
7.069
initialize/PSRAM3/n409_s4
7.492
8.118
initialize/PSRAM3/n409_s3
9.427
10.488
initialize/PSRAM3/ended_s2
10.824
=====
SETUP
-0.707
10.459
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM3/n392_s2
4.581
5.207
initialize/PSRAM3/n413_s5
6.043
7.069
initialize/PSRAM3/n409_s4
7.492
8.118
initialize/PSRAM3/n411_s1
9.427
10.459
initialize/PSRAM3/counter_4_s0
10.459
=====
SETUP
-0.700
10.452
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM2/n392_s2
4.571
5.597
initialize/PSRAM2/n409_s8
6.022
7.083
initialize/PSRAM2/n409_s7
7.506
8.605
initialize/PSRAM2/n412_s1
9.420
10.452
initialize/PSRAM2/counter_3_s0
10.452
=====
SETUP
-0.597
10.349
9.752
read_write_0_s1
1.800
2.258
initialize/PSRAM1/n352_s10
3.074
4.173
initialize/PSRAM1/n352_s9
5.649
6.275
initialize/PSRAM1/n389_s3
7.574
8.199
initialize/PSRAM1/n389_s1
8.618
9.244
initialize/PSRAM1/n389_s0
9.250
10.349
initialize/PSRAM1/mem_sio_reg_0_s0
10.349
=====
SETUP
-0.478
10.230
9.752
read_write_0_s1
1.800
2.258
initialize/PSRAM1/n512_s4
3.723
4.545
initialize/PSRAM3/n512_s4
6.009
6.635
initialize/PSRAM3/n512_s3
6.641
7.667
initialize/PSRAM3/n512_s0
8.085
8.710
initialize/PSRAM3/n389_s0
9.131
10.230
initialize/PSRAM3/mem_sio_reg_0_s0
10.230
=====
SETUP
-0.463
18.886
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n516_s28
6.886
7.436
n516_s29
7.436
7.493
n516_s30
7.493
7.550
n516_s31
7.550
7.607
n516_s32
7.607
7.664
n516_s33
7.664
7.721
n516_s34
7.721
7.778
n516_s35
7.778
7.835
n516_s36
7.835
7.892
n516_s37
7.892
7.949
n516_s38
7.949
8.006
address_PP_22_s8
9.374
10.473
address_PP_22_s7
12.240
12.865
address_PP_22_s13
13.288
14.320
i_pivot_21_s5
15.950
16.575
i_pivot_18_s0
18.886
=====
SETUP
-0.463
18.886
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n516_s28
6.886
7.436
n516_s29
7.436
7.493
n516_s30
7.493
7.550
n516_s31
7.550
7.607
n516_s32
7.607
7.664
n516_s33
7.664
7.721
n516_s34
7.721
7.778
n516_s35
7.778
7.835
n516_s36
7.835
7.892
n516_s37
7.892
7.949
n516_s38
7.949
8.006
address_PP_22_s8
9.374
10.473
address_PP_22_s7
12.240
12.865
address_PP_22_s13
13.288
14.320
i_pivot_21_s5
15.950
16.575
i_pivot_19_s0
18.886
=====
SETUP
-0.395
10.503
10.108
read_write_0_s1
1.800
2.258
initialize/PSRAM1/n512_s4
3.723
4.545
initialize/PSRAM3/n512_s4
6.009
6.635
initialize/PSRAM3/n512_s3
6.641
7.667
initialize/PSRAM3/n512_s0
8.085
8.711
initialize/PSRAM3/n495_s0
9.533
10.158
initialize/PSRAM3/n513_s0
10.503
=====
SETUP
-0.395
10.503
10.108
read_write_0_s1
1.800
2.258
initialize/PSRAM1/n512_s4
3.723
4.545
initialize/PSRAM3/n512_s4
6.009
6.635
initialize/PSRAM3/n512_s3
6.641
7.667
initialize/PSRAM3/n512_s0
8.085
8.711
initialize/PSRAM3/n495_s0
9.533
10.158
initialize/PSRAM3/n475_s0
10.503
=====
SETUP
-0.395
10.503
10.108
read_write_0_s1
1.800
2.258
initialize/PSRAM1/n512_s4
3.723
4.545
initialize/PSRAM3/n512_s4
6.009
6.635
initialize/PSRAM3/n512_s3
6.641
7.667
initialize/PSRAM3/n512_s0
8.085
8.711
initialize/PSRAM3/n495_s0
9.533
10.158
initialize/PSRAM3/n474_s0
10.503
=====
SETUP
-0.318
10.070
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM1/mem_ce_d_s
4.715
5.537
initialize/PSRAM1/n411_s2
7.175
7.801
initialize/PSRAM1/n410_s2
8.616
9.242
initialize/PSRAM1/n410_s1
9.248
10.070
initialize/PSRAM1/counter_5_s0
10.070
=====
SETUP
-0.298
18.721
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n516_s28
6.886
7.436
n516_s29
7.436
7.493
n516_s30
7.493
7.550
n516_s31
7.550
7.607
n516_s32
7.607
7.664
n516_s33
7.664
7.721
n516_s34
7.721
7.778
n516_s35
7.778
7.835
n516_s36
7.835
7.892
n516_s37
7.892
7.949
n516_s38
7.949
8.006
address_PP_22_s8
9.374
10.473
address_PP_22_s7
12.240
12.865
address_PP_22_s13
13.288
14.320
address_PP_22_s4
15.300
16.326
address_PP_2_s0
18.721
=====
SETUP
-0.298
18.721
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n516_s28
6.886
7.436
n516_s29
7.436
7.493
n516_s30
7.493
7.550
n516_s31
7.550
7.607
n516_s32
7.607
7.664
n516_s33
7.664
7.721
n516_s34
7.721
7.778
n516_s35
7.778
7.835
n516_s36
7.835
7.892
n516_s37
7.892
7.949
n516_s38
7.949
8.006
address_PP_22_s8
9.374
10.473
address_PP_22_s7
12.240
12.865
address_PP_22_s13
13.288
14.320
address_PP_22_s4
15.300
16.326
address_PP_5_s0
18.721
=====
SETUP
-0.268
10.019
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM2/n392_s2
4.571
5.597
initialize/PSRAM2/n409_s8
6.022
7.083
initialize/PSRAM2/n411_s2
7.506
8.567
initialize/PSRAM2/n413_s1
8.987
10.019
initialize/PSRAM2/counter_2_s0
10.019
=====
SETUP
-0.252
10.004
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM1/mem_ce_d_s
4.715
5.537
initialize/PSRAM1/n413_s4
8.144
8.966
initialize/PSRAM1/n413_s1
8.972
10.004
initialize/PSRAM1/counter_2_s0
10.004
=====
SETUP
-0.218
9.970
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM3/n392_s2
4.581
5.207
initialize/PSRAM3/n413_s5
6.043
7.069
initialize/PSRAM3/n409_s4
7.492
8.118
initialize/PSRAM3/n415_s1
8.938
9.970
initialize/PSRAM3/counter_0_s0
9.970
=====
SETUP
-0.112
9.863
9.752
read_write_0_s1
1.800
2.258
initialize/PSRAM1/n512_s4
3.723
4.545
initialize/PSRAM3/n512_s4
6.009
6.635
initialize/PSRAM3/n512_s3
6.641
7.667
initialize/PSRAM3/n512_s0
8.085
8.711
initialize/PSRAM3/n513_s0
9.863
=====
SETUP
-0.074
10.183
10.108
initialize/spi_start_s1
1.800
2.258
initialize/PSRAM1/n392_s2
4.411
5.233
initialize/PSRAM1/n413_s3
6.065
6.691
initialize/PSRAM1/n409_s4
6.702
7.734
initialize/PSRAM1/n409_s3
9.045
9.847
initialize/PSRAM1/ended_s2
10.183
=====
SETUP
-0.006
9.758
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM3/n392_s2
4.581
5.207
initialize/PSRAM3/n413_s5
6.043
7.069
initialize/PSRAM3/n409_s4
7.492
8.118
initialize/PSRAM3/ended_s2
9.758
=====
SETUP
0.031
18.035
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n516_s28
6.886
7.436
n516_s29
7.436
7.493
n516_s30
7.493
7.550
n516_s31
7.550
7.607
n516_s32
7.607
7.664
n516_s33
7.664
7.721
n516_s34
7.721
7.778
n516_s35
7.778
7.835
n516_s36
7.835
7.892
n516_s37
7.892
7.949
n516_s38
7.949
8.006
address_PP_22_s8
9.374
10.473
address_PP_22_s7
12.240
12.865
n1606_s19
13.288
14.320
n1634_s9
16.936
18.035
address_PP_8_s0
18.035
=====
SETUP
0.113
9.638
9.752
quad_start_mcu_s0
1.800
2.258
initialize/PSRAM3/n392_s2
4.581
5.207
initialize/PSRAM3/n413_s5
6.043
7.069
initialize/PSRAM3/n409_s4
7.492
8.117
initialize/PSRAM3/n413_s1
8.539
9.638
initialize/PSRAM3/counter_2_s0
9.638
=====
HOLD
0.570
2.310
1.741
debuttonA/sync_button_debounced/resync_1_s0
1.741
2.074
debuttonA/sync_button_debounced/resync_2_s0
2.310
=====
HOLD
0.570
2.310
1.741
debuttonA/sync_button/sync_buffer_2_s0
1.741
2.074
debuttonA/deb_button/shift_0_s0
2.310
=====
HOLD
0.570
2.310
1.741
UART1/buffer[7]_6_s0
1.741
2.074
UART1/samples_before_22_s0
2.310
=====
HOLD
0.570
2.310
1.741
UART1/buffer[6]_3_s0
1.741
2.074
UART1/samples_after_3_s0
2.310
=====
HOLD
0.570
2.310
1.741
UART1/buffer[4]_1_s0
1.741
2.074
UART1/samples_after_17_s0
2.310
=====
HOLD
0.570
2.310
1.741
PP_post_process/read_cmp_s0
1.741
2.074
send_uart_s0
2.310
=====
HOLD
0.571
10.656
10.085
initialize/PSRAM3/data_out_5_s0
10.085
10.418
initialize/PSRAM3/data_out_9_s0
10.656
=====
HOLD
0.571
2.312
1.741
debuttonA/deb_button/shift_1_s0
1.741
2.074
debuttonA/deb_button/shift_2_s0
2.312
=====
HOLD
0.571
2.312
1.741
UART1/buffer[3]_3_s0
1.741
2.074
UART1/threshold_3_s0
2.312
=====
HOLD
0.572
2.313
1.741
debuttonA/deb_button/shift_3_s0
1.741
2.074
debuttonA/deb_button/shift_4_s0
2.313
=====
HOLD
0.572
2.313
1.741
read_clk_PP_s0
1.741
2.074
PP_post_process/d_flag_read_s0
2.313
=====
HOLD
0.572
2.313
1.741
UART1/dataIn_1_s0
1.741
2.074
UART1/dataIn_0_s0
2.313
=====
HOLD
0.573
2.314
1.741
UART1/dataIn_4_s0
1.741
2.074
UART1/buffer[8]_4_s0
2.314
=====
HOLD
0.708
10.792
10.085
initialize/PSRAM3/data_out_3_0_s2
10.085
10.418
initialize/PSRAM3/data_out_3_0_s8
10.420
10.792
initialize/PSRAM3/data_out_3_0_s2
10.792
=====
HOLD
0.708
10.792
10.085
initialize/PSRAM3/data_out_3_0_s0
10.085
10.418
initialize/PSRAM3/data_out_3_0_s9
10.420
10.792
initialize/PSRAM3/data_out_3_0_s0
10.792
=====
HOLD
0.708
10.792
10.085
initialize/PSRAM3/burst_counter_0_s0
10.085
10.418
initialize/PSRAM3/n249_s8
10.420
10.792
initialize/PSRAM3/burst_counter_0_s0
10.792
=====
HOLD
0.708
10.792
10.085
initialize/PSRAM3/burst_counter_2_s0
10.085
10.418
initialize/PSRAM3/n245_s8
10.420
10.792
initialize/PSRAM3/burst_counter_2_s0
10.792
=====
HOLD
0.708
10.792
10.085
initialize/PSRAM3/burst_counter_4_s0
10.085
10.418
initialize/PSRAM3/n241_s8
10.420
10.792
initialize/PSRAM3/burst_counter_4_s0
10.792
=====
HOLD
0.708
10.792
10.085
initialize/PSRAM3/burst_counter_6_s0
10.085
10.418
initialize/PSRAM3/n237_s10
10.420
10.792
initialize/PSRAM3/burst_counter_6_s0
10.792
=====
HOLD
0.708
10.792
10.085
initialize/PSRAM2/burst_counter_3_s0
10.085
10.418
initialize/PSRAM2/n243_s8
10.420
10.792
initialize/PSRAM2/burst_counter_3_s0
10.792
=====
HOLD
0.708
10.792
10.085
initialize/PSRAM1/burst_counter_3_s0
10.085
10.418
initialize/PSRAM1/n243_s8
10.420
10.792
initialize/PSRAM1/burst_counter_3_s0
10.792
=====
HOLD
0.708
10.792
10.085
initialize/PSRAM1/mem_sio_reg_0_s0
10.085
10.418
initialize/PSRAM1/n389_s0
10.420
10.792
initialize/PSRAM1/mem_sio_reg_0_s0
10.792
=====
HOLD
0.708
10.792
10.085
initialize/PSRAM1/counter_4_s0
10.085
10.418
initialize/PSRAM1/n411_s1
10.420
10.792
initialize/PSRAM1/counter_4_s0
10.792
=====
HOLD
0.708
2.448
1.741
fifo_inst/wr_ptr_0_s0
1.741
2.074
fifo_inst/n15_s2
2.076
2.448
fifo_inst/wr_ptr_0_s0
2.448
=====
HOLD
0.708
2.448
1.741
UART1/rxCounter_12_s1
1.741
2.074
UART1/n152_s12
2.076
2.448
UART1/rxCounter_12_s1
2.448
