`timescale 10ns/10ns

module pipelined_computer_test;
   reg clk, reset;
   pipelined_computer computer(.KEY3(reset), .CLOCK_50(clk));
   
   initial begin
      reset = 0;
      clk <= 0;
      #2 reset = 1;
   end
   
   always #1 clk <= ~clk;
endmodule
