<?xml version='1.0' encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html lang="en" xml:lang="en" xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <link href="cpip.css" rel="stylesheet" type="text/css"/>
    <title>File: /Users/paulross/dev/linux-2.6.37/arch/x86/include/asm/msr-index.h</title>
  </head>
  <body>
    <h1>File: /Users/paulross/dev/linux-2.6.37/arch/x86/include/asm/msr-index.h</h1>
    <pre><a name="1"><span class="line">       1: </span></a><span class="f">#</span><span class="n">ifndef</span> <a href="cpu.c_macros.html#_ASM_X86_MSR_INDEX_H_0"><span class="b">_ASM_X86_MSR_INDEX_H</span></a>
<a name="2"><span class="line">       2: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#_ASM_X86_MSR_INDEX_H_0"><span class="b">_ASM_X86_MSR_INDEX_H</span></a>
<a name="3"><span class="line">       3: </span></a>
<a name="4"><span class="line">       4: </span></a><span class="k">/* CPU model specific register (MSR) numbers */</span>
<a name="5"><span class="line">       5: </span></a>
<a name="6"><span class="line">       6: </span></a><span class="k">/* x86-64 specific MSRs */</span>
<a name="7"><span class="line">       7: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_EFER_0"><span class="b">MSR_EFER</span></a>        <span class="c">0xc0000080</span> <span class="k">/* extended feature register */</span>
<a name="8"><span class="line">       8: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_STAR_0"><span class="b">MSR_STAR</span></a>        <span class="c">0xc0000081</span> <span class="k">/* legacy mode SYSCALL target */</span>
<a name="9"><span class="line">       9: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_LSTAR_0"><span class="b">MSR_LSTAR</span></a>        <span class="c">0xc0000082</span> <span class="k">/* long mode SYSCALL target */</span>
<a name="10"><span class="line">      10: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_CSTAR_0"><span class="b">MSR_CSTAR</span></a>        <span class="c">0xc0000083</span> <span class="k">/* compat mode SYSCALL target */</span>
<a name="11"><span class="line">      11: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_SYSCALL_MASK_0"><span class="b">MSR_SYSCALL_MASK</span></a>    <span class="c">0xc0000084</span> <span class="k">/* EFLAGS mask for syscall */</span>
<a name="12"><span class="line">      12: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_FS_BASE_0"><span class="b">MSR_FS_BASE</span></a>        <span class="c">0xc0000100</span> <span class="k">/* 64bit FS base */</span>
<a name="13"><span class="line">      13: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_GS_BASE_0"><span class="b">MSR_GS_BASE</span></a>        <span class="c">0xc0000101</span> <span class="k">/* 64bit GS base */</span>
<a name="14"><span class="line">      14: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_KERNEL_GS_BASE_0"><span class="b">MSR_KERNEL_GS_BASE</span></a>    <span class="c">0xc0000102</span> <span class="k">/* SwapGS GS shadow */</span>
<a name="15"><span class="line">      15: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_TSC_AUX_0"><span class="b">MSR_TSC_AUX</span></a>        <span class="c">0xc0000103</span> <span class="k">/* Auxiliary TSC */</span>
<a name="16"><span class="line">      16: </span></a>
<a name="17"><span class="line">      17: </span></a><span class="k">/* EFER bits: */</span>
<a name="18"><span class="line">      18: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#_EFER_SCE_0"><span class="b">_EFER_SCE</span></a>        <span class="c">0</span>  <span class="k">/* SYSCALL/SYSRET */</span>
<a name="19"><span class="line">      19: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#_EFER_LME_0"><span class="b">_EFER_LME</span></a>        <span class="c">8</span>  <span class="k">/* Long mode enable */</span>
<a name="20"><span class="line">      20: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#_EFER_LMA_0"><span class="b">_EFER_LMA</span></a>        <span class="c">10</span> <span class="k">/* Long mode active (read-only) */</span>
<a name="21"><span class="line">      21: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#_EFER_NX_0"><span class="b">_EFER_NX</span></a>        <span class="c">11</span> <span class="k">/* No execute enable */</span>
<a name="22"><span class="line">      22: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#_EFER_SVME_0"><span class="b">_EFER_SVME</span></a>        <span class="c">12</span> <span class="k">/* Enable virtualization */</span>
<a name="23"><span class="line">      23: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#_EFER_LMSLE_0"><span class="b">_EFER_LMSLE</span></a>        <span class="c">13</span> <span class="k">/* Long Mode Segment Limit Enable */</span>
<a name="24"><span class="line">      24: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#_EFER_FFXSR_0"><span class="b">_EFER_FFXSR</span></a>        <span class="c">14</span> <span class="k">/* Enable Fast FXSAVE/FXRSTOR */</span>
<a name="25"><span class="line">      25: </span></a>
<a name="26"><span class="line">      26: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#EFER_SCE_0"><span class="b">EFER_SCE</span></a>        <span class="f">(</span><span class="c">1</span><span class="f">&lt;&lt;</span><a href="cpu.c_macros.html#_EFER_SCE_0"><span class="b">_EFER_SCE</span></a><span class="f">)</span>
<a name="27"><span class="line">      27: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#EFER_LME_0"><span class="b">EFER_LME</span></a>        <span class="f">(</span><span class="c">1</span><span class="f">&lt;&lt;</span><a href="cpu.c_macros.html#_EFER_LME_0"><span class="b">_EFER_LME</span></a><span class="f">)</span>
<a name="28"><span class="line">      28: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#EFER_LMA_0"><span class="b">EFER_LMA</span></a>        <span class="f">(</span><span class="c">1</span><span class="f">&lt;&lt;</span><a href="cpu.c_macros.html#_EFER_LMA_0"><span class="b">_EFER_LMA</span></a><span class="f">)</span>
<a name="29"><span class="line">      29: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#EFER_NX_0"><span class="b">EFER_NX</span></a>            <span class="f">(</span><span class="c">1</span><span class="f">&lt;&lt;</span><a href="cpu.c_macros.html#_EFER_NX_0"><span class="b">_EFER_NX</span></a><span class="f">)</span>
<a name="30"><span class="line">      30: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#EFER_SVME_0"><span class="b">EFER_SVME</span></a>        <span class="f">(</span><span class="c">1</span><span class="f">&lt;&lt;</span><a href="cpu.c_macros.html#_EFER_SVME_0"><span class="b">_EFER_SVME</span></a><span class="f">)</span>
<a name="31"><span class="line">      31: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#EFER_LMSLE_0"><span class="b">EFER_LMSLE</span></a>        <span class="f">(</span><span class="c">1</span><span class="f">&lt;&lt;</span><a href="cpu.c_macros.html#_EFER_LMSLE_0"><span class="b">_EFER_LMSLE</span></a><span class="f">)</span>
<a name="32"><span class="line">      32: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#EFER_FFXSR_0"><span class="b">EFER_FFXSR</span></a>        <span class="f">(</span><span class="c">1</span><span class="f">&lt;&lt;</span><a href="cpu.c_macros.html#_EFER_FFXSR_0"><span class="b">_EFER_FFXSR</span></a><span class="f">)</span>
<a name="33"><span class="line">      33: </span></a>
<a name="34"><span class="line">      34: </span></a><span class="k">/* Intel MSRs. Some also available on other CPUs */</span>
<a name="35"><span class="line">      35: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_PERFCTR0_0"><span class="b">MSR_IA32_PERFCTR0</span></a>        <span class="c">0x000000c1</span>
<a name="36"><span class="line">      36: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_PERFCTR1_0"><span class="b">MSR_IA32_PERFCTR1</span></a>        <span class="c">0x000000c2</span>
<a name="37"><span class="line">      37: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_FSB_FREQ_0"><span class="b">MSR_FSB_FREQ</span></a>            <span class="c">0x000000cd</span>
<a name="38"><span class="line">      38: </span></a>
<a name="39"><span class="line">      39: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_MTRRcap_0"><span class="b">MSR_MTRRcap</span></a>            <span class="c">0x000000fe</span>
<a name="40"><span class="line">      40: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_BBL_CR_CTL_0"><span class="b">MSR_IA32_BBL_CR_CTL</span></a>        <span class="c">0x00000119</span>
<a name="41"><span class="line">      41: </span></a>
<a name="42"><span class="line">      42: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_SYSENTER_CS_0"><span class="b">MSR_IA32_SYSENTER_CS</span></a>        <span class="c">0x00000174</span>
<a name="43"><span class="line">      43: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_SYSENTER_ESP_0"><span class="b">MSR_IA32_SYSENTER_ESP</span></a>        <span class="c">0x00000175</span>
<a name="44"><span class="line">      44: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_SYSENTER_EIP_0"><span class="b">MSR_IA32_SYSENTER_EIP</span></a>        <span class="c">0x00000176</span>
<a name="45"><span class="line">      45: </span></a>
<a name="46"><span class="line">      46: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MCG_CAP_0"><span class="b">MSR_IA32_MCG_CAP</span></a>        <span class="c">0x00000179</span>
<a name="47"><span class="line">      47: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MCG_STATUS_0"><span class="b">MSR_IA32_MCG_STATUS</span></a>        <span class="c">0x0000017a</span>
<a name="48"><span class="line">      48: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MCG_CTL_0"><span class="b">MSR_IA32_MCG_CTL</span></a>        <span class="c">0x0000017b</span>
<a name="49"><span class="line">      49: </span></a>
<a name="50"><span class="line">      50: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_PEBS_ENABLE_0"><span class="b">MSR_IA32_PEBS_ENABLE</span></a>        <span class="c">0x000003f1</span>
<a name="51"><span class="line">      51: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_DS_AREA_0"><span class="b">MSR_IA32_DS_AREA</span></a>        <span class="c">0x00000600</span>
<a name="52"><span class="line">      52: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_PERF_CAPABILITIES_0"><span class="b">MSR_IA32_PERF_CAPABILITIES</span></a>    <span class="c">0x00000345</span>
<a name="53"><span class="line">      53: </span></a>
<a name="54"><span class="line">      54: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_MTRRfix64K_00000_0"><span class="b">MSR_MTRRfix64K_00000</span></a>        <span class="c">0x00000250</span>
<a name="55"><span class="line">      55: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_MTRRfix16K_80000_0"><span class="b">MSR_MTRRfix16K_80000</span></a>        <span class="c">0x00000258</span>
<a name="56"><span class="line">      56: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_MTRRfix16K_A0000_0"><span class="b">MSR_MTRRfix16K_A0000</span></a>        <span class="c">0x00000259</span>
<a name="57"><span class="line">      57: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_MTRRfix4K_C0000_0"><span class="b">MSR_MTRRfix4K_C0000</span></a>        <span class="c">0x00000268</span>
<a name="58"><span class="line">      58: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_MTRRfix4K_C8000_0"><span class="b">MSR_MTRRfix4K_C8000</span></a>        <span class="c">0x00000269</span>
<a name="59"><span class="line">      59: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_MTRRfix4K_D0000_0"><span class="b">MSR_MTRRfix4K_D0000</span></a>        <span class="c">0x0000026a</span>
<a name="60"><span class="line">      60: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_MTRRfix4K_D8000_0"><span class="b">MSR_MTRRfix4K_D8000</span></a>        <span class="c">0x0000026b</span>
<a name="61"><span class="line">      61: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_MTRRfix4K_E0000_0"><span class="b">MSR_MTRRfix4K_E0000</span></a>        <span class="c">0x0000026c</span>
<a name="62"><span class="line">      62: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_MTRRfix4K_E8000_0"><span class="b">MSR_MTRRfix4K_E8000</span></a>        <span class="c">0x0000026d</span>
<a name="63"><span class="line">      63: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_MTRRfix4K_F0000_0"><span class="b">MSR_MTRRfix4K_F0000</span></a>        <span class="c">0x0000026e</span>
<a name="64"><span class="line">      64: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_MTRRfix4K_F8000_0"><span class="b">MSR_MTRRfix4K_F8000</span></a>        <span class="c">0x0000026f</span>
<a name="65"><span class="line">      65: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_MTRRdefType_0"><span class="b">MSR_MTRRdefType</span></a>            <span class="c">0x000002ff</span>
<a name="66"><span class="line">      66: </span></a>
<a name="67"><span class="line">      67: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_CR_PAT_0"><span class="b">MSR_IA32_CR_PAT</span></a>            <span class="c">0x00000277</span>
<a name="68"><span class="line">      68: </span></a>
<a name="69"><span class="line">      69: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_DEBUGCTLMSR_0"><span class="b">MSR_IA32_DEBUGCTLMSR</span></a>        <span class="c">0x000001d9</span>
<a name="70"><span class="line">      70: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_LASTBRANCHFROMIP_0"><span class="b">MSR_IA32_LASTBRANCHFROMIP</span></a>    <span class="c">0x000001db</span>
<a name="71"><span class="line">      71: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_LASTBRANCHTOIP_0"><span class="b">MSR_IA32_LASTBRANCHTOIP</span></a>        <span class="c">0x000001dc</span>
<a name="72"><span class="line">      72: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_LASTINTFROMIP_0"><span class="b">MSR_IA32_LASTINTFROMIP</span></a>        <span class="c">0x000001dd</span>
<a name="73"><span class="line">      73: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_LASTINTTOIP_0"><span class="b">MSR_IA32_LASTINTTOIP</span></a>        <span class="c">0x000001de</span>
<a name="74"><span class="line">      74: </span></a>
<a name="75"><span class="line">      75: </span></a><span class="k">/* DEBUGCTLMSR bits (others vary by model): */</span>
<a name="76"><span class="line">      76: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#DEBUGCTLMSR_LBR_0"><span class="b">DEBUGCTLMSR_LBR</span></a>            <span class="f">(</span><span class="c">1UL</span> <span class="f">&lt;&lt;</span>  <span class="c">0</span><span class="f">)</span> <span class="k">/* last branch recording */</span>
<a name="77"><span class="line">      77: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#DEBUGCTLMSR_BTF_0"><span class="b">DEBUGCTLMSR_BTF</span></a>            <span class="f">(</span><span class="c">1UL</span> <span class="f">&lt;&lt;</span>  <span class="c">1</span><span class="f">)</span> <span class="k">/* single-step on branches */</span>
<a name="78"><span class="line">      78: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#DEBUGCTLMSR_TR_0"><span class="b">DEBUGCTLMSR_TR</span></a>            <span class="f">(</span><span class="c">1UL</span> <span class="f">&lt;&lt;</span>  <span class="c">6</span><span class="f">)</span>
<a name="79"><span class="line">      79: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#DEBUGCTLMSR_BTS_0"><span class="b">DEBUGCTLMSR_BTS</span></a>            <span class="f">(</span><span class="c">1UL</span> <span class="f">&lt;&lt;</span>  <span class="c">7</span><span class="f">)</span>
<a name="80"><span class="line">      80: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#DEBUGCTLMSR_BTINT_0"><span class="b">DEBUGCTLMSR_BTINT</span></a>        <span class="f">(</span><span class="c">1UL</span> <span class="f">&lt;&lt;</span>  <span class="c">8</span><span class="f">)</span>
<a name="81"><span class="line">      81: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#DEBUGCTLMSR_BTS_OFF_OS_0"><span class="b">DEBUGCTLMSR_BTS_OFF_OS</span></a>        <span class="f">(</span><span class="c">1UL</span> <span class="f">&lt;&lt;</span>  <span class="c">9</span><span class="f">)</span>
<a name="82"><span class="line">      82: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#DEBUGCTLMSR_BTS_OFF_USR_0"><span class="b">DEBUGCTLMSR_BTS_OFF_USR</span></a>        <span class="f">(</span><span class="c">1UL</span> <span class="f">&lt;&lt;</span> <span class="c">10</span><span class="f">)</span>
<a name="83"><span class="line">      83: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#DEBUGCTLMSR_FREEZE_LBRS_ON_PMI_0"><span class="b">DEBUGCTLMSR_FREEZE_LBRS_ON_PMI</span></a>    <span class="f">(</span><span class="c">1UL</span> <span class="f">&lt;&lt;</span> <span class="c">11</span><span class="f">)</span>
<a name="84"><span class="line">      84: </span></a>
<a name="85"><span class="line">      85: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MC0_CTL_0"><span class="b">MSR_IA32_MC0_CTL</span></a>        <span class="c">0x00000400</span>
<a name="86"><span class="line">      86: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MC0_STATUS_0"><span class="b">MSR_IA32_MC0_STATUS</span></a>        <span class="c">0x00000401</span>
<a name="87"><span class="line">      87: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MC0_ADDR_0"><span class="b">MSR_IA32_MC0_ADDR</span></a>        <span class="c">0x00000402</span>
<a name="88"><span class="line">      88: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MC0_MISC_0"><span class="b">MSR_IA32_MC0_MISC</span></a>        <span class="c">0x00000403</span>
<a name="89"><span class="line">      89: </span></a>
<a name="90"><span class="line">      90: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MCx_CTL(x)_0"><span class="b">MSR_IA32_MCx_CTL</span></a><span class="f">(</span><span class="b">x</span><span class="f">)</span>        <span class="f">(</span><a href="cpu.c_macros.html#MSR_IA32_MC0_CTL_0"><span class="b">MSR_IA32_MC0_CTL</span></a> <span class="f">+</span> <span class="c">4</span><span class="f">*</span><span class="f">(</span><span class="b">x</span><span class="f">)</span><span class="f">)</span>
<a name="91"><span class="line">      91: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MCx_STATUS(x)_0"><span class="b">MSR_IA32_MCx_STATUS</span></a><span class="f">(</span><span class="b">x</span><span class="f">)</span>        <span class="f">(</span><a href="cpu.c_macros.html#MSR_IA32_MC0_STATUS_0"><span class="b">MSR_IA32_MC0_STATUS</span></a> <span class="f">+</span> <span class="c">4</span><span class="f">*</span><span class="f">(</span><span class="b">x</span><span class="f">)</span><span class="f">)</span>
<a name="92"><span class="line">      92: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MCx_ADDR(x)_0"><span class="b">MSR_IA32_MCx_ADDR</span></a><span class="f">(</span><span class="b">x</span><span class="f">)</span>        <span class="f">(</span><a href="cpu.c_macros.html#MSR_IA32_MC0_ADDR_0"><span class="b">MSR_IA32_MC0_ADDR</span></a> <span class="f">+</span> <span class="c">4</span><span class="f">*</span><span class="f">(</span><span class="b">x</span><span class="f">)</span><span class="f">)</span>
<a name="93"><span class="line">      93: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MCx_MISC(x)_0"><span class="b">MSR_IA32_MCx_MISC</span></a><span class="f">(</span><span class="b">x</span><span class="f">)</span>        <span class="f">(</span><a href="cpu.c_macros.html#MSR_IA32_MC0_MISC_0"><span class="b">MSR_IA32_MC0_MISC</span></a> <span class="f">+</span> <span class="c">4</span><span class="f">*</span><span class="f">(</span><span class="b">x</span><span class="f">)</span><span class="f">)</span>
<a name="94"><span class="line">      94: </span></a>
<a name="95"><span class="line">      95: </span></a><span class="k">/* These are consecutive and not in the normal 4er MCE bank block */</span>
<a name="96"><span class="line">      96: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MC0_CTL2_0"><span class="b">MSR_IA32_MC0_CTL2</span></a>        <span class="c">0x00000280</span>
<a name="97"><span class="line">      97: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MCx_CTL2(x)_0"><span class="b">MSR_IA32_MCx_CTL2</span></a><span class="f">(</span><span class="b">x</span><span class="f">)</span>        <span class="f">(</span><a href="cpu.c_macros.html#MSR_IA32_MC0_CTL2_0"><span class="b">MSR_IA32_MC0_CTL2</span></a> <span class="f">+</span> <span class="f">(</span><span class="b">x</span><span class="f">)</span><span class="f">)</span>
<a name="98"><span class="line">      98: </span></a>
<a name="99"><span class="line">      99: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P6_PERFCTR0_0"><span class="b">MSR_P6_PERFCTR0</span></a>            <span class="c">0x000000c1</span>
<a name="100"><span class="line">     100: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P6_PERFCTR1_0"><span class="b">MSR_P6_PERFCTR1</span></a>            <span class="c">0x000000c2</span>
<a name="101"><span class="line">     101: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P6_EVNTSEL0_0"><span class="b">MSR_P6_EVNTSEL0</span></a>            <span class="c">0x00000186</span>
<a name="102"><span class="line">     102: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P6_EVNTSEL1_0"><span class="b">MSR_P6_EVNTSEL1</span></a>            <span class="c">0x00000187</span>
<a name="103"><span class="line">     103: </span></a>
<a name="104"><span class="line">     104: </span></a><span class="k">/* AMD64 MSRs. Not complete. See the architecture manual for a more
<a name="105"><span class="line">     105: </span></a>   complete list. */</span>
<a name="106"><span class="line">     106: </span></a>
<a name="107"><span class="line">     107: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_AMD64_PATCH_LEVEL_0"><span class="b">MSR_AMD64_PATCH_LEVEL</span></a>        <span class="c">0x0000008b</span>
<a name="108"><span class="line">     108: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_AMD64_NB_CFG_0"><span class="b">MSR_AMD64_NB_CFG</span></a>        <span class="c">0xc001001f</span>
<a name="109"><span class="line">     109: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_AMD64_PATCH_LOADER_0"><span class="b">MSR_AMD64_PATCH_LOADER</span></a>        <span class="c">0xc0010020</span>
<a name="110"><span class="line">     110: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_AMD64_OSVW_ID_LENGTH_0"><span class="b">MSR_AMD64_OSVW_ID_LENGTH</span></a>    <span class="c">0xc0010140</span>
<a name="111"><span class="line">     111: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_AMD64_OSVW_STATUS_0"><span class="b">MSR_AMD64_OSVW_STATUS</span></a>        <span class="c">0xc0010141</span>
<a name="112"><span class="line">     112: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_AMD64_DC_CFG_0"><span class="b">MSR_AMD64_DC_CFG</span></a>        <span class="c">0xc0011022</span>
<a name="113"><span class="line">     113: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_AMD64_IBSFETCHCTL_0"><span class="b">MSR_AMD64_IBSFETCHCTL</span></a>        <span class="c">0xc0011030</span>
<a name="114"><span class="line">     114: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_AMD64_IBSFETCHLINAD_0"><span class="b">MSR_AMD64_IBSFETCHLINAD</span></a>        <span class="c">0xc0011031</span>
<a name="115"><span class="line">     115: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_AMD64_IBSFETCHPHYSAD_0"><span class="b">MSR_AMD64_IBSFETCHPHYSAD</span></a>    <span class="c">0xc0011032</span>
<a name="116"><span class="line">     116: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_AMD64_IBSOPCTL_0"><span class="b">MSR_AMD64_IBSOPCTL</span></a>        <span class="c">0xc0011033</span>
<a name="117"><span class="line">     117: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_AMD64_IBSOPRIP_0"><span class="b">MSR_AMD64_IBSOPRIP</span></a>        <span class="c">0xc0011034</span>
<a name="118"><span class="line">     118: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_AMD64_IBSOPDATA_0"><span class="b">MSR_AMD64_IBSOPDATA</span></a>        <span class="c">0xc0011035</span>
<a name="119"><span class="line">     119: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_AMD64_IBSOPDATA2_0"><span class="b">MSR_AMD64_IBSOPDATA2</span></a>        <span class="c">0xc0011036</span>
<a name="120"><span class="line">     120: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_AMD64_IBSOPDATA3_0"><span class="b">MSR_AMD64_IBSOPDATA3</span></a>        <span class="c">0xc0011037</span>
<a name="121"><span class="line">     121: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_AMD64_IBSDCLINAD_0"><span class="b">MSR_AMD64_IBSDCLINAD</span></a>        <span class="c">0xc0011038</span>
<a name="122"><span class="line">     122: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_AMD64_IBSDCPHYSAD_0"><span class="b">MSR_AMD64_IBSDCPHYSAD</span></a>        <span class="c">0xc0011039</span>
<a name="123"><span class="line">     123: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_AMD64_IBSCTL_0"><span class="b">MSR_AMD64_IBSCTL</span></a>        <span class="c">0xc001103a</span>
<a name="124"><span class="line">     124: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_AMD64_IBSBRTARGET_0"><span class="b">MSR_AMD64_IBSBRTARGET</span></a>        <span class="c">0xc001103b</span>
<a name="125"><span class="line">     125: </span></a>
<a name="126"><span class="line">     126: </span></a><span class="k">/* Fam 10h MSRs */</span>
<a name="127"><span class="line">     127: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_FAM10H_MMIO_CONF_BASE_0"><span class="b">MSR_FAM10H_MMIO_CONF_BASE</span></a>    <span class="c">0xc0010058</span>
<a name="128"><span class="line">     128: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#FAM10H_MMIO_CONF_ENABLE_0"><span class="b">FAM10H_MMIO_CONF_ENABLE</span></a>        <span class="f">(</span><span class="c">1</span><span class="f">&lt;&lt;</span><span class="c">0</span><span class="f">)</span>
<a name="129"><span class="line">     129: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#FAM10H_MMIO_CONF_BUSRANGE_MASK_0"><span class="b">FAM10H_MMIO_CONF_BUSRANGE_MASK</span></a>    <span class="c">0xf</span>
<a name="130"><span class="line">     130: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#FAM10H_MMIO_CONF_BUSRANGE_SHIFT_0"><span class="b">FAM10H_MMIO_CONF_BUSRANGE_SHIFT</span></a> <span class="c">2</span>
<a name="131"><span class="line">     131: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#FAM10H_MMIO_CONF_BASE_MASK_0"><span class="b">FAM10H_MMIO_CONF_BASE_MASK</span></a>    <span class="c">0xfffffffULL</span>
<a name="132"><span class="line">     132: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#FAM10H_MMIO_CONF_BASE_SHIFT_0"><span class="b">FAM10H_MMIO_CONF_BASE_SHIFT</span></a>    <span class="c">20</span>
<a name="133"><span class="line">     133: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_FAM10H_NODE_ID_0"><span class="b">MSR_FAM10H_NODE_ID</span></a>        <span class="c">0xc001100c</span>
<a name="134"><span class="line">     134: </span></a>
<a name="135"><span class="line">     135: </span></a><span class="k">/* K8 MSRs */</span>
<a name="136"><span class="line">     136: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K8_TOP_MEM1_0"><span class="b">MSR_K8_TOP_MEM1</span></a>            <span class="c">0xc001001a</span>
<a name="137"><span class="line">     137: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K8_TOP_MEM2_0"><span class="b">MSR_K8_TOP_MEM2</span></a>            <span class="c">0xc001001d</span>
<a name="138"><span class="line">     138: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K8_SYSCFG_0"><span class="b">MSR_K8_SYSCFG</span></a>            <span class="c">0xc0010010</span>
<a name="139"><span class="line">     139: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K8_INT_PENDING_MSG_0"><span class="b">MSR_K8_INT_PENDING_MSG</span></a>        <span class="c">0xc0010055</span>
<a name="140"><span class="line">     140: </span></a><span class="k">/* C1E active bits in int pending message */</span>
<a name="141"><span class="line">     141: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#K8_INTP_C1E_ACTIVE_MASK_0"><span class="b">K8_INTP_C1E_ACTIVE_MASK</span></a>        <span class="c">0x18000000</span>
<a name="142"><span class="line">     142: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K8_TSEG_ADDR_0"><span class="b">MSR_K8_TSEG_ADDR</span></a>        <span class="c">0xc0010112</span>
<a name="143"><span class="line">     143: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#K8_MTRRFIXRANGE_DRAM_ENABLE_0"><span class="b">K8_MTRRFIXRANGE_DRAM_ENABLE</span></a>    <span class="c">0x00040000</span> <span class="k">/* MtrrFixDramEn bit    */</span>
<a name="144"><span class="line">     144: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#K8_MTRRFIXRANGE_DRAM_MODIFY_0"><span class="b">K8_MTRRFIXRANGE_DRAM_MODIFY</span></a>    <span class="c">0x00080000</span> <span class="k">/* MtrrFixDramModEn bit */</span>
<a name="145"><span class="line">     145: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#K8_MTRR_RDMEM_WRMEM_MASK_0"><span class="b">K8_MTRR_RDMEM_WRMEM_MASK</span></a>    <span class="c">0x18181818</span> <span class="k">/* Mask: RdMem|WrMem    */</span>
<a name="146"><span class="line">     146: </span></a>
<a name="147"><span class="line">     147: </span></a><span class="k">/* K7 MSRs */</span>
<a name="148"><span class="line">     148: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K7_EVNTSEL0_0"><span class="b">MSR_K7_EVNTSEL0</span></a>            <span class="c">0xc0010000</span>
<a name="149"><span class="line">     149: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K7_PERFCTR0_0"><span class="b">MSR_K7_PERFCTR0</span></a>            <span class="c">0xc0010004</span>
<a name="150"><span class="line">     150: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K7_EVNTSEL1_0"><span class="b">MSR_K7_EVNTSEL1</span></a>            <span class="c">0xc0010001</span>
<a name="151"><span class="line">     151: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K7_PERFCTR1_0"><span class="b">MSR_K7_PERFCTR1</span></a>            <span class="c">0xc0010005</span>
<a name="152"><span class="line">     152: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K7_EVNTSEL2_0"><span class="b">MSR_K7_EVNTSEL2</span></a>            <span class="c">0xc0010002</span>
<a name="153"><span class="line">     153: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K7_PERFCTR2_0"><span class="b">MSR_K7_PERFCTR2</span></a>            <span class="c">0xc0010006</span>
<a name="154"><span class="line">     154: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K7_EVNTSEL3_0"><span class="b">MSR_K7_EVNTSEL3</span></a>            <span class="c">0xc0010003</span>
<a name="155"><span class="line">     155: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K7_PERFCTR3_0"><span class="b">MSR_K7_PERFCTR3</span></a>            <span class="c">0xc0010007</span>
<a name="156"><span class="line">     156: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K7_CLK_CTL_0"><span class="b">MSR_K7_CLK_CTL</span></a>            <span class="c">0xc001001b</span>
<a name="157"><span class="line">     157: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K7_HWCR_0"><span class="b">MSR_K7_HWCR</span></a>            <span class="c">0xc0010015</span>
<a name="158"><span class="line">     158: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K7_FID_VID_CTL_0"><span class="b">MSR_K7_FID_VID_CTL</span></a>        <span class="c">0xc0010041</span>
<a name="159"><span class="line">     159: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K7_FID_VID_STATUS_0"><span class="b">MSR_K7_FID_VID_STATUS</span></a>        <span class="c">0xc0010042</span>
<a name="160"><span class="line">     160: </span></a>
<a name="161"><span class="line">     161: </span></a><span class="k">/* K6 MSRs */</span>
<a name="162"><span class="line">     162: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K6_WHCR_0"><span class="b">MSR_K6_WHCR</span></a>            <span class="c">0xc0000082</span>
<a name="163"><span class="line">     163: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K6_UWCCR_0"><span class="b">MSR_K6_UWCCR</span></a>            <span class="c">0xc0000085</span>
<a name="164"><span class="line">     164: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K6_EPMR_0"><span class="b">MSR_K6_EPMR</span></a>            <span class="c">0xc0000086</span>
<a name="165"><span class="line">     165: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K6_PSOR_0"><span class="b">MSR_K6_PSOR</span></a>            <span class="c">0xc0000087</span>
<a name="166"><span class="line">     166: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_K6_PFIR_0"><span class="b">MSR_K6_PFIR</span></a>            <span class="c">0xc0000088</span>
<a name="167"><span class="line">     167: </span></a>
<a name="168"><span class="line">     168: </span></a><span class="k">/* Centaur-Hauls/IDT defined MSRs. */</span>
<a name="169"><span class="line">     169: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IDT_FCR1_0"><span class="b">MSR_IDT_FCR1</span></a>            <span class="c">0x00000107</span>
<a name="170"><span class="line">     170: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IDT_FCR2_0"><span class="b">MSR_IDT_FCR2</span></a>            <span class="c">0x00000108</span>
<a name="171"><span class="line">     171: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IDT_FCR3_0"><span class="b">MSR_IDT_FCR3</span></a>            <span class="c">0x00000109</span>
<a name="172"><span class="line">     172: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IDT_FCR4_0"><span class="b">MSR_IDT_FCR4</span></a>            <span class="c">0x0000010a</span>
<a name="173"><span class="line">     173: </span></a>
<a name="174"><span class="line">     174: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IDT_MCR0_0"><span class="b">MSR_IDT_MCR0</span></a>            <span class="c">0x00000110</span>
<a name="175"><span class="line">     175: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IDT_MCR1_0"><span class="b">MSR_IDT_MCR1</span></a>            <span class="c">0x00000111</span>
<a name="176"><span class="line">     176: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IDT_MCR2_0"><span class="b">MSR_IDT_MCR2</span></a>            <span class="c">0x00000112</span>
<a name="177"><span class="line">     177: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IDT_MCR3_0"><span class="b">MSR_IDT_MCR3</span></a>            <span class="c">0x00000113</span>
<a name="178"><span class="line">     178: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IDT_MCR4_0"><span class="b">MSR_IDT_MCR4</span></a>            <span class="c">0x00000114</span>
<a name="179"><span class="line">     179: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IDT_MCR5_0"><span class="b">MSR_IDT_MCR5</span></a>            <span class="c">0x00000115</span>
<a name="180"><span class="line">     180: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IDT_MCR6_0"><span class="b">MSR_IDT_MCR6</span></a>            <span class="c">0x00000116</span>
<a name="181"><span class="line">     181: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IDT_MCR7_0"><span class="b">MSR_IDT_MCR7</span></a>            <span class="c">0x00000117</span>
<a name="182"><span class="line">     182: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IDT_MCR_CTRL_0"><span class="b">MSR_IDT_MCR_CTRL</span></a>        <span class="c">0x00000120</span>
<a name="183"><span class="line">     183: </span></a>
<a name="184"><span class="line">     184: </span></a><span class="k">/* VIA Cyrix defined MSRs*/</span>
<a name="185"><span class="line">     185: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_VIA_FCR_0"><span class="b">MSR_VIA_FCR</span></a>            <span class="c">0x00001107</span>
<a name="186"><span class="line">     186: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_VIA_LONGHAUL_0"><span class="b">MSR_VIA_LONGHAUL</span></a>        <span class="c">0x0000110a</span>
<a name="187"><span class="line">     187: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_VIA_RNG_0"><span class="b">MSR_VIA_RNG</span></a>            <span class="c">0x0000110b</span>
<a name="188"><span class="line">     188: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_VIA_BCR2_0"><span class="b">MSR_VIA_BCR2</span></a>            <span class="c">0x00001147</span>
<a name="189"><span class="line">     189: </span></a>
<a name="190"><span class="line">     190: </span></a><span class="k">/* Transmeta defined MSRs */</span>
<a name="191"><span class="line">     191: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_TMTA_LONGRUN_CTRL_0"><span class="b">MSR_TMTA_LONGRUN_CTRL</span></a>        <span class="c">0x80868010</span>
<a name="192"><span class="line">     192: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_TMTA_LONGRUN_FLAGS_0"><span class="b">MSR_TMTA_LONGRUN_FLAGS</span></a>        <span class="c">0x80868011</span>
<a name="193"><span class="line">     193: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_TMTA_LRTI_READOUT_0"><span class="b">MSR_TMTA_LRTI_READOUT</span></a>        <span class="c">0x80868018</span>
<a name="194"><span class="line">     194: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_TMTA_LRTI_VOLT_MHZ_0"><span class="b">MSR_TMTA_LRTI_VOLT_MHZ</span></a>        <span class="c">0x8086801a</span>
<a name="195"><span class="line">     195: </span></a>
<a name="196"><span class="line">     196: </span></a><span class="k">/* Intel defined MSRs. */</span>
<a name="197"><span class="line">     197: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_P5_MC_ADDR_0"><span class="b">MSR_IA32_P5_MC_ADDR</span></a>        <span class="c">0x00000000</span>
<a name="198"><span class="line">     198: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_P5_MC_TYPE_0"><span class="b">MSR_IA32_P5_MC_TYPE</span></a>        <span class="c">0x00000001</span>
<a name="199"><span class="line">     199: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_TSC_0"><span class="b">MSR_IA32_TSC</span></a>            <span class="c">0x00000010</span>
<a name="200"><span class="line">     200: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_PLATFORM_ID_0"><span class="b">MSR_IA32_PLATFORM_ID</span></a>        <span class="c">0x00000017</span>
<a name="201"><span class="line">     201: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_EBL_CR_POWERON_0"><span class="b">MSR_IA32_EBL_CR_POWERON</span></a>        <span class="c">0x0000002a</span>
<a name="202"><span class="line">     202: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_EBC_FREQUENCY_ID_0"><span class="b">MSR_EBC_FREQUENCY_ID</span></a>        <span class="c">0x0000002c</span>
<a name="203"><span class="line">     203: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_FEATURE_CONTROL_0"><span class="b">MSR_IA32_FEATURE_CONTROL</span></a>        <span class="c">0x0000003a</span>
<a name="204"><span class="line">     204: </span></a>
<a name="205"><span class="line">     205: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#FEATURE_CONTROL_LOCKED_0"><span class="b">FEATURE_CONTROL_LOCKED</span></a>                <span class="f">(</span><span class="c">1</span><span class="f">&lt;&lt;</span><span class="c">0</span><span class="f">)</span>
<a name="206"><span class="line">     206: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX_0"><span class="b">FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX</span></a>    <span class="f">(</span><span class="c">1</span><span class="f">&lt;&lt;</span><span class="c">1</span><span class="f">)</span>
<a name="207"><span class="line">     207: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX_0"><span class="b">FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX</span></a>    <span class="f">(</span><span class="c">1</span><span class="f">&lt;&lt;</span><span class="c">2</span><span class="f">)</span>
<a name="208"><span class="line">     208: </span></a>
<a name="209"><span class="line">     209: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_APICBASE_0"><span class="b">MSR_IA32_APICBASE</span></a>        <span class="c">0x0000001b</span>
<a name="210"><span class="line">     210: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_APICBASE_BSP_0"><span class="b">MSR_IA32_APICBASE_BSP</span></a>        <span class="f">(</span><span class="c">1</span><span class="f">&lt;&lt;</span><span class="c">8</span><span class="f">)</span>
<a name="211"><span class="line">     211: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_APICBASE_ENABLE_0"><span class="b">MSR_IA32_APICBASE_ENABLE</span></a>    <span class="f">(</span><span class="c">1</span><span class="f">&lt;&lt;</span><span class="c">11</span><span class="f">)</span>
<a name="212"><span class="line">     212: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_APICBASE_BASE_0"><span class="b">MSR_IA32_APICBASE_BASE</span></a>        <span class="f">(</span><span class="c">0xfffff</span><span class="f">&lt;&lt;</span><span class="c">12</span><span class="f">)</span>
<a name="213"><span class="line">     213: </span></a>
<a name="214"><span class="line">     214: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_UCODE_WRITE_0"><span class="b">MSR_IA32_UCODE_WRITE</span></a>        <span class="c">0x00000079</span>
<a name="215"><span class="line">     215: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_UCODE_REV_0"><span class="b">MSR_IA32_UCODE_REV</span></a>        <span class="c">0x0000008b</span>
<a name="216"><span class="line">     216: </span></a>
<a name="217"><span class="line">     217: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_PERF_STATUS_0"><span class="b">MSR_IA32_PERF_STATUS</span></a>        <span class="c">0x00000198</span>
<a name="218"><span class="line">     218: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_PERF_CTL_0"><span class="b">MSR_IA32_PERF_CTL</span></a>        <span class="c">0x00000199</span>
<a name="219"><span class="line">     219: </span></a>
<a name="220"><span class="line">     220: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MPERF_0"><span class="b">MSR_IA32_MPERF</span></a>            <span class="c">0x000000e7</span>
<a name="221"><span class="line">     221: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_APERF_0"><span class="b">MSR_IA32_APERF</span></a>            <span class="c">0x000000e8</span>
<a name="222"><span class="line">     222: </span></a>
<a name="223"><span class="line">     223: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_THERM_CONTROL_0"><span class="b">MSR_IA32_THERM_CONTROL</span></a>        <span class="c">0x0000019a</span>
<a name="224"><span class="line">     224: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_THERM_INTERRUPT_0"><span class="b">MSR_IA32_THERM_INTERRUPT</span></a>    <span class="c">0x0000019b</span>
<a name="225"><span class="line">     225: </span></a>
<a name="226"><span class="line">     226: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#THERM_INT_HIGH_ENABLE_0"><span class="b">THERM_INT_HIGH_ENABLE</span></a>        <span class="f">(</span><span class="c">1</span> <span class="f">&lt;&lt;</span> <span class="c">0</span><span class="f">)</span>
<a name="227"><span class="line">     227: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#THERM_INT_LOW_ENABLE_0"><span class="b">THERM_INT_LOW_ENABLE</span></a>        <span class="f">(</span><span class="c">1</span> <span class="f">&lt;&lt;</span> <span class="c">1</span><span class="f">)</span>
<a name="228"><span class="line">     228: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#THERM_INT_PLN_ENABLE_0"><span class="b">THERM_INT_PLN_ENABLE</span></a>        <span class="f">(</span><span class="c">1</span> <span class="f">&lt;&lt;</span> <span class="c">24</span><span class="f">)</span>
<a name="229"><span class="line">     229: </span></a>
<a name="230"><span class="line">     230: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_THERM_STATUS_0"><span class="b">MSR_IA32_THERM_STATUS</span></a>        <span class="c">0x0000019c</span>
<a name="231"><span class="line">     231: </span></a>
<a name="232"><span class="line">     232: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#THERM_STATUS_PROCHOT_0"><span class="b">THERM_STATUS_PROCHOT</span></a>        <span class="f">(</span><span class="c">1</span> <span class="f">&lt;&lt;</span> <span class="c">0</span><span class="f">)</span>
<a name="233"><span class="line">     233: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#THERM_STATUS_POWER_LIMIT_0"><span class="b">THERM_STATUS_POWER_LIMIT</span></a>    <span class="f">(</span><span class="c">1</span> <span class="f">&lt;&lt;</span> <span class="c">10</span><span class="f">)</span>
<a name="234"><span class="line">     234: </span></a>
<a name="235"><span class="line">     235: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_THERM2_CTL_0"><span class="b">MSR_THERM2_CTL</span></a>            <span class="c">0x0000019d</span>
<a name="236"><span class="line">     236: </span></a>
<a name="237"><span class="line">     237: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_THERM2_CTL_TM_SELECT_0"><span class="b">MSR_THERM2_CTL_TM_SELECT</span></a>    <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">16</span><span class="f">)</span>
<a name="238"><span class="line">     238: </span></a>
<a name="239"><span class="line">     239: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_0"><span class="b">MSR_IA32_MISC_ENABLE</span></a>        <span class="c">0x000001a0</span>
<a name="240"><span class="line">     240: </span></a>
<a name="241"><span class="line">     241: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_TEMPERATURE_TARGET_0"><span class="b">MSR_IA32_TEMPERATURE_TARGET</span></a>    <span class="c">0x000001a2</span>
<a name="242"><span class="line">     242: </span></a>
<a name="243"><span class="line">     243: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_ENERGY_PERF_BIAS_0"><span class="b">MSR_IA32_ENERGY_PERF_BIAS</span></a>    <span class="c">0x000001b0</span>
<a name="244"><span class="line">     244: </span></a>
<a name="245"><span class="line">     245: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_PACKAGE_THERM_STATUS_0"><span class="b">MSR_IA32_PACKAGE_THERM_STATUS</span></a>        <span class="c">0x000001b1</span>
<a name="246"><span class="line">     246: </span></a>
<a name="247"><span class="line">     247: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#PACKAGE_THERM_STATUS_PROCHOT_0"><span class="b">PACKAGE_THERM_STATUS_PROCHOT</span></a>        <span class="f">(</span><span class="c">1</span> <span class="f">&lt;&lt;</span> <span class="c">0</span><span class="f">)</span>
<a name="248"><span class="line">     248: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#PACKAGE_THERM_STATUS_POWER_LIMIT_0"><span class="b">PACKAGE_THERM_STATUS_POWER_LIMIT</span></a>    <span class="f">(</span><span class="c">1</span> <span class="f">&lt;&lt;</span> <span class="c">10</span><span class="f">)</span>
<a name="249"><span class="line">     249: </span></a>
<a name="250"><span class="line">     250: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_PACKAGE_THERM_INTERRUPT_0"><span class="b">MSR_IA32_PACKAGE_THERM_INTERRUPT</span></a>    <span class="c">0x000001b2</span>
<a name="251"><span class="line">     251: </span></a>
<a name="252"><span class="line">     252: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#PACKAGE_THERM_INT_HIGH_ENABLE_0"><span class="b">PACKAGE_THERM_INT_HIGH_ENABLE</span></a>        <span class="f">(</span><span class="c">1</span> <span class="f">&lt;&lt;</span> <span class="c">0</span><span class="f">)</span>
<a name="253"><span class="line">     253: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#PACKAGE_THERM_INT_LOW_ENABLE_0"><span class="b">PACKAGE_THERM_INT_LOW_ENABLE</span></a>        <span class="f">(</span><span class="c">1</span> <span class="f">&lt;&lt;</span> <span class="c">1</span><span class="f">)</span>
<a name="254"><span class="line">     254: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#PACKAGE_THERM_INT_PLN_ENABLE_0"><span class="b">PACKAGE_THERM_INT_PLN_ENABLE</span></a>        <span class="f">(</span><span class="c">1</span> <span class="f">&lt;&lt;</span> <span class="c">24</span><span class="f">)</span>
<a name="255"><span class="line">     255: </span></a>
<a name="256"><span class="line">     256: </span></a><span class="k">/* MISC_ENABLE bits: architectural */</span>
<a name="257"><span class="line">     257: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_FAST_STRING_0"><span class="b">MSR_IA32_MISC_ENABLE_FAST_STRING</span></a>    <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">0</span><span class="f">)</span>
<a name="258"><span class="line">     258: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_TCC_0"><span class="b">MSR_IA32_MISC_ENABLE_TCC</span></a>        <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">1</span><span class="f">)</span>
<a name="259"><span class="line">     259: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_EMON_0"><span class="b">MSR_IA32_MISC_ENABLE_EMON</span></a>        <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">7</span><span class="f">)</span>
<a name="260"><span class="line">     260: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_BTS_UNAVAIL_0"><span class="b">MSR_IA32_MISC_ENABLE_BTS_UNAVAIL</span></a>    <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">11</span><span class="f">)</span>
<a name="261"><span class="line">     261: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL_0"><span class="b">MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL</span></a>    <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">12</span><span class="f">)</span>
<a name="262"><span class="line">     262: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP_0"><span class="b">MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP</span></a>    <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">16</span><span class="f">)</span>
<a name="263"><span class="line">     263: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_MWAIT_0"><span class="b">MSR_IA32_MISC_ENABLE_MWAIT</span></a>        <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">18</span><span class="f">)</span>
<a name="264"><span class="line">     264: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_LIMIT_CPUID_0"><span class="b">MSR_IA32_MISC_ENABLE_LIMIT_CPUID</span></a>    <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">22</span><span class="f">)</span>
<a name="265"><span class="line">     265: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_XTPR_DISABLE_0"><span class="b">MSR_IA32_MISC_ENABLE_XTPR_DISABLE</span></a>    <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">23</span><span class="f">)</span>
<a name="266"><span class="line">     266: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_XD_DISABLE_0"><span class="b">MSR_IA32_MISC_ENABLE_XD_DISABLE</span></a>        <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">34</span><span class="f">)</span>
<a name="267"><span class="line">     267: </span></a>
<a name="268"><span class="line">     268: </span></a><span class="k">/* MISC_ENABLE bits: model-specific, meaning may vary from core to core */</span>
<a name="269"><span class="line">     269: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_X87_COMPAT_0"><span class="b">MSR_IA32_MISC_ENABLE_X87_COMPAT</span></a>        <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">2</span><span class="f">)</span>
<a name="270"><span class="line">     270: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_TM1_0"><span class="b">MSR_IA32_MISC_ENABLE_TM1</span></a>        <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">3</span><span class="f">)</span>
<a name="271"><span class="line">     271: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE_0"><span class="b">MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE</span></a>    <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">4</span><span class="f">)</span>
<a name="272"><span class="line">     272: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE_0"><span class="b">MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE</span></a>    <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">6</span><span class="f">)</span>
<a name="273"><span class="line">     273: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK_0"><span class="b">MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK</span></a>    <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">8</span><span class="f">)</span>
<a name="274"><span class="line">     274: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE_0"><span class="b">MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE</span></a>    <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">9</span><span class="f">)</span>
<a name="275"><span class="line">     275: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_FERR_0"><span class="b">MSR_IA32_MISC_ENABLE_FERR</span></a>        <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">10</span><span class="f">)</span>
<a name="276"><span class="line">     276: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX_0"><span class="b">MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX</span></a>    <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">10</span><span class="f">)</span>
<a name="277"><span class="line">     277: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_TM2_0"><span class="b">MSR_IA32_MISC_ENABLE_TM2</span></a>        <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">13</span><span class="f">)</span>
<a name="278"><span class="line">     278: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE_0"><span class="b">MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE</span></a>    <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">19</span><span class="f">)</span>
<a name="279"><span class="line">     279: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK_0"><span class="b">MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK</span></a>    <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">20</span><span class="f">)</span>
<a name="280"><span class="line">     280: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_L1D_CONTEXT_0"><span class="b">MSR_IA32_MISC_ENABLE_L1D_CONTEXT</span></a>    <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">24</span><span class="f">)</span>
<a name="281"><span class="line">     281: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE_0"><span class="b">MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE</span></a>    <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">37</span><span class="f">)</span>
<a name="282"><span class="line">     282: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_TURBO_DISABLE_0"><span class="b">MSR_IA32_MISC_ENABLE_TURBO_DISABLE</span></a>    <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">38</span><span class="f">)</span>
<a name="283"><span class="line">     283: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE_0"><span class="b">MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE</span></a>    <span class="f">(</span><span class="c">1ULL</span> <span class="f">&lt;&lt;</span> <span class="c">39</span><span class="f">)</span>
<a name="284"><span class="line">     284: </span></a>
<a name="285"><span class="line">     285: </span></a><span class="k">/* P4/Xeon+ specific */</span>
<a name="286"><span class="line">     286: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MCG_EAX_0"><span class="b">MSR_IA32_MCG_EAX</span></a>        <span class="c">0x00000180</span>
<a name="287"><span class="line">     287: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MCG_EBX_0"><span class="b">MSR_IA32_MCG_EBX</span></a>        <span class="c">0x00000181</span>
<a name="288"><span class="line">     288: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MCG_ECX_0"><span class="b">MSR_IA32_MCG_ECX</span></a>        <span class="c">0x00000182</span>
<a name="289"><span class="line">     289: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MCG_EDX_0"><span class="b">MSR_IA32_MCG_EDX</span></a>        <span class="c">0x00000183</span>
<a name="290"><span class="line">     290: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MCG_ESI_0"><span class="b">MSR_IA32_MCG_ESI</span></a>        <span class="c">0x00000184</span>
<a name="291"><span class="line">     291: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MCG_EDI_0"><span class="b">MSR_IA32_MCG_EDI</span></a>        <span class="c">0x00000185</span>
<a name="292"><span class="line">     292: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MCG_EBP_0"><span class="b">MSR_IA32_MCG_EBP</span></a>        <span class="c">0x00000186</span>
<a name="293"><span class="line">     293: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MCG_ESP_0"><span class="b">MSR_IA32_MCG_ESP</span></a>        <span class="c">0x00000187</span>
<a name="294"><span class="line">     294: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MCG_EFLAGS_0"><span class="b">MSR_IA32_MCG_EFLAGS</span></a>        <span class="c">0x00000188</span>
<a name="295"><span class="line">     295: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MCG_EIP_0"><span class="b">MSR_IA32_MCG_EIP</span></a>        <span class="c">0x00000189</span>
<a name="296"><span class="line">     296: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_MCG_RESERVED_0"><span class="b">MSR_IA32_MCG_RESERVED</span></a>        <span class="c">0x0000018a</span>
<a name="297"><span class="line">     297: </span></a>
<a name="298"><span class="line">     298: </span></a><span class="k">/* Pentium IV performance counter MSRs */</span>
<a name="299"><span class="line">     299: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_BPU_PERFCTR0_0"><span class="b">MSR_P4_BPU_PERFCTR0</span></a>        <span class="c">0x00000300</span>
<a name="300"><span class="line">     300: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_BPU_PERFCTR1_0"><span class="b">MSR_P4_BPU_PERFCTR1</span></a>        <span class="c">0x00000301</span>
<a name="301"><span class="line">     301: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_BPU_PERFCTR2_0"><span class="b">MSR_P4_BPU_PERFCTR2</span></a>        <span class="c">0x00000302</span>
<a name="302"><span class="line">     302: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_BPU_PERFCTR3_0"><span class="b">MSR_P4_BPU_PERFCTR3</span></a>        <span class="c">0x00000303</span>
<a name="303"><span class="line">     303: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_MS_PERFCTR0_0"><span class="b">MSR_P4_MS_PERFCTR0</span></a>        <span class="c">0x00000304</span>
<a name="304"><span class="line">     304: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_MS_PERFCTR1_0"><span class="b">MSR_P4_MS_PERFCTR1</span></a>        <span class="c">0x00000305</span>
<a name="305"><span class="line">     305: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_MS_PERFCTR2_0"><span class="b">MSR_P4_MS_PERFCTR2</span></a>        <span class="c">0x00000306</span>
<a name="306"><span class="line">     306: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_MS_PERFCTR3_0"><span class="b">MSR_P4_MS_PERFCTR3</span></a>        <span class="c">0x00000307</span>
<a name="307"><span class="line">     307: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_FLAME_PERFCTR0_0"><span class="b">MSR_P4_FLAME_PERFCTR0</span></a>        <span class="c">0x00000308</span>
<a name="308"><span class="line">     308: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_FLAME_PERFCTR1_0"><span class="b">MSR_P4_FLAME_PERFCTR1</span></a>        <span class="c">0x00000309</span>
<a name="309"><span class="line">     309: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_FLAME_PERFCTR2_0"><span class="b">MSR_P4_FLAME_PERFCTR2</span></a>        <span class="c">0x0000030a</span>
<a name="310"><span class="line">     310: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_FLAME_PERFCTR3_0"><span class="b">MSR_P4_FLAME_PERFCTR3</span></a>        <span class="c">0x0000030b</span>
<a name="311"><span class="line">     311: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_IQ_PERFCTR0_0"><span class="b">MSR_P4_IQ_PERFCTR0</span></a>        <span class="c">0x0000030c</span>
<a name="312"><span class="line">     312: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_IQ_PERFCTR1_0"><span class="b">MSR_P4_IQ_PERFCTR1</span></a>        <span class="c">0x0000030d</span>
<a name="313"><span class="line">     313: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_IQ_PERFCTR2_0"><span class="b">MSR_P4_IQ_PERFCTR2</span></a>        <span class="c">0x0000030e</span>
<a name="314"><span class="line">     314: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_IQ_PERFCTR3_0"><span class="b">MSR_P4_IQ_PERFCTR3</span></a>        <span class="c">0x0000030f</span>
<a name="315"><span class="line">     315: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_IQ_PERFCTR4_0"><span class="b">MSR_P4_IQ_PERFCTR4</span></a>        <span class="c">0x00000310</span>
<a name="316"><span class="line">     316: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_IQ_PERFCTR5_0"><span class="b">MSR_P4_IQ_PERFCTR5</span></a>        <span class="c">0x00000311</span>
<a name="317"><span class="line">     317: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_BPU_CCCR0_0"><span class="b">MSR_P4_BPU_CCCR0</span></a>        <span class="c">0x00000360</span>
<a name="318"><span class="line">     318: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_BPU_CCCR1_0"><span class="b">MSR_P4_BPU_CCCR1</span></a>        <span class="c">0x00000361</span>
<a name="319"><span class="line">     319: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_BPU_CCCR2_0"><span class="b">MSR_P4_BPU_CCCR2</span></a>        <span class="c">0x00000362</span>
<a name="320"><span class="line">     320: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_BPU_CCCR3_0"><span class="b">MSR_P4_BPU_CCCR3</span></a>        <span class="c">0x00000363</span>
<a name="321"><span class="line">     321: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_MS_CCCR0_0"><span class="b">MSR_P4_MS_CCCR0</span></a>            <span class="c">0x00000364</span>
<a name="322"><span class="line">     322: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_MS_CCCR1_0"><span class="b">MSR_P4_MS_CCCR1</span></a>            <span class="c">0x00000365</span>
<a name="323"><span class="line">     323: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_MS_CCCR2_0"><span class="b">MSR_P4_MS_CCCR2</span></a>            <span class="c">0x00000366</span>
<a name="324"><span class="line">     324: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_MS_CCCR3_0"><span class="b">MSR_P4_MS_CCCR3</span></a>            <span class="c">0x00000367</span>
<a name="325"><span class="line">     325: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_FLAME_CCCR0_0"><span class="b">MSR_P4_FLAME_CCCR0</span></a>        <span class="c">0x00000368</span>
<a name="326"><span class="line">     326: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_FLAME_CCCR1_0"><span class="b">MSR_P4_FLAME_CCCR1</span></a>        <span class="c">0x00000369</span>
<a name="327"><span class="line">     327: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_FLAME_CCCR2_0"><span class="b">MSR_P4_FLAME_CCCR2</span></a>        <span class="c">0x0000036a</span>
<a name="328"><span class="line">     328: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_FLAME_CCCR3_0"><span class="b">MSR_P4_FLAME_CCCR3</span></a>        <span class="c">0x0000036b</span>
<a name="329"><span class="line">     329: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_IQ_CCCR0_0"><span class="b">MSR_P4_IQ_CCCR0</span></a>            <span class="c">0x0000036c</span>
<a name="330"><span class="line">     330: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_IQ_CCCR1_0"><span class="b">MSR_P4_IQ_CCCR1</span></a>            <span class="c">0x0000036d</span>
<a name="331"><span class="line">     331: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_IQ_CCCR2_0"><span class="b">MSR_P4_IQ_CCCR2</span></a>            <span class="c">0x0000036e</span>
<a name="332"><span class="line">     332: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_IQ_CCCR3_0"><span class="b">MSR_P4_IQ_CCCR3</span></a>            <span class="c">0x0000036f</span>
<a name="333"><span class="line">     333: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_IQ_CCCR4_0"><span class="b">MSR_P4_IQ_CCCR4</span></a>            <span class="c">0x00000370</span>
<a name="334"><span class="line">     334: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_IQ_CCCR5_0"><span class="b">MSR_P4_IQ_CCCR5</span></a>            <span class="c">0x00000371</span>
<a name="335"><span class="line">     335: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_ALF_ESCR0_0"><span class="b">MSR_P4_ALF_ESCR0</span></a>        <span class="c">0x000003ca</span>
<a name="336"><span class="line">     336: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_ALF_ESCR1_0"><span class="b">MSR_P4_ALF_ESCR1</span></a>        <span class="c">0x000003cb</span>
<a name="337"><span class="line">     337: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_BPU_ESCR0_0"><span class="b">MSR_P4_BPU_ESCR0</span></a>        <span class="c">0x000003b2</span>
<a name="338"><span class="line">     338: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_BPU_ESCR1_0"><span class="b">MSR_P4_BPU_ESCR1</span></a>        <span class="c">0x000003b3</span>
<a name="339"><span class="line">     339: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_BSU_ESCR0_0"><span class="b">MSR_P4_BSU_ESCR0</span></a>        <span class="c">0x000003a0</span>
<a name="340"><span class="line">     340: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_BSU_ESCR1_0"><span class="b">MSR_P4_BSU_ESCR1</span></a>        <span class="c">0x000003a1</span>
<a name="341"><span class="line">     341: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_CRU_ESCR0_0"><span class="b">MSR_P4_CRU_ESCR0</span></a>        <span class="c">0x000003b8</span>
<a name="342"><span class="line">     342: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_CRU_ESCR1_0"><span class="b">MSR_P4_CRU_ESCR1</span></a>        <span class="c">0x000003b9</span>
<a name="343"><span class="line">     343: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_CRU_ESCR2_0"><span class="b">MSR_P4_CRU_ESCR2</span></a>        <span class="c">0x000003cc</span>
<a name="344"><span class="line">     344: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_CRU_ESCR3_0"><span class="b">MSR_P4_CRU_ESCR3</span></a>        <span class="c">0x000003cd</span>
<a name="345"><span class="line">     345: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_CRU_ESCR4_0"><span class="b">MSR_P4_CRU_ESCR4</span></a>        <span class="c">0x000003e0</span>
<a name="346"><span class="line">     346: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_CRU_ESCR5_0"><span class="b">MSR_P4_CRU_ESCR5</span></a>        <span class="c">0x000003e1</span>
<a name="347"><span class="line">     347: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_DAC_ESCR0_0"><span class="b">MSR_P4_DAC_ESCR0</span></a>        <span class="c">0x000003a8</span>
<a name="348"><span class="line">     348: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_DAC_ESCR1_0"><span class="b">MSR_P4_DAC_ESCR1</span></a>        <span class="c">0x000003a9</span>
<a name="349"><span class="line">     349: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_FIRM_ESCR0_0"><span class="b">MSR_P4_FIRM_ESCR0</span></a>        <span class="c">0x000003a4</span>
<a name="350"><span class="line">     350: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_FIRM_ESCR1_0"><span class="b">MSR_P4_FIRM_ESCR1</span></a>        <span class="c">0x000003a5</span>
<a name="351"><span class="line">     351: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_FLAME_ESCR0_0"><span class="b">MSR_P4_FLAME_ESCR0</span></a>        <span class="c">0x000003a6</span>
<a name="352"><span class="line">     352: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_FLAME_ESCR1_0"><span class="b">MSR_P4_FLAME_ESCR1</span></a>        <span class="c">0x000003a7</span>
<a name="353"><span class="line">     353: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_FSB_ESCR0_0"><span class="b">MSR_P4_FSB_ESCR0</span></a>        <span class="c">0x000003a2</span>
<a name="354"><span class="line">     354: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_FSB_ESCR1_0"><span class="b">MSR_P4_FSB_ESCR1</span></a>        <span class="c">0x000003a3</span>
<a name="355"><span class="line">     355: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_IQ_ESCR0_0"><span class="b">MSR_P4_IQ_ESCR0</span></a>            <span class="c">0x000003ba</span>
<a name="356"><span class="line">     356: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_IQ_ESCR1_0"><span class="b">MSR_P4_IQ_ESCR1</span></a>            <span class="c">0x000003bb</span>
<a name="357"><span class="line">     357: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_IS_ESCR0_0"><span class="b">MSR_P4_IS_ESCR0</span></a>            <span class="c">0x000003b4</span>
<a name="358"><span class="line">     358: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_IS_ESCR1_0"><span class="b">MSR_P4_IS_ESCR1</span></a>            <span class="c">0x000003b5</span>
<a name="359"><span class="line">     359: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_ITLB_ESCR0_0"><span class="b">MSR_P4_ITLB_ESCR0</span></a>        <span class="c">0x000003b6</span>
<a name="360"><span class="line">     360: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_ITLB_ESCR1_0"><span class="b">MSR_P4_ITLB_ESCR1</span></a>        <span class="c">0x000003b7</span>
<a name="361"><span class="line">     361: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_IX_ESCR0_0"><span class="b">MSR_P4_IX_ESCR0</span></a>            <span class="c">0x000003c8</span>
<a name="362"><span class="line">     362: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_IX_ESCR1_0"><span class="b">MSR_P4_IX_ESCR1</span></a>            <span class="c">0x000003c9</span>
<a name="363"><span class="line">     363: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_MOB_ESCR0_0"><span class="b">MSR_P4_MOB_ESCR0</span></a>        <span class="c">0x000003aa</span>
<a name="364"><span class="line">     364: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_MOB_ESCR1_0"><span class="b">MSR_P4_MOB_ESCR1</span></a>        <span class="c">0x000003ab</span>
<a name="365"><span class="line">     365: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_MS_ESCR0_0"><span class="b">MSR_P4_MS_ESCR0</span></a>            <span class="c">0x000003c0</span>
<a name="366"><span class="line">     366: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_MS_ESCR1_0"><span class="b">MSR_P4_MS_ESCR1</span></a>            <span class="c">0x000003c1</span>
<a name="367"><span class="line">     367: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_PMH_ESCR0_0"><span class="b">MSR_P4_PMH_ESCR0</span></a>        <span class="c">0x000003ac</span>
<a name="368"><span class="line">     368: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_PMH_ESCR1_0"><span class="b">MSR_P4_PMH_ESCR1</span></a>        <span class="c">0x000003ad</span>
<a name="369"><span class="line">     369: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_RAT_ESCR0_0"><span class="b">MSR_P4_RAT_ESCR0</span></a>        <span class="c">0x000003bc</span>
<a name="370"><span class="line">     370: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_RAT_ESCR1_0"><span class="b">MSR_P4_RAT_ESCR1</span></a>        <span class="c">0x000003bd</span>
<a name="371"><span class="line">     371: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_SAAT_ESCR0_0"><span class="b">MSR_P4_SAAT_ESCR0</span></a>        <span class="c">0x000003ae</span>
<a name="372"><span class="line">     372: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_SAAT_ESCR1_0"><span class="b">MSR_P4_SAAT_ESCR1</span></a>        <span class="c">0x000003af</span>
<a name="373"><span class="line">     373: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_SSU_ESCR0_0"><span class="b">MSR_P4_SSU_ESCR0</span></a>        <span class="c">0x000003be</span>
<a name="374"><span class="line">     374: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_SSU_ESCR1_0"><span class="b">MSR_P4_SSU_ESCR1</span></a>        <span class="c">0x000003bf</span> <span class="k">/* guess: not in manual */</span>
<a name="375"><span class="line">     375: </span></a>
<a name="376"><span class="line">     376: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_TBPU_ESCR0_0"><span class="b">MSR_P4_TBPU_ESCR0</span></a>        <span class="c">0x000003c2</span>
<a name="377"><span class="line">     377: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_TBPU_ESCR1_0"><span class="b">MSR_P4_TBPU_ESCR1</span></a>        <span class="c">0x000003c3</span>
<a name="378"><span class="line">     378: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_TC_ESCR0_0"><span class="b">MSR_P4_TC_ESCR0</span></a>            <span class="c">0x000003c4</span>
<a name="379"><span class="line">     379: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_TC_ESCR1_0"><span class="b">MSR_P4_TC_ESCR1</span></a>            <span class="c">0x000003c5</span>
<a name="380"><span class="line">     380: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_U2L_ESCR0_0"><span class="b">MSR_P4_U2L_ESCR0</span></a>        <span class="c">0x000003b0</span>
<a name="381"><span class="line">     381: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_U2L_ESCR1_0"><span class="b">MSR_P4_U2L_ESCR1</span></a>        <span class="c">0x000003b1</span>
<a name="382"><span class="line">     382: </span></a>
<a name="383"><span class="line">     383: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_P4_PEBS_MATRIX_VERT_0"><span class="b">MSR_P4_PEBS_MATRIX_VERT</span></a>        <span class="c">0x000003f2</span>
<a name="384"><span class="line">     384: </span></a>
<a name="385"><span class="line">     385: </span></a><span class="k">/* Intel Core-based CPU performance counters */</span>
<a name="386"><span class="line">     386: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_CORE_PERF_FIXED_CTR0_0"><span class="b">MSR_CORE_PERF_FIXED_CTR0</span></a>    <span class="c">0x00000309</span>
<a name="387"><span class="line">     387: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_CORE_PERF_FIXED_CTR1_0"><span class="b">MSR_CORE_PERF_FIXED_CTR1</span></a>    <span class="c">0x0000030a</span>
<a name="388"><span class="line">     388: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_CORE_PERF_FIXED_CTR2_0"><span class="b">MSR_CORE_PERF_FIXED_CTR2</span></a>    <span class="c">0x0000030b</span>
<a name="389"><span class="line">     389: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_CORE_PERF_FIXED_CTR_CTRL_0"><span class="b">MSR_CORE_PERF_FIXED_CTR_CTRL</span></a>    <span class="c">0x0000038d</span>
<a name="390"><span class="line">     390: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_CORE_PERF_GLOBAL_STATUS_0"><span class="b">MSR_CORE_PERF_GLOBAL_STATUS</span></a>    <span class="c">0x0000038e</span>
<a name="391"><span class="line">     391: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_CORE_PERF_GLOBAL_CTRL_0"><span class="b">MSR_CORE_PERF_GLOBAL_CTRL</span></a>    <span class="c">0x0000038f</span>
<a name="392"><span class="line">     392: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_CORE_PERF_GLOBAL_OVF_CTRL_0"><span class="b">MSR_CORE_PERF_GLOBAL_OVF_CTRL</span></a>    <span class="c">0x00000390</span>
<a name="393"><span class="line">     393: </span></a>
<a name="394"><span class="line">     394: </span></a><span class="k">/* Geode defined MSRs */</span>
<a name="395"><span class="line">     395: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_GEODE_BUSCONT_CONF0_0"><span class="b">MSR_GEODE_BUSCONT_CONF0</span></a>        <span class="c">0x00001900</span>
<a name="396"><span class="line">     396: </span></a>
<a name="397"><span class="line">     397: </span></a><span class="k">/* Intel VT MSRs */</span>
<a name="398"><span class="line">     398: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_VMX_BASIC_0"><span class="b">MSR_IA32_VMX_BASIC</span></a>              <span class="c">0x00000480</span>
<a name="399"><span class="line">     399: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_VMX_PINBASED_CTLS_0"><span class="b">MSR_IA32_VMX_PINBASED_CTLS</span></a>      <span class="c">0x00000481</span>
<a name="400"><span class="line">     400: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_VMX_PROCBASED_CTLS_0"><span class="b">MSR_IA32_VMX_PROCBASED_CTLS</span></a>     <span class="c">0x00000482</span>
<a name="401"><span class="line">     401: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_VMX_EXIT_CTLS_0"><span class="b">MSR_IA32_VMX_EXIT_CTLS</span></a>          <span class="c">0x00000483</span>
<a name="402"><span class="line">     402: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_VMX_ENTRY_CTLS_0"><span class="b">MSR_IA32_VMX_ENTRY_CTLS</span></a>         <span class="c">0x00000484</span>
<a name="403"><span class="line">     403: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_VMX_MISC_0"><span class="b">MSR_IA32_VMX_MISC</span></a>               <span class="c">0x00000485</span>
<a name="404"><span class="line">     404: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_VMX_CR0_FIXED0_0"><span class="b">MSR_IA32_VMX_CR0_FIXED0</span></a>         <span class="c">0x00000486</span>
<a name="405"><span class="line">     405: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_VMX_CR0_FIXED1_0"><span class="b">MSR_IA32_VMX_CR0_FIXED1</span></a>         <span class="c">0x00000487</span>
<a name="406"><span class="line">     406: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_VMX_CR4_FIXED0_0"><span class="b">MSR_IA32_VMX_CR4_FIXED0</span></a>         <span class="c">0x00000488</span>
<a name="407"><span class="line">     407: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_VMX_CR4_FIXED1_0"><span class="b">MSR_IA32_VMX_CR4_FIXED1</span></a>         <span class="c">0x00000489</span>
<a name="408"><span class="line">     408: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_VMX_VMCS_ENUM_0"><span class="b">MSR_IA32_VMX_VMCS_ENUM</span></a>          <span class="c">0x0000048a</span>
<a name="409"><span class="line">     409: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_VMX_PROCBASED_CTLS2_0"><span class="b">MSR_IA32_VMX_PROCBASED_CTLS2</span></a>    <span class="c">0x0000048b</span>
<a name="410"><span class="line">     410: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_IA32_VMX_EPT_VPID_CAP_0"><span class="b">MSR_IA32_VMX_EPT_VPID_CAP</span></a>       <span class="c">0x0000048c</span>
<a name="411"><span class="line">     411: </span></a>
<a name="412"><span class="line">     412: </span></a><span class="k">/* AMD-V MSRs */</span>
<a name="413"><span class="line">     413: </span></a>
<a name="414"><span class="line">     414: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_VM_CR_0"><span class="b">MSR_VM_CR</span></a>                       <span class="c">0xc0010114</span>
<a name="415"><span class="line">     415: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_VM_IGNNE_0"><span class="b">MSR_VM_IGNNE</span></a>                    <span class="c">0xc0010115</span>
<a name="416"><span class="line">     416: </span></a><span class="f">#</span><span class="n">define</span> <a href="cpu.c_macros.html#MSR_VM_HSAVE_PA_0"><span class="b">MSR_VM_HSAVE_PA</span></a>                 <span class="c">0xc0010117</span>
<a name="417"><span class="line">     417: </span></a>
<a name="418"><span class="line">     418: </span></a><span class="f">#</span><span class="n">endif</span> <span class="k">/* _ASM_X86_MSR_INDEX_H */</span>
<a name="419"><span class="line">     419: </span></a></pre>
  </body>
</html>
