v 20121123 2
C 45600 46600 1 0 0 in-1.sym
{
T 45600 46900 5 10 0 0 0 0 1
device=INPUT
T 45800 46800 5 10 1 1 0 0 1
refdes=D#
}
C 48900 44200 1 0 1 in-1.sym
{
T 48900 44500 5 10 0 0 0 6 1
device=INPUT
T 48700 44400 5 10 1 1 0 6 1
refdes=D
}
C 45600 45700 1 0 0 in-1.sym
{
T 45600 46000 5 10 0 0 0 0 1
device=INPUT
T 45800 45900 5 10 1 1 0 0 1
refdes=Ci#
}
C 45600 48200 1 0 0 in-1.sym
{
T 45600 48500 5 10 0 0 0 0 1
device=INPUT
T 45800 48100 5 10 1 1 0 0 1
refdes=Vdd
}
C 46400 44000 1 0 0 2n7002.sym
{
T 46500 44800 5 10 0 1 0 0 1
value=2N7002P
T 46900 44600 5 10 0 1 0 0 1
footprint=SOT23
T 47900 44600 5 10 0 1 0 0 1
device=NMOS
T 46700 44300 5 10 1 1 0 0 1
refdes=M6
}
C 46400 44700 1 0 0 2n7002.sym
{
T 46500 45500 5 10 0 1 0 0 1
value=2N7002P
T 46900 45300 5 10 0 1 0 0 1
footprint=SOT23
T 47900 45300 5 10 0 1 0 0 1
device=NMOS
T 46700 45000 5 10 1 1 0 0 1
refdes=M4
}
C 46400 46400 1 0 0 2n7002.sym
{
T 46500 47200 5 10 0 1 0 0 1
value=2N7002P
T 46900 47000 5 10 0 1 0 0 1
footprint=SOT23
T 47900 47000 5 10 0 1 0 0 1
device=NMOS
T 46300 46800 5 10 1 1 0 0 1
refdes=M1
}
C 46400 45500 1 0 0 2n7002.sym
{
T 46500 46300 5 10 0 1 0 0 1
value=2N7002P
T 46900 46100 5 10 0 1 0 0 1
footprint=SOT23
T 47900 46100 5 10 0 1 0 0 1
device=NMOS
T 46700 45700 5 10 1 1 0 0 1
refdes=M3
}
C 48300 44700 1 0 1 2n7002.sym
{
T 48200 45500 5 10 0 1 0 6 1
value=2N7002P
T 47800 45300 5 10 0 1 0 6 1
footprint=SOT23
T 46800 45300 5 10 0 1 0 6 1
device=NMOS
T 48000 45000 5 10 1 1 0 6 1
refdes=M5
}
C 48300 44000 1 0 1 2n7002.sym
{
T 48200 44800 5 10 0 1 0 6 1
value=2N7002P
T 47800 44600 5 10 0 1 0 6 1
footprint=SOT23
T 46800 44600 5 10 0 1 0 6 1
device=NMOS
T 48000 44300 5 10 1 1 0 6 1
refdes=M7
}
C 47600 46600 1 0 0 out-1.sym
{
T 47600 46900 5 10 0 0 0 0 1
device=OUTPUT
T 47900 46500 5 10 1 1 0 0 1
refdes=Q
}
C 46800 47300 1 0 0 out-1.sym
{
T 46800 47600 5 10 0 0 0 0 1
device=OUTPUT
T 47000 47200 5 10 1 1 0 0 1
refdes=Co
}
C 46900 47400 1 90 0 resistor-1.sym
{
T 46500 47700 5 10 0 0 90 0 1
device=RESISTOR
T 46600 47900 5 10 1 1 90 0 1
refdes=R1
T 46900 47400 5 10 0 1 0 0 1
value=3k3
}
C 47700 47400 1 90 0 resistor-1.sym
{
T 47300 47700 5 10 0 0 90 0 1
device=RESISTOR
T 47400 47900 5 10 1 1 90 0 1
refdes=R2
T 47700 47400 5 10 0 1 0 0 1
value=3k3
}
C 48400 47400 1 90 0 resistor-1.sym
{
T 48000 47700 5 10 0 0 90 0 1
device=RESISTOR
T 48600 47700 5 10 1 1 90 0 1
refdes=R3
T 48400 47400 5 10 0 1 0 0 1
value=3k3
}
N 48300 45000 48300 47400 4
N 48300 46000 46800 46000 4
N 47900 44800 47900 44500 4
N 46800 45200 47900 45200 4
N 46800 44800 46800 44500 4
N 46800 44100 47900 44100 4
N 46400 45000 46400 46200 4
C 45600 43700 1 0 0 in-1.sym
{
T 45600 44000 5 10 0 0 0 0 1
device=INPUT
T 45700 43900 5 10 1 1 0 0 1
refdes=GND
}
N 46800 45600 47000 45600 4
N 47000 44100 47000 46300 4
N 47000 43800 46200 43800 4
N 46200 48300 48300 48300 4
N 46200 45800 46400 45800 4
N 46200 46700 46400 46700 4
N 46400 44300 46300 44300 4
N 46300 44300 46300 46700 4
N 47600 45200 47600 47400 4
C 47200 46400 1 0 1 2n7002.sym
{
T 47100 47200 5 10 0 1 0 6 1
value=2N7002P
T 46700 47000 5 10 0 1 0 6 1
footprint=SOT23
T 45700 47000 5 10 0 1 0 6 1
device=NMOS
T 47300 46800 5 10 1 1 0 6 1
refdes=M2
}
N 46800 46900 46800 47400 4
N 46400 46200 47200 46200 4
N 47200 46200 47200 46700 4
N 46800 46500 46800 46300 4
N 46800 46300 47000 46300 4
N 47000 44100 47000 43800 4
