--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf K7.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SW<0>       |    0.216(R)|      FAST  |    2.347(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |        12.350(R)|      SLOW  |         4.763(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
AN<1>       |        12.405(R)|      SLOW  |         4.786(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
AN<2>       |        12.427(R)|      SLOW  |         4.749(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
AN<3>       |        12.512(R)|      SLOW  |         4.765(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LEDEN       |        12.860(R)|      SLOW  |         4.729(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
SEGMENT<0>  |        16.425(R)|      SLOW  |         5.942(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
SEGMENT<1>  |        16.693(R)|      SLOW  |         5.651(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
SEGMENT<2>  |        16.432(R)|      SLOW  |         5.661(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
SEGMENT<3>  |        16.007(R)|      SLOW  |         5.701(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
SEGMENT<4>  |        15.300(R)|      SLOW  |         5.447(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
SEGMENT<5>  |        16.036(R)|      SLOW  |         5.796(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
SEGMENT<6>  |        15.271(R)|      SLOW  |         5.504(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
sclk        |        13.998(R)|      SLOW  |         5.292(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
sout        |        12.051(R)|      SLOW  |         4.667(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.547|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |LEDEN          |    9.297|
clk            |sclk           |    9.800|
---------------+---------------+---------+


Analysis completed Sat Dec 18 13:52:10 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5101 MB



