{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692498817013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692498817013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 19 20:33:36 2023 " "Processing started: Sat Aug 19 20:33:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692498817013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498817013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tallernios -c tallernios " "Command: quartus_map --read_settings_files=on --write_settings_files=off tallernios -c tallernios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498817013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692498817331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692498817331 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "platform.qsys " "Elaborating Platform Designer system entity \"platform.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498822805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:44 Progress: Loading Cronometro_SO/platform.qsys " "2023.08.19.20:33:44 Progress: Loading Cronometro_SO/platform.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498824947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:45 Progress: Reading input file " "2023.08.19.20:33:45 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498825517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:45 Progress: Adding clk_0 \[clock_source 22.1\] " "2023.08.19.20:33:45 Progress: Adding clk_0 \[clock_source 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498825556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:45 Progress: Parameterizing module clk_0 " "2023.08.19.20:33:45 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498825933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:45 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 22.1\] " "2023.08.19.20:33:45 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498825936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Parameterizing module nios2_gen2_0 " "2023.08.19.20:33:46 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Adding pio_7segments_0 \[altera_avalon_pio 22.1\] " "2023.08.19.20:33:46 Progress: Adding pio_7segments_0 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826171 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Parameterizing module pio_7segments_0 " "2023.08.19.20:33:46 Progress: Parameterizing module pio_7segments_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Adding pio_7segments_1 \[altera_avalon_pio 22.1\] " "2023.08.19.20:33:46 Progress: Adding pio_7segments_1 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Parameterizing module pio_7segments_1 " "2023.08.19.20:33:46 Progress: Parameterizing module pio_7segments_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Adding pio_7segments_2 \[altera_avalon_pio 22.1\] " "2023.08.19.20:33:46 Progress: Adding pio_7segments_2 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Parameterizing module pio_7segments_2 " "2023.08.19.20:33:46 Progress: Parameterizing module pio_7segments_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Adding pio_7segments_3 \[altera_avalon_pio 22.1\] " "2023.08.19.20:33:46 Progress: Adding pio_7segments_3 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Parameterizing module pio_7segments_3 " "2023.08.19.20:33:46 Progress: Parameterizing module pio_7segments_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Adding pio_7segments_4 \[altera_avalon_pio 22.1\] " "2023.08.19.20:33:46 Progress: Adding pio_7segments_4 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Parameterizing module pio_7segments_4 " "2023.08.19.20:33:46 Progress: Parameterizing module pio_7segments_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Adding pio_7segments_5 \[altera_avalon_pio 22.1\] " "2023.08.19.20:33:46 Progress: Adding pio_7segments_5 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Parameterizing module pio_7segments_5 " "2023.08.19.20:33:46 Progress: Parameterizing module pio_7segments_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Adding pio_button_0 \[altera_avalon_pio 22.1\] " "2023.08.19.20:33:46 Progress: Adding pio_button_0 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Parameterizing module pio_button_0 " "2023.08.19.20:33:46 Progress: Parameterizing module pio_button_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Adding pio_switch_0 \[altera_avalon_pio 22.1\] " "2023.08.19.20:33:46 Progress: Adding pio_switch_0 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Parameterizing module pio_switch_0 " "2023.08.19.20:33:46 Progress: Parameterizing module pio_switch_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Adding ram_0 \[altera_avalon_onchip_memory2 22.1\] " "2023.08.19.20:33:46 Progress: Adding ram_0 \[altera_avalon_onchip_memory2 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Parameterizing module ram_0 " "2023.08.19.20:33:46 Progress: Parameterizing module ram_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Adding rom_0 \[altera_avalon_onchip_memory2 22.1\] " "2023.08.19.20:33:46 Progress: Adding rom_0 \[altera_avalon_onchip_memory2 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Parameterizing module rom_0 " "2023.08.19.20:33:46 Progress: Parameterizing module rom_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Adding timer_0 \[altera_avalon_timer 22.1\] " "2023.08.19.20:33:46 Progress: Adding timer_0 \[altera_avalon_timer 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Parameterizing module timer_0 " "2023.08.19.20:33:46 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Building connections " "2023.08.19.20:33:46 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Parameterizing connections " "2023.08.19.20:33:46 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:46 Progress: Validating " "2023.08.19.20:33:46 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498826269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.08.19.20:33:47 Progress: Done reading input file " "2023.08.19.20:33:47 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498827140 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Platform.nios2_gen2_0: No Debugger.  You will not be able to download or debug programs " "Platform.nios2_gen2_0: No Debugger.  You will not be able to download or debug programs" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498828173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.pio_button_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.pio_button_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498828173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform.pio_switch_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Platform.pio_switch_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498828173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform: Generating platform \"platform\" for QUARTUS_SYNTH " "Platform: Generating platform \"platform\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498828721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master nios2_gen2_0.instruction_master and slave rom_0.s1 because the master has address signal 12 bit wide, but the slave is 10 bit wide. " "Interconnect is inserted between master nios2_gen2_0.instruction_master and slave rom_0.s1 because the master has address signal 12 bit wide, but the slave is 10 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498832187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master nios2_gen2_0.instruction_master and slave rom_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master nios2_gen2_0.instruction_master and slave rom_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498832187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master nios2_gen2_0.instruction_master and slave rom_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master nios2_gen2_0.instruction_master and slave rom_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498832187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"platform\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"platform\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_7segments_0: Starting RTL generation for module 'platform_pio_7segments_0' " "Pio_7segments_0: Starting RTL generation for module 'platform_pio_7segments_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_7segments_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_pio_7segments_0 --dir=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0002_pio_7segments_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0002_pio_7segments_0_gen//platform_pio_7segments_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_7segments_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_pio_7segments_0 --dir=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0002_pio_7segments_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0002_pio_7segments_0_gen//platform_pio_7segments_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_7segments_0: Done RTL generation for module 'platform_pio_7segments_0' " "Pio_7segments_0: Done RTL generation for module 'platform_pio_7segments_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_7segments_0: \"platform\" instantiated altera_avalon_pio \"pio_7segments_0\" " "Pio_7segments_0: \"platform\" instantiated altera_avalon_pio \"pio_7segments_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_button_0: Starting RTL generation for module 'platform_pio_button_0' " "Pio_button_0: Starting RTL generation for module 'platform_pio_button_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_button_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_pio_button_0 --dir=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0003_pio_button_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0003_pio_button_0_gen//platform_pio_button_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_button_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_pio_button_0 --dir=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0003_pio_button_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0003_pio_button_0_gen//platform_pio_button_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_button_0: Done RTL generation for module 'platform_pio_button_0' " "Pio_button_0: Done RTL generation for module 'platform_pio_button_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_button_0: \"platform\" instantiated altera_avalon_pio \"pio_button_0\" " "Pio_button_0: \"platform\" instantiated altera_avalon_pio \"pio_button_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_switch_0: Starting RTL generation for module 'platform_pio_switch_0' " "Pio_switch_0: Starting RTL generation for module 'platform_pio_switch_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_switch_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_pio_switch_0 --dir=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0004_pio_switch_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0004_pio_switch_0_gen//platform_pio_switch_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_switch_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=platform_pio_switch_0 --dir=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0004_pio_switch_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0004_pio_switch_0_gen//platform_pio_switch_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_switch_0: Done RTL generation for module 'platform_pio_switch_0' " "Pio_switch_0: Done RTL generation for module 'platform_pio_switch_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_switch_0: \"platform\" instantiated altera_avalon_pio \"pio_switch_0\" " "Pio_switch_0: \"platform\" instantiated altera_avalon_pio \"pio_switch_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0: Starting RTL generation for module 'platform_ram_0' " "Ram_0: Starting RTL generation for module 'platform_ram_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_ram_0 --dir=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0005_ram_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0005_ram_0_gen//platform_ram_0_component_configuration.pl  --do_build_sim=0  \] " "Ram_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_ram_0 --dir=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0005_ram_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0005_ram_0_gen//platform_ram_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0: Done RTL generation for module 'platform_ram_0' " "Ram_0: Done RTL generation for module 'platform_ram_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0: \"platform\" instantiated altera_avalon_onchip_memory2 \"ram_0\" " "Ram_0: \"platform\" instantiated altera_avalon_onchip_memory2 \"ram_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rom_0: Starting RTL generation for module 'platform_rom_0' " "Rom_0: Starting RTL generation for module 'platform_rom_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rom_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_rom_0 --dir=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0006_rom_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0006_rom_0_gen//platform_rom_0_component_configuration.pl  --do_build_sim=0  \] " "Rom_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_rom_0 --dir=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0006_rom_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0006_rom_0_gen//platform_rom_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rom_0: Done RTL generation for module 'platform_rom_0' " "Rom_0: Done RTL generation for module 'platform_rom_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rom_0: \"platform\" instantiated altera_avalon_onchip_memory2 \"rom_0\" " "Rom_0: \"platform\" instantiated altera_avalon_onchip_memory2 \"rom_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'platform_timer_0' " "Timer_0: Starting RTL generation for module 'platform_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=platform_timer_0 --dir=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0007_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0007_timer_0_gen//platform_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=platform_timer_0 --dir=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0007_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0007_timer_0_gen//platform_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498836930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'platform_timer_0' " "Timer_0: Done RTL generation for module 'platform_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498837091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"platform\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"platform\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498837094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498842740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498843159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498843576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498844001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498844414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498844833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498845252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498845668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498846088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498846512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498851155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498852805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"platform\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498853657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"platform\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"platform\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498853661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"platform\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"platform\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498853664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'platform_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'platform_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498853675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=platform_nios2_gen2_0_cpu --dir=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0010_cpu_gen//platform_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=platform_nios2_gen2_0_cpu --dir=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/sfv02/AppData/Local/Temp/alt9589_3341448650871248402.dir/0010_cpu_gen//platform_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498853675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.19 20:34:13 (*) Starting Nios II generation " "Cpu: # 2023.08.19 20:34:13 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498854545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.19 20:34:13 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.08.19 20:34:13 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498854545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.19 20:34:13 (*)   Creating all objects for CPU " "Cpu: # 2023.08.19 20:34:13 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498854545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.19 20:34:14 (*)   Generating RTL from CPU objects " "Cpu: # 2023.08.19 20:34:14 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498854546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.19 20:34:14 (*)   Creating plain-text RTL " "Cpu: # 2023.08.19 20:34:14 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498854546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.08.19 20:34:14 (*) Done Nios II generation " "Cpu: # 2023.08.19 20:34:14 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498854546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'platform_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'platform_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498854547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498854577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498854579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ram_0_s1_translator\" " "Ram_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ram_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498854581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498854582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ram_0_s1_agent\" " "Ram_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ram_0_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498854583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ram_0_s1_agent_rsp_fifo\" " "Ram_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ram_0_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498854585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498854600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498854606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498854610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498854621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498854625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498854636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498854646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498855443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498855455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498855461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498855464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498855470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498855471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498855477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498855478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498855481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Platform: Done \"platform\" with 31 modules, 40 files " "Platform: Done \"platform\" with 31 modules, 40 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498855482 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "platform.qsys " "Finished elaborating Platform Designer system entity \"platform.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tallernios.sv 1 1 " "Found 1 design units, including 1 entities, in source file tallernios.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tallernios " "Found entity 1: tallernios" {  } { { "tallernios.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/tallernios.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7.sv 1 1 " "Found 1 design units, including 1 entities, in source file display7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display7 " "Found entity 1: display7" {  } { { "display7.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/display7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/platform.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform " "Found entity 1: platform" {  } { { "db/ip/platform/platform.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/platform.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/platform/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/platform/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856465 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/platform/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/platform/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/platform/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/platform/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/platform/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/platform/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/platform/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_irq_mapper " "Found entity 1: platform_irq_mapper" {  } { { "db/ip/platform/submodules/platform_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0 " "Found entity 1: platform_mm_interconnect_0" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_demux " "Found entity 1: platform_mm_interconnect_0_cmd_demux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_cmd_mux " "Found entity 1: platform_mm_interconnect_0_cmd_mux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692498856564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692498856564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_default_decode " "Found entity 1: platform_mm_interconnect_0_router_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856565 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router " "Found entity 2: platform_mm_interconnect_0_router" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692498856574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692498856574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_router_001_default_decode " "Found entity 1: platform_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856574 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_0_router_001 " "Found entity 2: platform_mm_interconnect_0_router_001" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_demux " "Found entity 1: platform_mm_interconnect_0_rsp_demux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_0_rsp_mux " "Found entity 1: platform_mm_interconnect_0_rsp_mux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1 " "Found entity 1: platform_mm_interconnect_1" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_cmd_demux " "Found entity 1: platform_mm_interconnect_1_cmd_demux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_cmd_mux " "Found entity 1: platform_mm_interconnect_1_cmd_mux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856598 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692498856599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692498856599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_router_default_decode " "Found entity 1: platform_mm_interconnect_1_router_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856600 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_1_router " "Found entity 2: platform_mm_interconnect_1_router" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856600 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel platform_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at platform_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692498856601 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel platform_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at platform_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692498856601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_router_001_default_decode " "Found entity 1: platform_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856602 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_mm_interconnect_1_router_001 " "Found entity 2: platform_mm_interconnect_1_router_001" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform_mm_interconnect_1_rsp_mux " "Found entity 1: platform_mm_interconnect_1_rsp_mux" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_nios2_gen2_0 " "Found entity 1: platform_nios2_gen2_0" {  } { { "db/ip/platform/submodules/platform_nios2_gen2_0.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: platform_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856614 ""} { "Info" "ISGN_ENTITY_NAME" "2 platform_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: platform_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856614 ""} { "Info" "ISGN_ENTITY_NAME" "3 platform_nios2_gen2_0_cpu " "Found entity 3: platform_nios2_gen2_0_cpu" {  } { { "db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_nios2_gen2_0_cpu_test_bench " "Found entity 1: platform_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/platform/submodules/platform_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_pio_7segments_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_pio_7segments_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_pio_7segments_0 " "Found entity 1: platform_pio_7segments_0" {  } { { "db/ip/platform/submodules/platform_pio_7segments_0.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_pio_7segments_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_pio_button_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_pio_button_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_pio_button_0 " "Found entity 1: platform_pio_button_0" {  } { { "db/ip/platform/submodules/platform_pio_button_0.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_pio_button_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_pio_switch_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_pio_switch_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_pio_switch_0 " "Found entity 1: platform_pio_switch_0" {  } { { "db/ip/platform/submodules/platform_pio_switch_0.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_pio_switch_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_ram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_ram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_ram_0 " "Found entity 1: platform_ram_0" {  } { { "db/ip/platform/submodules/platform_ram_0.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_ram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_rom_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_rom_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_rom_0 " "Found entity 1: platform_rom_0" {  } { { "db/ip/platform/submodules/platform_rom_0.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_rom_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/platform/submodules/platform_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/platform/submodules/platform_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 platform_timer_0 " "Found entity 1: platform_timer_0" {  } { { "db/ip/platform/submodules/platform_timer_0.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856632 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tallernios " "Elaborating entity \"tallernios\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692498856703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform platform:plat " "Elaborating entity \"platform\" for hierarchy \"platform:plat\"" {  } { { "tallernios.sv" "plat" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/tallernios.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_nios2_gen2_0 platform:plat\|platform_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"platform_nios2_gen2_0\" for hierarchy \"platform:plat\|platform_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/platform/platform.v" "nios2_gen2_0" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/platform.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_nios2_gen2_0_cpu platform:plat\|platform_nios2_gen2_0:nios2_gen2_0\|platform_nios2_gen2_0_cpu:cpu " "Elaborating entity \"platform_nios2_gen2_0_cpu\" for hierarchy \"platform:plat\|platform_nios2_gen2_0:nios2_gen2_0\|platform_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/platform/submodules/platform_nios2_gen2_0.v" "cpu" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_nios2_gen2_0.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_nios2_gen2_0_cpu_test_bench platform:plat\|platform_nios2_gen2_0:nios2_gen2_0\|platform_nios2_gen2_0_cpu:cpu\|platform_nios2_gen2_0_cpu_test_bench:the_platform_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"platform_nios2_gen2_0_cpu_test_bench\" for hierarchy \"platform:plat\|platform_nios2_gen2_0:nios2_gen2_0\|platform_nios2_gen2_0_cpu:cpu\|platform_nios2_gen2_0_cpu_test_bench:the_platform_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v" "the_platform_nios2_gen2_0_cpu_test_bench" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_nios2_gen2_0_cpu_register_bank_a_module platform:plat\|platform_nios2_gen2_0:nios2_gen2_0\|platform_nios2_gen2_0_cpu:cpu\|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"platform_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"platform:plat\|platform_nios2_gen2_0:nios2_gen2_0\|platform_nios2_gen2_0_cpu:cpu\|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v" "platform_nios2_gen2_0_cpu_register_bank_a" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform:plat\|platform_nios2_gen2_0:nios2_gen2_0\|platform_nios2_gen2_0_cpu:cpu\|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform:plat\|platform_nios2_gen2_0:nios2_gen2_0\|platform_nios2_gen2_0_cpu:cpu\|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:plat\|platform_nios2_gen2_0:nios2_gen2_0\|platform_nios2_gen2_0_cpu:cpu\|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform:plat\|platform_nios2_gen2_0:nios2_gen2_0\|platform_nios2_gen2_0_cpu:cpu\|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:plat\|platform_nios2_gen2_0:nios2_gen2_0\|platform_nios2_gen2_0_cpu:cpu\|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform:plat\|platform_nios2_gen2_0:nios2_gen2_0\|platform_nios2_gen2_0_cpu:cpu\|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856742 ""}  } { { "db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692498856742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 platform:plat\|platform_nios2_gen2_0:nios2_gen2_0\|platform_nios2_gen2_0_cpu:cpu\|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"platform:plat\|platform_nios2_gen2_0:nios2_gen2_0\|platform_nios2_gen2_0_cpu:cpu\|platform_nios2_gen2_0_cpu_register_bank_a_module:platform_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_nios2_gen2_0_cpu_register_bank_b_module platform:plat\|platform_nios2_gen2_0:nios2_gen2_0\|platform_nios2_gen2_0_cpu:cpu\|platform_nios2_gen2_0_cpu_register_bank_b_module:platform_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"platform_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"platform:plat\|platform_nios2_gen2_0:nios2_gen2_0\|platform_nios2_gen2_0_cpu:cpu\|platform_nios2_gen2_0_cpu_register_bank_b_module:platform_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v" "platform_nios2_gen2_0_cpu_register_bank_b" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_nios2_gen2_0_cpu.v" 1341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_pio_7segments_0 platform:plat\|platform_pio_7segments_0:pio_7segments_0 " "Elaborating entity \"platform_pio_7segments_0\" for hierarchy \"platform:plat\|platform_pio_7segments_0:pio_7segments_0\"" {  } { { "db/ip/platform/platform.v" "pio_7segments_0" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/platform.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_pio_button_0 platform:plat\|platform_pio_button_0:pio_button_0 " "Elaborating entity \"platform_pio_button_0\" for hierarchy \"platform:plat\|platform_pio_button_0:pio_button_0\"" {  } { { "db/ip/platform/platform.v" "pio_button_0" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/platform.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_pio_switch_0 platform:plat\|platform_pio_switch_0:pio_switch_0 " "Elaborating entity \"platform_pio_switch_0\" for hierarchy \"platform:plat\|platform_pio_switch_0:pio_switch_0\"" {  } { { "db/ip/platform/platform.v" "pio_switch_0" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/platform.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_ram_0 platform:plat\|platform_ram_0:ram_0 " "Elaborating entity \"platform_ram_0\" for hierarchy \"platform:plat\|platform_ram_0:ram_0\"" {  } { { "db/ip/platform/platform.v" "ram_0" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/platform.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform:plat\|platform_ram_0:ram_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform:plat\|platform_ram_0:ram_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_ram_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_ram_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:plat\|platform_ram_0:ram_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform:plat\|platform_ram_0:ram_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_ram_0.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_ram_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:plat\|platform_ram_0:ram_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform:plat\|platform_ram_0:ram_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file platform_ram_0.hex " "Parameter \"init_file\" = \"platform_ram_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856807 ""}  } { { "db/ip/platform/submodules/platform_ram_0.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_ram_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692498856807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_acm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_acm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_acm1 " "Found entity 1: altsyncram_acm1" {  } { { "db/altsyncram_acm1.tdf" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/altsyncram_acm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_acm1 platform:plat\|platform_ram_0:ram_0\|altsyncram:the_altsyncram\|altsyncram_acm1:auto_generated " "Elaborating entity \"altsyncram_acm1\" for hierarchy \"platform:plat\|platform_ram_0:ram_0\|altsyncram:the_altsyncram\|altsyncram_acm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_rom_0 platform:plat\|platform_rom_0:rom_0 " "Elaborating entity \"platform_rom_0\" for hierarchy \"platform:plat\|platform_rom_0:rom_0\"" {  } { { "db/ip/platform/platform.v" "rom_0" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/platform.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platform:plat\|platform_rom_0:rom_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"platform:plat\|platform_rom_0:rom_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_rom_0.v" "the_altsyncram" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_rom_0.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platform:plat\|platform_rom_0:rom_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"platform:plat\|platform_rom_0:rom_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/platform/submodules/platform_rom_0.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_rom_0.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platform:plat\|platform_rom_0:rom_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"platform:plat\|platform_rom_0:rom_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file platform_rom_0.hex " "Parameter \"init_file\" = \"platform_rom_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692498856856 ""}  } { { "db/ip/platform/submodules/platform_rom_0.v" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_rom_0.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692498856856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ubm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ubm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ubm1 " "Found entity 1: altsyncram_ubm1" {  } { { "db/altsyncram_ubm1.tdf" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/altsyncram_ubm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692498856892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498856892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ubm1 platform:plat\|platform_rom_0:rom_0\|altsyncram:the_altsyncram\|altsyncram_ubm1:auto_generated " "Elaborating entity \"altsyncram_ubm1\" for hierarchy \"platform:plat\|platform_rom_0:rom_0\|altsyncram:the_altsyncram\|altsyncram_ubm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856893 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "platform_rom_0.hex 128 10 " "Width of data items in \"platform_rom_0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 platform_rom_0.hex " "Data at line (2) of memory initialization file \"platform_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692498856897 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 platform_rom_0.hex " "Data at line (3) of memory initialization file \"platform_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692498856897 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 platform_rom_0.hex " "Data at line (4) of memory initialization file \"platform_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692498856897 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 platform_rom_0.hex " "Data at line (5) of memory initialization file \"platform_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692498856897 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 platform_rom_0.hex " "Data at line (6) of memory initialization file \"platform_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692498856897 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 platform_rom_0.hex " "Data at line (7) of memory initialization file \"platform_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692498856897 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 platform_rom_0.hex " "Data at line (8) of memory initialization file \"platform_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692498856897 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 platform_rom_0.hex " "Data at line (9) of memory initialization file \"platform_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692498856897 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 platform_rom_0.hex " "Data at line (10) of memory initialization file \"platform_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692498856897 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 platform_rom_0.hex " "Data at line (11) of memory initialization file \"platform_rom_0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1692498856897 ""}  } { { "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" "" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/software/cronometro/mem_init/platform_rom_0.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1692498856897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_timer_0 platform:plat\|platform_timer_0:timer_0 " "Elaborating entity \"platform_timer_0\" for hierarchy \"platform:plat\|platform_timer_0:timer_0\"" {  } { { "db/ip/platform/platform.v" "timer_0" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/platform.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0 platform:plat\|platform_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"platform_mm_interconnect_0\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/platform/platform.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/platform.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_0_s1_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "ram_0_s1_translator" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_7segments_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_7segments_0_s1_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "pio_7segments_0_s1_translator" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_0_s1_agent\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "ram_0_s1_agent" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ram_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/platform/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ram_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "ram_0_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 1573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router " "Elaborating entity \"platform_mm_interconnect_0_router\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_default_decode platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\|platform_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_default_decode\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router:router\|platform_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_001 platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"platform_mm_interconnect_0_router_001\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_router_001_default_decode platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\|platform_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_0_router_001_default_decode\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_router_001:router_001\|platform_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_demux platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"platform_mm_interconnect_0_cmd_demux\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_cmd_mux platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"platform_mm_interconnect_0_cmd_mux\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 2962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498856997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_demux platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"platform_mm_interconnect_0_rsp_demux\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_rsp_mux platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"platform_mm_interconnect_0_rsp_mux\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 3356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/platform/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_avalon_st_adapter platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"platform_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0.v" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"platform:plat\|platform_mm_interconnect_0:mm_interconnect_0\|platform_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1 platform:plat\|platform_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"platform_mm_interconnect_1\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/platform/platform.v" "mm_interconnect_1" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/platform.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:rom_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:rom_0_s1_translator\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "rom_0_s1_translator" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_0_s1_agent\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "rom_0_s1_agent" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:rom_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/platform/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:rom_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "rom_0_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_router platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router:router " "Elaborating entity \"platform_mm_interconnect_1_router\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router:router\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "router" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_router_default_decode platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router:router\|platform_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_1_router_default_decode\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router:router\|platform_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_router_001 platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"platform_mm_interconnect_1_router_001\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "router_001" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_router_001_default_decode platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router_001:router_001\|platform_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"platform_mm_interconnect_1_router_001_default_decode\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_router_001:router_001\|platform_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_cmd_demux platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"platform_mm_interconnect_1_cmd_demux\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "cmd_demux" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_cmd_mux platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"platform_mm_interconnect_1_cmd_mux\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "cmd_mux" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_mm_interconnect_1_rsp_mux platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"platform_mm_interconnect_1_rsp_mux\" for hierarchy \"platform:plat\|platform_mm_interconnect_1:mm_interconnect_1\|platform_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/platform/submodules/platform_mm_interconnect_1.v" "rsp_mux" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/platform_mm_interconnect_1.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform_irq_mapper platform:plat\|platform_irq_mapper:irq_mapper " "Elaborating entity \"platform_irq_mapper\" for hierarchy \"platform:plat\|platform_irq_mapper:irq_mapper\"" {  } { { "db/ip/platform/platform.v" "irq_mapper" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/platform.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller platform:plat\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"platform:plat\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/platform/platform.v" "rst_controller" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/platform.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer platform:plat\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"platform:plat\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/platform/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer platform:plat\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"platform:plat\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/platform/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/db/ip/platform/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7 display7:s0 " "Elaborating entity \"display7\" for hierarchy \"display7:s0\"" {  } { { "tallernios.sv" "s0" { Text "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/tallernios.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498857049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692498858912 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "151 " "151 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692498859406 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/output_files/tallernios.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/output_files/tallernios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498859593 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692498859790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692498859790 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1087 " "Implemented 1087 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692498859891 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692498859891 ""} { "Info" "ICUT_CUT_TM_LCELLS" "912 " "Implemented 912 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692498859891 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1692498859891 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692498859891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692498859927 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 19 20:34:19 2023 " "Processing ended: Sat Aug 19 20:34:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692498859927 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692498859927 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692498859927 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692498859927 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1692498860989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692498860990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 19 20:34:20 2023 " "Processing started: Sat Aug 19 20:34:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692498860990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1692498860990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tallernios -c tallernios " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tallernios -c tallernios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1692498860990 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1692498861053 ""}
{ "Info" "0" "" "Project  = tallernios" {  } {  } 0 0 "Project  = tallernios" 0 0 "Fitter" 0 0 1692498861053 ""}
{ "Info" "0" "" "Revision = tallernios" {  } {  } 0 0 "Revision = tallernios" 0 0 "Fitter" 0 0 1692498861053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1692498861161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1692498861161 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tallernios 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"tallernios\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1692498861172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1692498861202 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1692498861202 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "platform:plat\|platform_rom_0:rom_0\|altsyncram:the_altsyncram\|altsyncram_ubm1:auto_generated\|ram_block1a22 " "Atom \"platform:plat\|platform_rom_0:rom_0\|altsyncram:the_altsyncram\|altsyncram_ubm1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1692498861258 "|tallernios|platform:plat|platform_rom_0:rom_0|altsyncram:the_altsyncram|altsyncram_ubm1:auto_generated|ram_block1a22"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1692498861258 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1692498861472 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1692498861487 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1692498861652 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1692498861668 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1692498868398 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 683 global CLKCTRL_G6 " "clk~inputCLKENA0 with 683 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1692498868501 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1692498868501 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692498868501 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1692498868510 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1692498868511 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1692498868514 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1692498868516 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1692498868516 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1692498868517 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelfpga_lite/proyectos/tutorial/cronometro_so/db/ip/platform/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/intelfpga_lite/proyectos/tutorial/cronometro_so/db/ip/platform/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1692498869263 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1692498869268 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1692498869289 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1692498869289 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1692498869289 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1692498869356 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1692498869357 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1692498869357 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692498869432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1692498873204 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1692498873526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:13 " "Fitter placement preparation operations ending: elapsed time is 00:02:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692499006218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1692499069821 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1692499072280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692499072280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1692499073440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X67_Y11 X77_Y22 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22"} { { 12 { 0 ""} 67 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1692499076265 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1692499076265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1692499078763 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1692499078763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692499078766 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.16 " "Total time spent on timing analysis during the Fitter is 2.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1692499080675 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1692499080715 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1692499081128 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1692499081129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1692499081530 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692499084162 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/output_files/tallernios.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/output_files/tallernios.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1692499084474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7863 " "Peak virtual memory: 7863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692499085033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 19 20:38:05 2023 " "Processing ended: Sat Aug 19 20:38:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692499085033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:45 " "Elapsed time: 00:03:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692499085033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:24 " "Total CPU time (on all processors): 00:09:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692499085033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1692499085033 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1692499085979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692499085979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 19 20:38:05 2023 " "Processing started: Sat Aug 19 20:38:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692499085979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1692499085979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tallernios -c tallernios " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tallernios -c tallernios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1692499085979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1692499086508 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1692499090215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692499090605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 19 20:38:10 2023 " "Processing ended: Sat Aug 19 20:38:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692499090605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692499090605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692499090605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1692499090605 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1692499091299 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1692499091671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692499091672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 19 20:38:11 2023 " "Processing started: Sat Aug 19 20:38:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692499091672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1692499091672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tallernios -c tallernios " "Command: quartus_sta tallernios -c tallernios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1692499091672 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1692499091734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1692499092153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1692499092154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499092184 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499092184 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/intelfpga_lite/proyectos/tutorial/cronometro_so/db/ip/platform/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/intelfpga_lite/proyectos/tutorial/cronometro_so/db/ip/platform/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1692499092587 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499092593 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1692499092594 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692499092594 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1692499092600 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692499092600 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1692499092601 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1692499092613 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1692499092666 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1692499092666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.018 " "Worst-case setup slack is -4.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499092667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499092667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.018           -2117.193 clk  " "   -4.018           -2117.193 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499092667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499092667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.302 " "Worst-case hold slack is 0.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499092672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499092672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 clk  " "    0.302               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499092672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499092672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.005 " "Worst-case recovery slack is -1.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499092676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499092676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.005            -414.692 clk  " "   -1.005            -414.692 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499092676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499092676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.903 " "Worst-case removal slack is 0.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499092680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499092680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.903               0.000 clk  " "    0.903               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499092680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499092680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499092683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499092683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -2536.135 clk  " "   -2.174           -2536.135 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499092683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499092683 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692499092693 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692499092693 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1692499092696 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1692499092721 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1692499093669 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692499093767 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1692499093778 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1692499093778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.952 " "Worst-case setup slack is -3.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499093780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499093780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.952           -2027.793 clk  " "   -3.952           -2027.793 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499093780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499093780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.282 " "Worst-case hold slack is 0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499093786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499093786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 clk  " "    0.282               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499093786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499093786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.930 " "Worst-case recovery slack is -0.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499093790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499093790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.930            -375.606 clk  " "   -0.930            -375.606 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499093790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499093790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.857 " "Worst-case removal slack is 0.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499093794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499093794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.857               0.000 clk  " "    0.857               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499093794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499093794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499093797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499093797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -2555.965 clk  " "   -2.174           -2555.965 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499093797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499093797 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692499093807 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692499093807 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1692499093810 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1692499093958 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1692499094764 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692499094849 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1692499094852 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1692499094852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.966 " "Worst-case setup slack is -1.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499094854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499094854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.966            -871.584 clk  " "   -1.966            -871.584 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499094854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499094854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499094858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499094858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 clk  " "    0.174               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499094858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499094858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.306 " "Worst-case recovery slack is -0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499094862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499094862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306             -65.543 clk  " "   -0.306             -65.543 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499094862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499094862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.480 " "Worst-case removal slack is 0.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499094866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499094866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 clk  " "    0.480               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499094866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499094866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499094868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499094868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -2270.298 clk  " "   -2.174           -2270.298 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499094868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499094868 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692499094877 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692499094877 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1692499094880 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692499095029 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1692499095032 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1692499095032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.713 " "Worst-case setup slack is -1.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499095034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499095034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.713            -697.549 clk  " "   -1.713            -697.549 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499095034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499095034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499095038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499095038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 clk  " "    0.146               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499095038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499095038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.170 " "Worst-case recovery slack is -0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499095042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499095042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.170             -23.224 clk  " "   -0.170             -23.224 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499095042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499095042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.438 " "Worst-case removal slack is 0.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499095045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499095045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 clk  " "    0.438               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499095045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499095045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499095047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499095047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -2271.710 clk  " "   -2.174           -2271.710 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692499095047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692499095047 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692499095056 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692499095056 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1692499096257 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1692499096258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5336 " "Peak virtual memory: 5336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692499096324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 19 20:38:16 2023 " "Processing ended: Sat Aug 19 20:38:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692499096324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692499096324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692499096324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1692499096324 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1692499097260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692499097261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 19 20:38:17 2023 " "Processing started: Sat Aug 19 20:38:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692499097261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1692499097261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tallernios -c tallernios " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tallernios -c tallernios" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1692499097261 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1692499097875 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tallernios.vo C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/simulation/modelsim/ simulation " "Generated file tallernios.vo in folder \"C:/intelFPGA_lite/Proyectos/tutorial/Cronometro_SO/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1692499098010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692499098060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 19 20:38:18 2023 " "Processing ended: Sat Aug 19 20:38:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692499098060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692499098060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692499098060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1692499098060 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "EDA Netlist Writer" 0 -1 1692499098697 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1692499098697 ""}
