From 75426f21915f1d5c0cf723e26e8dce5534d00ed9 Mon Sep 17 00:00:00 2001
From: Matteo Lisi <matteo.lisi@engicam.com>
Date: Fri, 7 Jun 2019 14:30:54 +0200
Subject: [PATCH 2/8] fix-icoremx8mm-uboot

---
 arch/arm/dts/icore-imx8mm.dts                 |  13 +--
 arch/arm/dts/icore-mx8mm.dts                  |  13 +--
 .../arm/include/asm/arch-imx8m/clock_imx8mm.h |   1 +
 arch/arm/mach-imx/imx8m/clock_imx8mm.c        |   5 +
 board/engicam/icore_mx8mm/icore_mx8mm.c       | 102 ++----------------
 configs/icore_mx8mm_defconfig                 |   2 +-
 include/configs/icore_mx8mm.h                 |   5 +-
 7 files changed, 31 insertions(+), 110 deletions(-)

diff --git a/arch/arm/dts/icore-imx8mm.dts b/arch/arm/dts/icore-imx8mm.dts
index ba61df0..4dffd51 100644
--- a/arch/arm/dts/icore-imx8mm.dts
+++ b/arch/arm/dts/icore-imx8mm.dts
@@ -17,7 +17,7 @@
 #include "fsl-imx8mm.dtsi"
 
 / {
-	model = "FSL i.MX8MM EVK board";
+	model = "Engicam i.Core MX8MM based board";
 	compatible = "fsl,imx8mm-evk", "fsl,imx8mm";
 
 	chosen {
@@ -204,10 +204,10 @@
 				MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC	0x91
 				MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
 				MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
-				MX8MM_IOMUXC_SAI2_RXC_GPIO4_IO22	0x19
+				MX8MM_IOMUXC_NAND_DATA01_GPIO3_IO7	0x19
 			>;
 		};
-
+#ifdef TOLTO_MM
 		pinctrl_flexspi0: flexspi0grp {
 			fsl,pins = <
 				MX8MM_IOMUXC_NAND_ALE_QSPI_A_SCLK 0x1c4
@@ -219,7 +219,7 @@
 				MX8MM_IOMUXC_NAND_DATA03_QSPI_A_DATA3 0x84
 			>;
 		};
-
+#endif
 		pinctrl_i2c1: i2c1grp {
 			fsl,pins = <
 				MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL			0x400001c3
@@ -582,6 +582,7 @@
 	status = "okay";
 };
 
+#ifdef TOLTO_MM
 &flexspi0 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_flexspi0>;
@@ -596,7 +597,7 @@
 		spi-nor,ddr-quad-read-dummy = <8>;
 	};
 };
-
+#endif
 &fec1 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_fec1>;
@@ -611,7 +612,7 @@
 
 		ethphy0: ethernet-phy@0 {
 			compatible = "ethernet-phy-ieee802.3-c22";
-			reg = <0>;
+			reg = <3>;
 			at803x,led-act-blind-workaround;
 			at803x,eee-okay;
 			at803x,vddio-1p8v;
diff --git a/arch/arm/dts/icore-mx8mm.dts b/arch/arm/dts/icore-mx8mm.dts
index ba61df0..4dffd51 100644
--- a/arch/arm/dts/icore-mx8mm.dts
+++ b/arch/arm/dts/icore-mx8mm.dts
@@ -17,7 +17,7 @@
 #include "fsl-imx8mm.dtsi"
 
 / {
-	model = "FSL i.MX8MM EVK board";
+	model = "Engicam i.Core MX8MM based board";
 	compatible = "fsl,imx8mm-evk", "fsl,imx8mm";
 
 	chosen {
@@ -204,10 +204,10 @@
 				MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC	0x91
 				MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
 				MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
-				MX8MM_IOMUXC_SAI2_RXC_GPIO4_IO22	0x19
+				MX8MM_IOMUXC_NAND_DATA01_GPIO3_IO7	0x19
 			>;
 		};
-
+#ifdef TOLTO_MM
 		pinctrl_flexspi0: flexspi0grp {
 			fsl,pins = <
 				MX8MM_IOMUXC_NAND_ALE_QSPI_A_SCLK 0x1c4
@@ -219,7 +219,7 @@
 				MX8MM_IOMUXC_NAND_DATA03_QSPI_A_DATA3 0x84
 			>;
 		};
-
+#endif
 		pinctrl_i2c1: i2c1grp {
 			fsl,pins = <
 				MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL			0x400001c3
@@ -582,6 +582,7 @@
 	status = "okay";
 };
 
+#ifdef TOLTO_MM
 &flexspi0 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_flexspi0>;
@@ -596,7 +597,7 @@
 		spi-nor,ddr-quad-read-dummy = <8>;
 	};
 };
-
+#endif
 &fec1 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_fec1>;
@@ -611,7 +612,7 @@
 
 		ethphy0: ethernet-phy@0 {
 			compatible = "ethernet-phy-ieee802.3-c22";
-			reg = <0>;
+			reg = <3>;
 			at803x,led-act-blind-workaround;
 			at803x,eee-okay;
 			at803x,vddio-1p8v;
diff --git a/arch/arm/include/asm/arch-imx8m/clock_imx8mm.h b/arch/arm/include/asm/arch-imx8m/clock_imx8mm.h
index d8b59d3..e8a2a3b 100644
--- a/arch/arm/include/asm/arch-imx8m/clock_imx8mm.h
+++ b/arch/arm/include/asm/arch-imx8m/clock_imx8mm.h
@@ -524,6 +524,7 @@ enum dram_bypassclk_val {
 #define SYS_PLL3_LOCKED_CTL			(0x3036011c)
 #define SYS_PLL3_MNIT_CTL			(0x30360120)
 #define ANAMIX_MISC_CTL				(0x30360124)
+#define ANAMIX_OUT_ENA				(0x30360128)
 #define DIGPROG					(0x30360800)
 
 #define INTPLL_LOCK_MASK			BIT(31)
diff --git a/arch/arm/mach-imx/imx8m/clock_imx8mm.c b/arch/arm/mach-imx/imx8m/clock_imx8mm.c
index 3635c0f..785d3dd 100644
--- a/arch/arm/mach-imx/imx8m/clock_imx8mm.c
+++ b/arch/arm/mach-imx/imx8m/clock_imx8mm.c
@@ -720,6 +720,11 @@ int clock_init()
 	clock_enable(CCGR_SEC_DEBUG, 1);
 
 	enable_display_clk(1);
+	
+	/* MM: Enable CLKOUT1 */
+	val_cfg0 = 0x1B0;
+	writel(val_cfg0, ANAMIX_OUT_ENA);
+
 	return 0;
 };
 
diff --git a/board/engicam/icore_mx8mm/icore_mx8mm.c b/board/engicam/icore_mx8mm/icore_mx8mm.c
index a1b7e08..d014f6c 100644
--- a/board/engicam/icore_mx8mm/icore_mx8mm.c
+++ b/board/engicam/icore_mx8mm/icore_mx8mm.c
@@ -44,88 +44,6 @@ static iomux_v3_cfg_t const wdog_pads[] = {
 	IMX8MM_PAD_GPIO1_IO02_WDOG1_WDOG_B  | MUX_PAD_CTRL(WDOG_PAD_CTRL),
 };
 
-#ifdef CONFIG_FSL_FSPI
-#define QSPI_PAD_CTRL	(PAD_CTL_DSE2 | PAD_CTL_HYS)
-static iomux_v3_cfg_t const qspi_pads[] = {
-	IMX8MM_PAD_NAND_ALE_QSPI_A_SCLK | MUX_PAD_CTRL(QSPI_PAD_CTRL | PAD_CTL_PE | PAD_CTL_PUE),
-	IMX8MM_PAD_NAND_CE0_B_QSPI_A_SS0_B | MUX_PAD_CTRL(QSPI_PAD_CTRL),
-
-	IMX8MM_PAD_NAND_DATA00_QSPI_A_DATA0 | MUX_PAD_CTRL(QSPI_PAD_CTRL),
-	IMX8MM_PAD_NAND_DATA01_QSPI_A_DATA1 | MUX_PAD_CTRL(QSPI_PAD_CTRL),
-	IMX8MM_PAD_NAND_DATA02_QSPI_A_DATA2 | MUX_PAD_CTRL(QSPI_PAD_CTRL),
-	IMX8MM_PAD_NAND_DATA03_QSPI_A_DATA3 | MUX_PAD_CTRL(QSPI_PAD_CTRL),
-};
-
-int board_qspi_init(void)
-{
-	imx_iomux_v3_setup_multiple_pads(qspi_pads, ARRAY_SIZE(qspi_pads));
-
-	set_clk_qspi();
-
-	return 0;
-}
-#endif
-
-#ifdef CONFIG_MXC_SPI
-#define SPI_PAD_CTRL	(PAD_CTL_DSE2 | PAD_CTL_HYS)
-static iomux_v3_cfg_t const ecspi1_pads[] = {
-	IMX8MM_PAD_ECSPI1_SCLK_ECSPI1_SCLK | MUX_PAD_CTRL(SPI_PAD_CTRL),
-	IMX8MM_PAD_ECSPI1_MOSI_ECSPI1_MOSI | MUX_PAD_CTRL(SPI_PAD_CTRL),
-	IMX8MM_PAD_ECSPI1_MISO_ECSPI1_MISO | MUX_PAD_CTRL(SPI_PAD_CTRL),
-	IMX8MM_PAD_ECSPI1_SS0_GPIO5_IO9 | MUX_PAD_CTRL(NO_PAD_CTRL),
-};
-
-static iomux_v3_cfg_t const ecspi2_pads[] = {
-	IMX8MM_PAD_ECSPI2_SCLK_ECSPI2_SCLK | MUX_PAD_CTRL(SPI_PAD_CTRL),
-	IMX8MM_PAD_ECSPI2_MOSI_ECSPI2_MOSI | MUX_PAD_CTRL(SPI_PAD_CTRL),
-	IMX8MM_PAD_ECSPI2_MISO_ECSPI2_MISO | MUX_PAD_CTRL(SPI_PAD_CTRL),
-	IMX8MM_PAD_ECSPI2_SS0_GPIO5_IO13 | MUX_PAD_CTRL(NO_PAD_CTRL),
-};
-
-static void setup_spi(void)
-{
-	imx_iomux_v3_setup_multiple_pads(ecspi1_pads, ARRAY_SIZE(ecspi1_pads));
-	imx_iomux_v3_setup_multiple_pads(ecspi2_pads, ARRAY_SIZE(ecspi2_pads));
-	gpio_request(IMX_GPIO_NR(5, 9), "ECSPI1 CS");
-	gpio_request(IMX_GPIO_NR(5, 13), "ECSPI2 CS");
-}
-
-int board_spi_cs_gpio(unsigned bus, unsigned cs)
-{
-	if (bus == 0)
-		return IMX_GPIO_NR(5, 9);
-	else
-		return IMX_GPIO_NR(5, 13);
-}
-#endif
-
-#ifdef CONFIG_NAND_MXS
-#define NAND_PAD_CTRL	(PAD_CTL_DSE6 | PAD_CTL_FSEL2 | PAD_CTL_HYS)
-#define NAND_PAD_READY0_CTRL (PAD_CTL_DSE6 | PAD_CTL_FSEL2 | PAD_CTL_PUE)
-static iomux_v3_cfg_t const gpmi_pads[] = {
-	IMX8MM_PAD_NAND_ALE_RAWNAND_ALE | MUX_PAD_CTRL(NAND_PAD_CTRL),
-	IMX8MM_PAD_NAND_CE0_B_RAWNAND_CE0_B | MUX_PAD_CTRL(NAND_PAD_CTRL),
-	IMX8MM_PAD_NAND_CE1_B_RAWNAND_CE1_B | MUX_PAD_CTRL(NAND_PAD_CTRL),
-	IMX8MM_PAD_NAND_CLE_RAWNAND_CLE | MUX_PAD_CTRL(NAND_PAD_CTRL),
-	IMX8MM_PAD_NAND_DATA00_RAWNAND_DATA00 | MUX_PAD_CTRL(NAND_PAD_CTRL),
-	IMX8MM_PAD_NAND_DATA01_RAWNAND_DATA01 | MUX_PAD_CTRL(NAND_PAD_CTRL),
-	IMX8MM_PAD_NAND_DATA02_RAWNAND_DATA02 | MUX_PAD_CTRL(NAND_PAD_CTRL),
-	IMX8MM_PAD_NAND_DATA03_RAWNAND_DATA03 | MUX_PAD_CTRL(NAND_PAD_CTRL),
-	IMX8MM_PAD_NAND_DATA04_RAWNAND_DATA04 | MUX_PAD_CTRL(NAND_PAD_CTRL),
-	IMX8MM_PAD_NAND_DATA05_RAWNAND_DATA05	| MUX_PAD_CTRL(NAND_PAD_CTRL),
-	IMX8MM_PAD_NAND_DATA06_RAWNAND_DATA06	| MUX_PAD_CTRL(NAND_PAD_CTRL),
-	IMX8MM_PAD_NAND_DATA07_RAWNAND_DATA07	| MUX_PAD_CTRL(NAND_PAD_CTRL),
-	IMX8MM_PAD_NAND_RE_B_RAWNAND_RE_B | MUX_PAD_CTRL(NAND_PAD_CTRL),
-	IMX8MM_PAD_NAND_READY_B_RAWNAND_READY_B | MUX_PAD_CTRL(NAND_PAD_READY0_CTRL),
-	IMX8MM_PAD_NAND_WE_B_RAWNAND_WE_B | MUX_PAD_CTRL(NAND_PAD_CTRL),
-	IMX8MM_PAD_NAND_WP_B_RAWNAND_WP_B | MUX_PAD_CTRL(NAND_PAD_CTRL),
-};
-
-static void setup_gpmi_nand(void)
-{
-	imx_iomux_v3_setup_multiple_pads(gpmi_pads, ARRAY_SIZE(gpmi_pads));
-}
-#endif
 
 int board_early_init_f(void)
 {
@@ -137,10 +55,6 @@ int board_early_init_f(void)
 
 	imx_iomux_v3_setup_multiple_pads(uart_pads, ARRAY_SIZE(uart_pads));
 
-#ifdef CONFIG_NAND_MXS
-	setup_gpmi_nand(); /* SPL will call the board_early_init_f */
-#endif
-
 	return 0;
 }
 
@@ -171,9 +85,9 @@ int ft_board_setup(void *blob, bd_t *bd)
 #endif
 
 #ifdef CONFIG_FEC_MXC
-#define FEC_RST_PAD IMX_GPIO_NR(4, 22)
+#define FEC_RST_PAD IMX_GPIO_NR(3, 7)
 static iomux_v3_cfg_t const fec1_rst_pads[] = {
-	IMX8MM_PAD_SAI2_RXC_GPIO4_IO22 | MUX_PAD_CTRL(NO_PAD_CTRL),
+	IMX8MM_PAD_NAND_DATA01_GPIO3_IO7 | MUX_PAD_CTRL(NO_PAD_CTRL),
 };
 
 static void setup_iomux_fec(void)
@@ -185,6 +99,7 @@ static void setup_iomux_fec(void)
 	gpio_direction_output(FEC_RST_PAD, 0);
 	udelay(500);
 	gpio_direction_output(FEC_RST_PAD, 1);
+
 }
 
 static int setup_fec(void)
@@ -202,6 +117,7 @@ static int setup_fec(void)
 
 int board_phy_config(struct phy_device *phydev)
 {
+#ifdef TOLTO_MM
 	/* enable rgmii rxc skew and phy mode select to RGMII copper */
 	phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x1f);
 	phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x8);
@@ -210,7 +126,7 @@ int board_phy_config(struct phy_device *phydev)
 	phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x82ee);
 	phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x05);
 	phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x100);
-
+#endif
 	if (phydev->drv->config)
 		phydev->drv->config(phydev);
 	return 0;
@@ -405,21 +321,17 @@ int board_init(void)
 	setup_fec();
 #endif
 
-#ifdef CONFIG_FSL_FSPI
-	board_qspi_init();
-#endif
-
 	return 0;
 }
 
 int board_mmc_get_env_dev(int devno)
 {
-	return devno - 1;
+	return devno;
 }
 
 int mmc_map_to_kernel_blk(int devno)
 {
-	return devno + 1;
+	return devno;
 }
 
 #ifdef CONFIG_VIDEO_MXS
diff --git a/configs/icore_mx8mm_defconfig b/configs/icore_mx8mm_defconfig
index 0a01b6a..5e1db86 100644
--- a/configs/icore_mx8mm_defconfig
+++ b/configs/icore_mx8mm_defconfig
@@ -18,7 +18,7 @@ CONFIG_CMD_EXT4=y
 CONFIG_CMD_EXT4_WRITE=y
 CONFIG_CMD_FAT=y
 CONFIG_DEFAULT_DEVICE_TREE="icore-imx8mm"
-CONFIG_DEFAULT_FDT_FILE="icore-mx8mm.dtb"
+CONFIG_DEFAULT_FDT_FILE="icore-imx8mm.dtb"
 CONFIG_ENV_IS_IN_MMC=y
 CONFIG_CMD_SF=y
 CONFIG_CMD_I2C=y
diff --git a/include/configs/icore_mx8mm.h b/include/configs/icore_mx8mm.h
index 15b944f..955880b 100644
--- a/include/configs/icore_mx8mm.h
+++ b/include/configs/icore_mx8mm.h
@@ -101,14 +101,15 @@
 
 #define CONFIG_FEC_MXC
 #define CONFIG_FEC_XCV_TYPE             RGMII
-#define CONFIG_FEC_MXC_PHYADDR          0
+#define CONFIG_FEC_MXC_PHYADDR          3
 #define FEC_QUIRK_ENET_MAC
 
 #define CONFIG_PHY_GIGE
 #define IMX_FEC_BASE			0x30BE0000
 
 #define CONFIG_PHYLIB
-#define CONFIG_PHY_ATHEROS
+#define CONFIG_PHY_MICREL
+#define CONFIG_PHY_MICREL_KSZ9031
 #endif
 
 /*
-- 
2.17.1

