/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [21:0] _01_;
  reg [18:0] _02_;
  wire [5:0] _03_;
  reg [3:0] _04_;
  wire [13:0] _05_;
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [21:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  reg [13:0] celloutsig_0_33z;
  wire [8:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_12z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_4z;
  reg [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_25z = ~(celloutsig_0_12z & celloutsig_0_22z[1]);
  assign celloutsig_1_14z = ~(celloutsig_1_12z[9] | in_data[136]);
  assign celloutsig_0_11z = ~(_00_ | celloutsig_0_9z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[4] | in_data[32]);
  assign celloutsig_0_3z = ~((celloutsig_0_2z | celloutsig_0_2z) & in_data[4]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | celloutsig_1_1z) & celloutsig_1_1z);
  assign celloutsig_0_10z = ~((celloutsig_0_4z | celloutsig_0_5z) & celloutsig_0_0z[2]);
  assign celloutsig_0_6z = ~((celloutsig_0_0z[5] | celloutsig_0_1z[0]) & (celloutsig_0_4z | celloutsig_0_0z[6]));
  assign celloutsig_1_18z = ~(celloutsig_1_9z ^ celloutsig_1_5z[3]);
  assign celloutsig_1_13z = { in_data[113:110], celloutsig_1_6z, 1'h1, celloutsig_1_8z, celloutsig_1_4z } + { celloutsig_1_5z[9:4], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_19z = { in_data[144:143], celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_18z, celloutsig_1_14z } + { celloutsig_1_0z, celloutsig_1_17z };
  assign celloutsig_0_18z = { in_data[69:56], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_14z } + { _01_[21:18], _00_, _01_[16:10], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_6z };
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 19'h00000;
    else _02_ <= { in_data[167:151], celloutsig_1_0z, 1'h1 };
  reg [5:0] _19_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _19_ <= 6'h00;
    else _19_ <= { celloutsig_1_5z[10:6], celloutsig_1_1z };
  assign { _03_[5], celloutsig_1_12z[5], _03_[3:2], celloutsig_1_12z[2], _03_[0] } = _19_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _04_ <= 4'h0;
    else _04_ <= { celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z };
  reg [13:0] _21_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _21_ <= 14'h0000;
    else _21_ <= { celloutsig_0_0z[12:9], celloutsig_0_1z, _04_, celloutsig_0_4z };
  assign { _01_[21:18], _00_, _01_[16:10], _05_[1:0] } = _21_;
  assign celloutsig_0_34z = { celloutsig_0_14z[1:0], _04_, celloutsig_0_4z, celloutsig_0_28z, celloutsig_0_29z } & { _01_[14:10], _05_[1], celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_25z };
  assign celloutsig_1_17z = celloutsig_1_4z / { 1'h1, _02_[17:15], celloutsig_1_15z };
  assign celloutsig_0_22z = { _01_[18], _00_, _01_[16:10], _05_[1] } / { 1'h1, _01_[19:18], _00_, _01_[16:14], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_18z[19:1], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_15z } == in_data[35:10];
  assign celloutsig_0_29z = { celloutsig_0_14z, celloutsig_0_2z } == { celloutsig_0_1z[3:0], celloutsig_0_9z };
  assign celloutsig_1_8z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, 1'h1 } === in_data[164:156];
  assign celloutsig_1_6z = { in_data[140:124], celloutsig_1_5z } > { in_data[183:158], 2'h3, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_16z = { _04_[2:1], celloutsig_0_2z, celloutsig_0_12z } > { _01_[10], _05_[1], celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_1_9z = { celloutsig_1_5z[8:7], celloutsig_1_1z, celloutsig_1_0z } && celloutsig_1_4z[3:0];
  assign celloutsig_1_10z = 1'h1 && { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_2z } && celloutsig_0_1z[3:0];
  assign celloutsig_0_5z = ! { celloutsig_0_0z[5], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_12z = { _01_[15:10], _05_[1:0], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_9z } < { celloutsig_0_0z[7:2], _01_[21:18], _00_, _01_[16:10], _05_[1:0], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[48:35] % { 1'h1, in_data[82:70] };
  assign celloutsig_0_1z = in_data[94:90] % { 1'h1, celloutsig_0_0z[3:0] };
  assign celloutsig_0_14z = in_data[70:67] * { celloutsig_0_1z[4:2], celloutsig_0_13z };
  assign celloutsig_0_4z = celloutsig_0_0z[11:2] !== { in_data[34:30], celloutsig_0_1z };
  assign celloutsig_1_15z = { celloutsig_1_5z[8], celloutsig_1_4z } !== celloutsig_1_13z[6:1];
  assign celloutsig_1_0z = in_data[171] & in_data[123];
  assign celloutsig_1_1z = in_data[112] & celloutsig_1_0z;
  assign celloutsig_0_9z = | { _04_, celloutsig_0_0z[8] };
  assign celloutsig_0_31z = | { celloutsig_0_22z[6:1], celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_0_13z = ^ { in_data[58:52], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_28z = ^ { celloutsig_0_0z[11:10], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } ~^ { in_data[189:186], celloutsig_1_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_5z = 13'h0000;
    else if (clkin_data[160]) celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, 1'h1 };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_33z = 14'h0000;
    else if (clkin_data[128]) celloutsig_0_33z = { _01_[21:18], _00_, _01_[16:10], _05_[1], celloutsig_0_10z };
  assign { celloutsig_1_12z[6], celloutsig_1_12z[4:3], celloutsig_1_12z[1], celloutsig_1_12z[7], celloutsig_1_12z[8], celloutsig_1_12z[9] } = { _03_[5], _03_[3:2], _03_[0], celloutsig_1_2z, celloutsig_1_0z, in_data[105] } ~^ { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_12z[2], _03_[2], _03_[3] };
  assign { _01_[17], _01_[9:0] } = { _00_, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_6z };
  assign { _03_[4], _03_[1] } = { celloutsig_1_12z[5], celloutsig_1_12z[2] };
  assign _05_[13:2] = { _01_[21:18], _00_, _01_[16:10] };
  assign celloutsig_1_12z[0] = celloutsig_1_9z;
  assign { out_data[128], out_data[101:96], out_data[45:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
