--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n 3
-fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k325t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.707ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_15 (SLICE_X99Y87.A4), 111 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.594ns (Levels of Logic = 6)
  Clock Path Skew:      -0.078ns (0.557 - 0.635)
  Source Clock:         clk_100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y16.DOADO24 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X103Y81.A6     net (fanout=1)        0.367   ram_data_out<24>
    SLICE_X103Y81.A      Tilo                  0.043   LED_out<11>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X103Y87.C5     net (fanout=3)        0.381   Data_in<24>
    SLICE_X103Y87.CMUX   Tilo                  0.244   Addr_out<24>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X100Y87.A4     net (fanout=15)       0.728   Disp_num<24>
    SLICE_X100Y87.A      Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/SM1/HTS1/MSEG/XLXI_7
    SLICE_X101Y87.D5     net (fanout=2)        0.473   U6/SM1/HTS1/MSEG/XLXN_27
    SLICE_X101Y87.D      Tilo                  0.043   U1/m_datapath_4933/IR/Q<31>
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X99Y87.B6      net (fanout=1)        0.188   U6/XLXN_390<15>
    SLICE_X99Y87.B       Tilo                  0.043   U6/M2/buffer<16>
                                                       U6/M2/mux7011
    SLICE_X99Y87.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X99Y87.CLK     Tas                   0.009   U6/M2/buffer<16>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.594ns (2.225ns logic, 2.369ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.349ns (Levels of Logic = 6)
  Clock Path Skew:      -0.078ns (0.557 - 0.635)
  Source Clock:         clk_100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y16.DOADO25 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X103Y84.C6     net (fanout=1)        0.366   ram_data_out<25>
    SLICE_X103Y84.C      Tilo                  0.043   U1/m_datapath_4933/IR/Q<27>
                                                       U4/Mmux_Cpu_data4bus181
    SLICE_X103Y85.C6     net (fanout=3)        0.190   Data_in<25>
    SLICE_X103Y85.CMUX   Tilo                  0.244   Addr_out<25>
                                                       U5/MUX1_DispData/Mmux_o_317
                                                       U5/MUX1_DispData/Mmux_o_2_f7_16
    SLICE_X100Y87.A3     net (fanout=14)       0.675   Disp_num<25>
    SLICE_X100Y87.A      Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/SM1/HTS1/MSEG/XLXI_7
    SLICE_X101Y87.D5     net (fanout=2)        0.473   U6/SM1/HTS1/MSEG/XLXN_27
    SLICE_X101Y87.D      Tilo                  0.043   U1/m_datapath_4933/IR/Q<31>
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X99Y87.B6      net (fanout=1)        0.188   U6/XLXN_390<15>
    SLICE_X99Y87.B       Tilo                  0.043   U6/M2/buffer<16>
                                                       U6/M2/mux7011
    SLICE_X99Y87.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X99Y87.CLK     Tas                   0.009   U6/M2/buffer<16>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.349ns (2.225ns logic, 2.124ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.318ns (Levels of Logic = 6)
  Clock Path Skew:      -0.078ns (0.557 - 0.635)
  Source Clock:         clk_100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y16.DOADO24 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X103Y81.A6     net (fanout=1)        0.367   ram_data_out<24>
    SLICE_X103Y81.A      Tilo                  0.043   LED_out<11>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X103Y87.C5     net (fanout=3)        0.381   Data_in<24>
    SLICE_X103Y87.CMUX   Tilo                  0.244   Addr_out<24>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X101Y87.C3     net (fanout=15)       0.683   Disp_num<24>
    SLICE_X101Y87.C      Tilo                  0.043   U1/m_datapath_4933/IR/Q<31>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X101Y87.D4     net (fanout=2)        0.242   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X101Y87.D      Tilo                  0.043   U1/m_datapath_4933/IR/Q<31>
                                                       U6/SM1/HTS1/MSEG/XLXI_47
    SLICE_X99Y87.B6      net (fanout=1)        0.188   U6/XLXN_390<15>
    SLICE_X99Y87.B       Tilo                  0.043   U6/M2/buffer<16>
                                                       U6/M2/mux7011
    SLICE_X99Y87.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<15>
    SLICE_X99Y87.CLK     Tas                   0.009   U6/M2/buffer<16>
                                                       U6/M2/buffer_15_rstpot
                                                       U6/M2/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (2.225ns logic, 2.093ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_45 (SLICE_X114Y82.A4), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_45 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.548ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.563 - 0.635)
  Source Clock:         clk_100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y16.DOADO8  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X107Y80.D6     net (fanout=1)        0.404   ram_data_out<8>
    SLICE_X107Y80.D      Tilo                  0.043   Data_in<8>
                                                       U4/Mmux_Cpu_data4bus311
    SLICE_X111Y80.C6     net (fanout=3)        0.372   Data_in<8>
    SLICE_X111Y80.CMUX   Tilo                  0.244   Addr_out<8>
                                                       U5/MUX1_DispData/Mmux_o_330
                                                       U5/MUX1_DispData/Mmux_o_2_f7_29
    SLICE_X113Y81.A3     net (fanout=15)       0.407   Disp_num<8>
    SLICE_X113Y81.A      Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/SM1/HTS5/MSEG/XLXI_20
    SLICE_X115Y81.A6     net (fanout=2)        0.475   U6/SM1/HTS5/MSEG/XLXN_74
    SLICE_X115Y81.A      Tilo                  0.043   Addr_out<12>
                                                       U6/SM1/HTS5/MSEG/XLXI_49
    SLICE_X114Y82.B5     net (fanout=1)        0.451   U6/XLXN_390<45>
    SLICE_X114Y82.B      Tilo                  0.043   U6/M2/buffer<45>
                                                       U6/M2/mux10311
    SLICE_X114Y82.A4     net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<45>
    SLICE_X114Y82.CLK    Tas                  -0.021   U6/M2/buffer<45>
                                                       U6/M2/buffer_45_rstpot
                                                       U6/M2/buffer_45
    -------------------------------------------------  ---------------------------
    Total                                      4.548ns (2.195ns logic, 2.353ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_45 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.490ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.563 - 0.635)
  Source Clock:         clk_100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y16.DOADO11 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X109Y84.C6     net (fanout=1)        0.420   ram_data_out<11>
    SLICE_X109Y84.C      Tilo                  0.043   Data_in<11>
                                                       U4/Mmux_Cpu_data4bus31
    SLICE_X112Y82.C6     net (fanout=3)        0.366   Data_in<11>
    SLICE_X112Y82.CMUX   Tilo                  0.244   Addr_out<11>
                                                       U5/MUX1_DispData/Mmux_o_32
                                                       U5/MUX1_DispData/Mmux_o_2_f7_1
    SLICE_X113Y81.A6     net (fanout=15)       0.339   Disp_num<11>
    SLICE_X113Y81.A      Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/SM1/HTS5/MSEG/XLXI_20
    SLICE_X115Y81.A6     net (fanout=2)        0.475   U6/SM1/HTS5/MSEG/XLXN_74
    SLICE_X115Y81.A      Tilo                  0.043   Addr_out<12>
                                                       U6/SM1/HTS5/MSEG/XLXI_49
    SLICE_X114Y82.B5     net (fanout=1)        0.451   U6/XLXN_390<45>
    SLICE_X114Y82.B      Tilo                  0.043   U6/M2/buffer<45>
                                                       U6/M2/mux10311
    SLICE_X114Y82.A4     net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<45>
    SLICE_X114Y82.CLK    Tas                  -0.021   U6/M2/buffer<45>
                                                       U6/M2/buffer_45_rstpot
                                                       U6/M2/buffer_45
    -------------------------------------------------  ---------------------------
    Total                                      4.490ns (2.195ns logic, 2.295ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_45 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.485ns (Levels of Logic = 6)
  Clock Path Skew:      -0.072ns (0.563 - 0.635)
  Source Clock:         clk_100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y16.DOADO10 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X107Y80.C6     net (fanout=1)        0.404   ram_data_out<10>
    SLICE_X107Y80.C      Tilo                  0.043   Data_in<8>
                                                       U4/Mmux_Cpu_data4bus21
    SLICE_X109Y80.C6     net (fanout=3)        0.368   Data_in<10>
    SLICE_X109Y80.CMUX   Tilo                  0.244   Addr_out<10>
                                                       U5/MUX1_DispData/Mmux_o_31
                                                       U5/MUX1_DispData/Mmux_o_2_f7_0
    SLICE_X113Y81.A5     net (fanout=15)       0.348   Disp_num<10>
    SLICE_X113Y81.A      Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/SM1/HTS5/MSEG/XLXI_20
    SLICE_X115Y81.A6     net (fanout=2)        0.475   U6/SM1/HTS5/MSEG/XLXN_74
    SLICE_X115Y81.A      Tilo                  0.043   Addr_out<12>
                                                       U6/SM1/HTS5/MSEG/XLXI_49
    SLICE_X114Y82.B5     net (fanout=1)        0.451   U6/XLXN_390<45>
    SLICE_X114Y82.B      Tilo                  0.043   U6/M2/buffer<45>
                                                       U6/M2/mux10311
    SLICE_X114Y82.A4     net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<45>
    SLICE_X114Y82.CLK    Tas                  -0.021   U6/M2/buffer<45>
                                                       U6/M2/buffer_45_rstpot
                                                       U6/M2/buffer_45
    -------------------------------------------------  ---------------------------
    Total                                      4.485ns (2.195ns logic, 2.290ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_60 (SLICE_X89Y77.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.521ns (Levels of Logic = 7)
  Clock Path Skew:      -0.090ns (0.545 - 0.635)
  Source Clock:         clk_100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y16.DOADO2  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X95Y78.D6      net (fanout=1)        0.699   ram_data_out<2>
    SLICE_X95Y78.D       Tilo                  0.043   Data_in<2>
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X93Y78.C6      net (fanout=3)        0.272   Data_in<2>
    SLICE_X93Y78.CMUX    Tilo                  0.244   Addr_out<2>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X89Y79.A6      net (fanout=15)       0.401   Disp_num<2>
    SLICE_X89Y79.A       Tilo                  0.043   Addr_out<1>
                                                       U6/SM1/HTS7/MSEG/XLXI_6
    SLICE_X90Y78.B5      net (fanout=2)        0.258   U6/SM1/HTS7/MSEG/XLXN_26
    SLICE_X90Y78.B       Tilo                  0.043   U6/XLXN_390<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X90Y78.A4      net (fanout=1)        0.244   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X90Y78.A       Tilo                  0.043   U6/XLXN_390<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X89Y77.D5      net (fanout=1)        0.229   U6/XLXN_390<60>
    SLICE_X89Y77.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X89Y77.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X89Y77.CLK     Tas                   0.009   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (2.268ns logic, 2.253ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.392ns (Levels of Logic = 7)
  Clock Path Skew:      -0.090ns (0.545 - 0.635)
  Source Clock:         clk_100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y16.DOADO3  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X93Y79.D6      net (fanout=1)        0.611   ram_data_out<3>
    SLICE_X93Y79.D       Tilo                  0.043   Data_in<3>
                                                       U4/Mmux_Cpu_data4bus261
    SLICE_X90Y79.C5      net (fanout=3)        0.263   Data_in<3>
    SLICE_X90Y79.CMUX    Tilo                  0.239   Addr_out<3>
                                                       U5/MUX1_DispData/Mmux_o_325
                                                       U5/MUX1_DispData/Mmux_o_2_f7_24
    SLICE_X89Y79.A4      net (fanout=15)       0.374   Disp_num<3>
    SLICE_X89Y79.A       Tilo                  0.043   Addr_out<1>
                                                       U6/SM1/HTS7/MSEG/XLXI_6
    SLICE_X90Y78.B5      net (fanout=2)        0.258   U6/SM1/HTS7/MSEG/XLXN_26
    SLICE_X90Y78.B       Tilo                  0.043   U6/XLXN_390<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X90Y78.A4      net (fanout=1)        0.244   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X90Y78.A       Tilo                  0.043   U6/XLXN_390<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X89Y77.D5      net (fanout=1)        0.229   U6/XLXN_390<60>
    SLICE_X89Y77.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X89Y77.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X89Y77.CLK     Tas                   0.009   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      4.392ns (2.263ns logic, 2.129ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.390ns (Levels of Logic = 7)
  Clock Path Skew:      -0.090ns (0.545 - 0.635)
  Source Clock:         clk_100mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y16.DOADO0  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X91Y79.C6      net (fanout=1)        0.574   ram_data_out<0>
    SLICE_X91Y79.C       Tilo                  0.043   Data_in<0>
                                                       U4/Mmux_Cpu_data4bus11
    SLICE_X88Y78.C6      net (fanout=3)        0.268   Data_in<0>
    SLICE_X88Y78.CMUX    Tilo                  0.244   Addr_out<0>
                                                       U5/MUX1_DispData/Mmux_o_3
                                                       U5/MUX1_DispData/Mmux_o_2_f7
    SLICE_X89Y79.A3      net (fanout=15)       0.399   Disp_num<0>
    SLICE_X89Y79.A       Tilo                  0.043   Addr_out<1>
                                                       U6/SM1/HTS7/MSEG/XLXI_6
    SLICE_X90Y78.B5      net (fanout=2)        0.258   U6/SM1/HTS7/MSEG/XLXN_26
    SLICE_X90Y78.B       Tilo                  0.043   U6/XLXN_390<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X90Y78.A4      net (fanout=1)        0.244   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X90Y78.A       Tilo                  0.043   U6/XLXN_390<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X89Y77.D5      net (fanout=1)        0.229   U6/XLXN_390<60>
    SLICE_X89Y77.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X89Y77.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X89Y77.CLK     Tas                   0.009   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      4.390ns (2.268ns logic, 2.122ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_9 (SLICE_X97Y87.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_9 (FF)
  Destination:          U6/M2/buffer_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFG rising at 5.000ns
  Destination Clock:    clk_100mhz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_9 to U6/M2/buffer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y87.AQ      Tcko                  0.100   U6/M2/buffer<9>
                                                       U6/M2/buffer_9
    SLICE_X97Y87.A6      net (fanout=2)        0.098   U6/M2/buffer<9>
    SLICE_X97Y87.CLK     Tah         (-Th)     0.032   U6/M2/buffer<9>
                                                       U6/M2/buffer_9_rstpot
                                                       U6/M2/buffer_9
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_41 (SLICE_X113Y83.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_41 (FF)
  Destination:          U6/M2/buffer_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFG rising at 5.000ns
  Destination Clock:    clk_100mhz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_41 to U6/M2/buffer_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y83.AQ     Tcko                  0.100   U6/M2/buffer<41>
                                                       U6/M2/buffer_41
    SLICE_X113Y83.A6     net (fanout=2)        0.099   U6/M2/buffer<41>
    SLICE_X113Y83.CLK    Tah         (-Th)     0.032   U6/M2/buffer<41>
                                                       U6/M2/buffer_41_rstpot
                                                       U6/M2/buffer_41
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.068ns logic, 0.099ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_59 (SLICE_X89Y77.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_59 (FF)
  Destination:          U6/M2/buffer_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFG rising at 5.000ns
  Destination Clock:    clk_100mhz_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_59 to U6/M2/buffer_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y77.AQ      Tcko                  0.100   U6/M2/buffer<60>
                                                       U6/M2/buffer_59
    SLICE_X89Y77.A6      net (fanout=2)        0.101   U6/M2/buffer<59>
    SLICE_X89Y77.CLK     Tah         (-Th)     0.032   U6/M2/buffer<60>
                                                       U6/M2/buffer_59_rstpot
                                                       U6/M2/buffer_59
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.068ns logic, 0.101ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.161ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y16.CLKARDCLKL
  Clock network: clk_100mhz_BUFG
--------------------------------------------------------------------------------
Slack: 3.161ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y16.CLKARDCLKU
  Clock network: clk_100mhz_BUFG
--------------------------------------------------------------------------------
Slack: 3.161ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y16.CLKBWRCLKL
  Clock network: clk_100mhz_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk200N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200N        |    4.707|         |         |         |
clk200P        |    4.707|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk200P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200N        |    4.707|         |         |         |
clk200P        |    4.707|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2184 connections

Design statistics:
   Minimum period:   4.707ns{1}   (Maximum frequency: 212.450MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 21 09:17:07 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5284 MB



