

================================================================
== Vitis HLS Report for 'conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3'
================================================================
* Date:           Mon Oct 30 23:01:51 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   194214|   194214|  1.942 ms|  1.942 ms|  194214|  194214|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3  |   194212|   194212|        26|         21|          1|  9248|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     726|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|       6|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     279|    -|
|Register         |        -|     -|     425|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     425|    1011|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_6ns_19ns_24_1_1_U58  |mul_6ns_19ns_24_1_1  |        0|   1|  0|   6|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   1|  0|   6|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln136_1_fu_393_p2               |         +|   0|  0|  70|          63|          63|
    |add_ln136_2_fu_324_p2               |         +|   0|  0|  21|          14|           1|
    |add_ln136_fu_339_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln137_1_fu_665_p2               |         +|   0|  0|  17|          10|           1|
    |add_ln137_fu_476_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln138_fu_757_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln140_1_fu_607_p2               |         +|   0|  0|  15|           8|           8|
    |add_ln140_2_fu_624_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln140_3_fu_639_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln140_4_fu_629_p2               |         +|   0|  0|  26|          19|          19|
    |add_ln140_5_fu_383_p2               |         +|   0|  0|  17|          11|          11|
    |add_ln140_6_fu_508_p2               |         +|   0|  0|  17|          11|          11|
    |add_ln140_7_fu_530_p2               |         +|   0|  0|  16|          14|          14|
    |add_ln140_8_fu_587_p2               |         +|   0|  0|  16|          14|          14|
    |add_ln140_fu_598_p2                 |         +|   0|  0|  12|           5|           5|
    |empty_fu_283_p2                     |         +|   0|  0|  15|           8|           8|
    |p_mid140_fu_540_p2                  |         +|   0|  0|  15|           8|           8|
    |sub_ln140_1_fu_444_p2               |         -|   0|  0|  26|          19|          19|
    |sub_ln140_2_fu_569_p2               |         -|   0|  0|  26|          19|          19|
    |sub_ln140_fu_312_p2                 |         -|   0|  0|  26|          19|          19|
    |and_ln136_fu_470_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln141_fu_743_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage10_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state21_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state22_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln136_fu_318_p2                |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln137_fu_345_p2                |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln138_fu_464_p2                |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln141_1_fu_731_p2              |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln141_fu_725_p2                |      icmp|   0|  0|  15|           8|           2|
    |or_ln137_fu_482_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln141_fu_737_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln136_1_fu_359_p3            |    select|   0|  0|   6|           1|           6|
    |select_ln136_2_fu_450_p3            |    select|   0|  0|  18|           1|          19|
    |select_ln136_fu_351_p3              |    select|   0|  0|   5|           1|           1|
    |select_ln137_1_fu_496_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln137_2_fu_575_p3            |    select|   0|  0|  18|           1|          19|
    |select_ln137_3_fu_671_p3            |    select|   0|  0|  10|           1|           1|
    |select_ln137_fu_488_p3              |    select|   0|  0|   5|           1|           1|
    |select_ln141_fu_749_p3              |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln136_fu_458_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 726|         470|         453|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  111|         22|    1|         22|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |gmem_blk_n_AR                |    9|          2|    1|          2|
    |gmem_blk_n_AW                |    9|          2|    1|          2|
    |gmem_blk_n_B                 |    9|          2|    1|          2|
    |gmem_blk_n_R                 |    9|          2|    1|          2|
    |gmem_blk_n_W                 |    9|          2|    1|          2|
    |grp_fu_225_p0                |   14|          3|   32|         96|
    |grp_fu_225_p1                |   14|          3|   32|         96|
    |indvar_flatten42_fu_136      |    9|          2|   10|         20|
    |indvar_flatten80_fu_144      |    9|          2|   14|         28|
    |m_axi_gmem_ARADDR            |   14|          3|   64|        192|
    |nout_fu_140                  |    9|          2|    6|         12|
    |tx_fu_128                    |    9|          2|    5|         10|
    |ty_fu_132                    |    9|          2|    5|         10|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  279|         59|  178|        504|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  21|   0|   21|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |gmem_addr_15_read_reg_872      |  32|   0|   32|          0|
    |gmem_addr_15_reg_850           |  64|   0|   64|          0|
    |gmem_addr_read_reg_862         |  32|   0|   32|          0|
    |gmem_addr_reg_834              |  64|   0|   64|          0|
    |icmp_ln136_reg_830             |   1|   0|    1|          0|
    |indvar_flatten42_fu_136        |  10|   0|   10|          0|
    |indvar_flatten80_fu_144        |  14|   0|   14|          0|
    |nout_fu_140                    |   6|   0|    6|          0|
    |output_fm_buffer_load_reg_857  |  32|   0|   32|          0|
    |reg_234                        |  32|   0|   32|          0|
    |select_ln137_reg_840           |   5|   0|    5|          0|
    |select_ln141_reg_882           |  32|   0|   32|          0|
    |sext_ln30_cast_reg_825         |  63|   0|   63|          0|
    |ti_cast14_cast_reg_820         |   4|   0|    5|          1|
    |tx_fu_128                      |   5|   0|    5|          0|
    |ty_fu_132                      |   5|   0|    5|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 425|   0|  426|          1|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3|  return value|
|grp_fu_500_p_din0          |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3|  return value|
|grp_fu_500_p_din1          |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3|  return value|
|grp_fu_500_p_opcode        |  out|    2|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3|  return value|
|grp_fu_500_p_dout0         |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3|  return value|
|grp_fu_500_p_ce            |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3|  return value|
|grp_fu_508_p_din0          |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3|  return value|
|grp_fu_508_p_din1          |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3|  return value|
|grp_fu_508_p_opcode        |  out|    5|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3|  return value|
|grp_fu_508_p_dout0         |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3|  return value|
|grp_fu_508_p_ce            |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3|  return value|
|m_axi_gmem_AWVALID         |  out|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_AWREADY         |   in|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_AWADDR          |  out|   64|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_AWID            |  out|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_AWLEN           |  out|   32|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_AWSIZE          |  out|    3|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_AWBURST         |  out|    2|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_AWLOCK          |  out|    2|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_AWCACHE         |  out|    4|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_AWPROT          |  out|    3|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_AWQOS           |  out|    4|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_AWREGION        |  out|    4|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_AWUSER          |  out|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_WVALID          |  out|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_WREADY          |   in|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_WDATA           |  out|   32|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_WSTRB           |  out|    4|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_WLAST           |  out|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_WID             |  out|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_WUSER           |  out|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_ARVALID         |  out|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_ARREADY         |   in|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_ARADDR          |  out|   64|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_ARID            |  out|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_ARLEN           |  out|   32|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_ARSIZE          |  out|    3|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_ARBURST         |  out|    2|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_ARLOCK          |  out|    2|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_ARCACHE         |  out|    4|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_ARPROT          |  out|    3|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_ARQOS           |  out|    4|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_ARREGION        |  out|    4|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_ARUSER          |  out|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_RVALID          |   in|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_RREADY          |  out|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_RDATA           |   in|   32|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_RLAST           |   in|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_RID             |   in|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_RFIFONUM        |   in|    9|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_RUSER           |   in|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_RRESP           |   in|    2|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_BVALID          |   in|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_BREADY          |  out|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_BRESP           |   in|    2|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_BID             |   in|    1|       m_axi|                                                               gmem|       pointer|
|m_axi_gmem_BUSER           |   in|    1|       m_axi|                                                               gmem|       pointer|
|select_ln30_2              |   in|    8|     ap_none|                                                      select_ln30_2|        scalar|
|sext_ln30                  |   in|   62|     ap_none|                                                          sext_ln30|        scalar|
|ti_cast14                  |   in|    4|     ap_none|                                                          ti_cast14|        scalar|
|tmp_9                      |   in|    8|     ap_none|                                                              tmp_9|        scalar|
|output_ftmap               |   in|   64|     ap_none|                                                       output_ftmap|        scalar|
|output_fm_buffer_address0  |  out|   14|   ap_memory|                                                   output_fm_buffer|         array|
|output_fm_buffer_ce0       |  out|    1|   ap_memory|                                                   output_fm_buffer|         array|
|output_fm_buffer_q0        |   in|   32|   ap_memory|                                                   output_fm_buffer|         array|
+---------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 21, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 21, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tx = alloca i32 1"   --->   Operation 29 'alloca' 'tx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ty = alloca i32 1"   --->   Operation 30 'alloca' 'ty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten42 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%nout = alloca i32 1"   --->   Operation 32 'alloca' 'nout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten80 = alloca i32 1"   --->   Operation 33 'alloca' 'indvar_flatten80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 34 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tmp_9"   --->   Operation 35 'read' 'tmp_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ti_cast14_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %ti_cast14"   --->   Operation 36 'read' 'ti_cast14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln30_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln30"   --->   Operation 37 'read' 'sext_ln30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%select_ln30_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln30_2"   --->   Operation 38 'read' 'select_ln30_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%ti_cast14_cast = zext i4 %ti_cast14_read"   --->   Operation 39 'zext' 'ti_cast14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln30_cast = sext i62 %sext_ln30_read"   --->   Operation 40 'sext' 'sext_ln30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 512, void @empty_12, void @empty_13, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten80"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %nout"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten42"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %ty"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %tx"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ty_3 = load i5 %ty" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 48 'load' 'ty_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten80_load = load i14 %indvar_flatten80" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 49 'load' 'indvar_flatten80_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i5 %ty_3" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 50 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.76ns)   --->   "%empty = add i8 %zext_ln137, i8 %select_ln30_2_read" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 51 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty, i10 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 52 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i18 %shl_ln" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 53 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln140_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty, i2 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 54 'bitconcatenate' 'shl_ln140_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i10 %shl_ln140_1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 55 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.87ns)   --->   "%sub_ln140 = sub i19 %zext_ln140, i19 %zext_ln140_1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 56 'sub' 'sub_ln140' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.83ns)   --->   "%icmp_ln136 = icmp_eq  i14 %indvar_flatten80_load, i14 9248" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 58 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.83ns)   --->   "%add_ln136_2 = add i14 %indvar_flatten80_load, i14 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 59 'add' 'add_ln136_2' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %for.inc44.i, void %memset.loop.i26.preheader.exitStub" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 60 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tx_load = load i5 %tx" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 61 'load' 'tx_load' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten42_load = load i10 %indvar_flatten42" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 62 'load' 'indvar_flatten42_load' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%nout_load = load i6 %nout" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 63 'load' 'nout_load' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.78ns)   --->   "%add_ln136 = add i6 %nout_load, i6 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 64 'add' 'add_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.78ns)   --->   "%icmp_ln137 = icmp_eq  i10 %indvar_flatten42_load, i10 289" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 65 'icmp' 'icmp_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.41ns)   --->   "%select_ln136 = select i1 %icmp_ln137, i5 0, i5 %ty_3" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 66 'select' 'select_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%select_ln136_1 = select i1 %icmp_ln137, i6 %add_ln136, i6 %nout_load" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 67 'select' 'select_ln136_1' <Predicate = (!icmp_ln136)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i6 %select_ln136_1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 68 'zext' 'zext_ln140_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln136_1, i4 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 69 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln140_9 = zext i10 %tmp_s" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 70 'zext' 'zext_ln140_9' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln140_5 = add i11 %zext_ln140_9, i11 %zext_ln140_2" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 71 'add' 'add_ln140_5' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i6 %select_ln136_1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 72 'zext' 'zext_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.08ns)   --->   "%add_ln136_1 = add i63 %zext_ln136, i63 %sext_ln30_cast" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 73 'add' 'add_ln136_1' <Predicate = (!icmp_ln136)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i63 %add_ln136_1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 74 'sext' 'sext_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln136" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 75 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i6 %select_ln136_1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 76 'zext' 'zext_ln136_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.49ns)   --->   "%mul_ln136 = mul i24 %zext_ln136_1, i24 260100" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 77 'mul' 'mul_ln136' <Predicate = (!icmp_ln136)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln136_2 = zext i24 %mul_ln136" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 78 'zext' 'zext_ln136_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln140_mid = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %select_ln30_2_read, i10 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 79 'bitconcatenate' 'shl_ln140_mid' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i18 %shl_ln140_mid" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 80 'zext' 'zext_ln140_3' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln140_1_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln30_2_read, i2 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 81 'bitconcatenate' 'shl_ln140_1_mid' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln140_5 = zext i10 %shl_ln140_1_mid" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 82 'zext' 'zext_ln140_5' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.87ns)   --->   "%sub_ln140_1 = sub i19 %zext_ln140_3, i19 %zext_ln140_5" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 83 'sub' 'sub_ln140_1' <Predicate = (!icmp_ln136)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln140_4)   --->   "%select_ln136_2 = select i1 %icmp_ln137, i19 %sub_ln140_1, i19 %sub_ln140" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 84 'select' 'select_ln136_2' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln136)   --->   "%xor_ln136 = xor i1 %icmp_ln137, i1 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 85 'xor' 'xor_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.78ns)   --->   "%icmp_ln138 = icmp_eq  i5 %tx_load, i5 17" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 86 'icmp' 'icmp_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln136 = and i1 %icmp_ln138, i1 %xor_ln136" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 87 'and' 'and_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.78ns)   --->   "%add_ln137 = add i5 %select_ln136, i5 1" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 88 'add' 'add_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln137)   --->   "%or_ln137 = or i1 %and_ln136, i1 %icmp_ln137" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 89 'or' 'or_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln137 = select i1 %or_ln137, i5 0, i5 %tx_load" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 90 'select' 'select_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.41ns)   --->   "%select_ln137_1 = select i1 %and_ln136, i5 %add_ln137, i5 %select_ln136" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 91 'select' 'select_ln137_1' <Predicate = (!icmp_ln136)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln140_10 = zext i5 %select_ln137_1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 92 'zext' 'zext_ln140_10' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%add_ln140_6 = add i11 %add_ln140_5, i11 %zext_ln140_10" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 93 'add' 'add_ln140_6' <Predicate = (!icmp_ln136)> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln140_11 = zext i11 %add_ln140_6" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 94 'zext' 'zext_ln140_11' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i11 %add_ln140_6" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 95 'trunc' 'trunc_ln140' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln140, i4 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 96 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln140_7 = add i14 %p_shl1, i14 %zext_ln140_11" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 97 'add' 'add_ln140_7' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i5 %add_ln137" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 98 'zext' 'zext_ln137_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.76ns)   --->   "%p_mid140 = add i8 %zext_ln137_1, i8 %select_ln30_2_read" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 99 'add' 'p_mid140' <Predicate = (!icmp_ln136)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln140_mid1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %p_mid140, i10 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 100 'bitconcatenate' 'shl_ln140_mid1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln140_7 = zext i18 %shl_ln140_mid1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 101 'zext' 'zext_ln140_7' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln140_1_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_mid140, i2 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 102 'bitconcatenate' 'shl_ln140_1_mid1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln140_8 = zext i10 %shl_ln140_1_mid1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 103 'zext' 'zext_ln140_8' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.87ns)   --->   "%sub_ln140_2 = sub i19 %zext_ln140_7, i19 %zext_ln140_8" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 104 'sub' 'sub_ln140_2' <Predicate = (!icmp_ln136)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln140_4)   --->   "%select_ln137_2 = select i1 %and_ln136, i19 %sub_ln140_2, i19 %select_ln136_2" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 105 'select' 'select_ln137_2' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln140_12 = zext i5 %select_ln137" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 106 'zext' 'zext_ln140_12' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln140_8 = add i14 %add_ln140_7, i14 %zext_ln140_12" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 107 'add' 'add_ln140_8' <Predicate = (!icmp_ln136)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln140_13 = zext i14 %add_ln140_8" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 108 'zext' 'zext_ln140_13' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr = getelementptr i32 %output_fm_buffer, i64 0, i64 %zext_ln140_13" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 109 'getelementptr' 'output_fm_buffer_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 110 [2/2] (1.23ns)   --->   "%output_fm_buffer_load = load i14 %output_fm_buffer_addr" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 110 'load' 'output_fm_buffer_load' <Predicate = (!icmp_ln136)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>
ST_2 : Operation 111 [1/1] (0.78ns)   --->   "%add_ln140 = add i5 %ti_cast14_cast, i5 %select_ln137" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 111 'add' 'add_ln140' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln140_4 = zext i5 %add_ln140" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 112 'zext' 'zext_ln140_4' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.76ns)   --->   "%add_ln140_1 = add i8 %zext_ln140_4, i8 %tmp_9_read" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 113 'add' 'add_ln140_1' <Predicate = (!icmp_ln136)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln140_4)   --->   "%shl_ln140_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln140_1, i2 0" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 114 'bitconcatenate' 'shl_ln140_2' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln140_4)   --->   "%zext_ln140_6 = zext i10 %shl_ln140_2" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 115 'zext' 'zext_ln140_6' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln140_2 = add i64 %zext_ln136_2, i64 %output_ftmap_read" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 116 'add' 'add_ln140_2' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 117 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln140_4 = add i19 %select_ln137_2, i19 %zext_ln140_6" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 117 'add' 'add_ln140_4' <Predicate = (!icmp_ln136)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln140_1 = sext i19 %add_ln140_4" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 118 'sext' 'sext_ln140_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln140_3 = add i64 %sext_ln140_1, i64 %add_ln140_2" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 119 'add' 'add_ln140_3' <Predicate = (!icmp_ln136)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln140_3, i32 2, i32 63" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 120 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i62 %trunc_ln9" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 121 'sext' 'sext_ln140' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln140" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 122 'getelementptr' 'gmem_addr_15' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.78ns)   --->   "%add_ln137_1 = add i10 %indvar_flatten42_load, i10 1" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 123 'add' 'add_ln137_1' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.40ns)   --->   "%select_ln137_3 = select i1 %icmp_ln137, i10 1, i10 %add_ln137_1" [src/conv2.cpp:137->src/conv2.cpp:79]   --->   Operation 124 'select' 'select_ln137_3' <Predicate = (!icmp_ln136)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln138 = store i14 %add_ln136_2, i14 %indvar_flatten80" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 125 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.42>
ST_2 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln138 = store i6 %select_ln136_1, i6 %nout" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 126 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.42>
ST_2 : Operation 127 [1/1] (0.42ns)   --->   "%store_ln138 = store i10 %select_ln137_3, i10 %indvar_flatten42" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 127 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.42>
ST_2 : Operation 128 [1/1] (0.42ns)   --->   "%store_ln138 = store i5 %select_ln137_1, i5 %ty" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 128 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 129 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 129 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 130 [1/2] (1.23ns)   --->   "%output_fm_buffer_load = load i14 %output_fm_buffer_addr" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 130 'load' 'output_fm_buffer_load' <Predicate = (!icmp_ln136)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9248> <RAM>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 131 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 131 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 132 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 132 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 133 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 133 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 184 'ret' 'ret_ln0' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 134 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 134 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 135 [8/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_15, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 135 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 136 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 136 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 137 [7/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_15, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 137 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 138 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 138 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 139 [6/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_15, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 139 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 140 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 140 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 141 [5/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_15, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 141 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 142 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 142 'read' 'gmem_addr_read' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 143 [4/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_15, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 143 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln136 = bitcast i32 %gmem_addr_read" [src/conv2.cpp:136->src/conv2.cpp:79]   --->   Operation 144 'bitcast' 'bitcast_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_12 : [1/1] (1.31ns)   --->   Input mux for Operation 145 '%add_i = fadd i32 %output_fm_buffer_load, i32 %bitcast_ln136'
ST_12 : Operation 145 [4/4] (5.12ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %bitcast_ln136" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 145 'fadd' 'add_i' <Predicate = (!icmp_ln136)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [3/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_15, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 146 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 147 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %bitcast_ln136" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 147 'fadd' 'add_i' <Predicate = (!icmp_ln136)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [2/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_15, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 148 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 149 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %bitcast_ln136" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 149 'fadd' 'add_i' <Predicate = (!icmp_ln136)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/8] (7.30ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_15, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 150 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 151 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %output_fm_buffer_load, i32 %bitcast_ln136" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 151 'fadd' 'add_i' <Predicate = (!icmp_ln136)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (7.30ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_15" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 152 'read' 'gmem_addr_15_read' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln140 = bitcast i32 %gmem_addr_15_read" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 153 'bitcast' 'bitcast_ln140' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_16 : [1/1] (1.31ns)   --->   Input mux for Operation 154 '%add23_i = fadd i32 %bitcast_ln140, i32 %add_i'
ST_16 : Operation 154 [4/4] (5.12ns)   --->   "%add23_i = fadd i32 %bitcast_ln140, i32 %add_i" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 154 'fadd' 'add23_i' <Predicate = (!icmp_ln136)> <Delay = 5.12> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 155 [3/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln140, i32 %add_i" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 155 'fadd' 'add23_i' <Predicate = (!icmp_ln136)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 156 [2/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln140, i32 %add_i" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 156 'fadd' 'add23_i' <Predicate = (!icmp_ln136)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 157 [1/4] (6.43ns)   --->   "%add23_i = fadd i32 %bitcast_ln140, i32 %add_i" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 157 'fadd' 'add23_i' <Predicate = (!icmp_ln136)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.78>
ST_20 : [1/1] (0.42ns)   --->   Input mux for Operation 158 '%tmp_6 = fcmp_olt  i32 %add23_i, i32 0'
ST_20 : Operation 158 [2/2] (2.35ns)   --->   "%tmp_6 = fcmp_olt  i32 %add23_i, i32 0" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 158 'fcmp' 'tmp_6' <Predicate = (!icmp_ln136)> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%bitcast_ln140_1 = bitcast i32 %add23_i" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 159 'bitcast' 'bitcast_ln140_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln140_1, i32 23, i32 30" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 160 'partselect' 'tmp_5' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i32 %bitcast_ln140_1" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 161 'trunc' 'trunc_ln141' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.76ns)   --->   "%icmp_ln141 = icmp_ne  i8 %tmp_5, i8 255" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 162 'icmp' 'icmp_ln141' <Predicate = (!icmp_ln136)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.92ns)   --->   "%icmp_ln141_1 = icmp_eq  i23 %trunc_ln141, i23 0" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 163 'icmp' 'icmp_ln141_1' <Predicate = (!icmp_ln136)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln141)   --->   "%or_ln141 = or i1 %icmp_ln141_1, i1 %icmp_ln141" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 164 'or' 'or_ln141' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 165 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_olt  i32 %add23_i, i32 0" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 165 'fcmp' 'tmp_6' <Predicate = (!icmp_ln136)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln141)   --->   "%and_ln141 = and i1 %or_ln141, i1 %tmp_6" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 166 'and' 'and_ln141' <Predicate = (!icmp_ln136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 167 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln141 = select i1 %and_ln141, i32 0, i32 %bitcast_ln140_1" [src/conv2.cpp:141->src/conv2.cpp:79]   --->   Operation 167 'select' 'select_ln141' <Predicate = (!icmp_ln136)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 168 [1/1] (7.30ns)   --->   "%gmem_addr_15_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr_15, i32 1" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 168 'writereq' 'gmem_addr_15_req' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 169 [1/1] (7.30ns)   --->   "%write_ln140 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr_15, i32 %select_ln141, i4 15" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 169 'write' 'write_ln140' <Predicate = (!icmp_ln136)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 170 [1/1] (0.78ns)   --->   "%add_ln138 = add i5 %select_ln137, i5 1" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 170 'add' 'add_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 171 [1/1] (0.42ns)   --->   "%store_ln138 = store i5 %add_ln138, i5 %tx" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 171 'store' 'store_ln138' <Predicate = (!icmp_ln136)> <Delay = 0.42>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 172 [5/5] (7.30ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_15" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 172 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 173 [4/5] (7.30ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_15" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 173 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 174 [3/5] (7.30ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_15" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 174 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 175 [2/5] (7.30ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_15" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 175 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3_str"   --->   Operation 176 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248"   --->   Operation 177 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 178 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 178 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_137_2_VITIS_LOOP_138_3_str"   --->   Operation 179 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 180 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 181 'specloopname' 'specloopname_ln138' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 182 [1/5] (7.30ns)   --->   "%gmem_addr_15_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_15" [src/conv2.cpp:140->src/conv2.cpp:79]   --->   Operation 182 'writeresp' 'gmem_addr_15_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.body8.i" [src/conv2.cpp:138->src/conv2.cpp:79]   --->   Operation 183 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln30_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ti_cast14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_fm_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tx                    (alloca           ) [ 0111111111111111111111100000]
ty                    (alloca           ) [ 0110000000000000000000000000]
indvar_flatten42      (alloca           ) [ 0110000000000000000000000000]
nout                  (alloca           ) [ 0110000000000000000000000000]
indvar_flatten80      (alloca           ) [ 0110000000000000000000000000]
output_ftmap_read     (read             ) [ 0010000000000000000000000000]
tmp_9_read            (read             ) [ 0010000000000000000000000000]
ti_cast14_read        (read             ) [ 0000000000000000000000000000]
sext_ln30_read        (read             ) [ 0000000000000000000000000000]
select_ln30_2_read    (read             ) [ 0010000000000000000000000000]
ti_cast14_cast        (zext             ) [ 0010000000000000000000000000]
sext_ln30_cast        (sext             ) [ 0010000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
store_ln0             (store            ) [ 0000000000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000000000]
ty_3                  (load             ) [ 0000000000000000000000000000]
indvar_flatten80_load (load             ) [ 0000000000000000000000000000]
zext_ln137            (zext             ) [ 0000000000000000000000000000]
empty                 (add              ) [ 0000000000000000000000000000]
shl_ln                (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln140            (zext             ) [ 0000000000000000000000000000]
shl_ln140_1           (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln140_1          (zext             ) [ 0000000000000000000000000000]
sub_ln140             (sub              ) [ 0000000000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000000000000000000]
icmp_ln136            (icmp             ) [ 0111111111111111111111100000]
add_ln136_2           (add              ) [ 0000000000000000000000000000]
br_ln136              (br               ) [ 0000000000000000000000000000]
tx_load               (load             ) [ 0000000000000000000000000000]
indvar_flatten42_load (load             ) [ 0000000000000000000000000000]
nout_load             (load             ) [ 0000000000000000000000000000]
add_ln136             (add              ) [ 0000000000000000000000000000]
icmp_ln137            (icmp             ) [ 0000000000000000000000000000]
select_ln136          (select           ) [ 0000000000000000000000000000]
select_ln136_1        (select           ) [ 0000000000000000000000000000]
zext_ln140_2          (zext             ) [ 0000000000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln140_9          (zext             ) [ 0000000000000000000000000000]
add_ln140_5           (add              ) [ 0000000000000000000000000000]
zext_ln136            (zext             ) [ 0000000000000000000000000000]
add_ln136_1           (add              ) [ 0000000000000000000000000000]
sext_ln136            (sext             ) [ 0000000000000000000000000000]
gmem_addr             (getelementptr    ) [ 0001111111110000000000000000]
zext_ln136_1          (zext             ) [ 0000000000000000000000000000]
mul_ln136             (mul              ) [ 0000000000000000000000000000]
zext_ln136_2          (zext             ) [ 0000000000000000000000000000]
shl_ln140_mid         (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln140_3          (zext             ) [ 0000000000000000000000000000]
shl_ln140_1_mid       (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln140_5          (zext             ) [ 0000000000000000000000000000]
sub_ln140_1           (sub              ) [ 0000000000000000000000000000]
select_ln136_2        (select           ) [ 0000000000000000000000000000]
xor_ln136             (xor              ) [ 0000000000000000000000000000]
icmp_ln138            (icmp             ) [ 0000000000000000000000000000]
and_ln136             (and              ) [ 0000000000000000000000000000]
add_ln137             (add              ) [ 0000000000000000000000000000]
or_ln137              (or               ) [ 0000000000000000000000000000]
select_ln137          (select           ) [ 0101111111111111111111100000]
select_ln137_1        (select           ) [ 0000000000000000000000000000]
zext_ln140_10         (zext             ) [ 0000000000000000000000000000]
add_ln140_6           (add              ) [ 0000000000000000000000000000]
zext_ln140_11         (zext             ) [ 0000000000000000000000000000]
trunc_ln140           (trunc            ) [ 0000000000000000000000000000]
p_shl1                (bitconcatenate   ) [ 0000000000000000000000000000]
add_ln140_7           (add              ) [ 0000000000000000000000000000]
zext_ln137_1          (zext             ) [ 0000000000000000000000000000]
p_mid140              (add              ) [ 0000000000000000000000000000]
shl_ln140_mid1        (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln140_7          (zext             ) [ 0000000000000000000000000000]
shl_ln140_1_mid1      (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln140_8          (zext             ) [ 0000000000000000000000000000]
sub_ln140_2           (sub              ) [ 0000000000000000000000000000]
select_ln137_2        (select           ) [ 0000000000000000000000000000]
zext_ln140_12         (zext             ) [ 0000000000000000000000000000]
add_ln140_8           (add              ) [ 0000000000000000000000000000]
zext_ln140_13         (zext             ) [ 0000000000000000000000000000]
output_fm_buffer_addr (getelementptr    ) [ 0001000000000000000000000000]
add_ln140             (add              ) [ 0000000000000000000000000000]
zext_ln140_4          (zext             ) [ 0000000000000000000000000000]
add_ln140_1           (add              ) [ 0000000000000000000000000000]
shl_ln140_2           (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln140_6          (zext             ) [ 0000000000000000000000000000]
add_ln140_2           (add              ) [ 0000000000000000000000000000]
add_ln140_4           (add              ) [ 0000000000000000000000000000]
sext_ln140_1          (sext             ) [ 0000000000000000000000000000]
add_ln140_3           (add              ) [ 0000000000000000000000000000]
trunc_ln9             (partselect       ) [ 0000000000000000000000000000]
sext_ln140            (sext             ) [ 0000000000000000000000000000]
gmem_addr_15          (getelementptr    ) [ 0111111111111111111111111111]
add_ln137_1           (add              ) [ 0000000000000000000000000000]
select_ln137_3        (select           ) [ 0000000000000000000000000000]
store_ln138           (store            ) [ 0000000000000000000000000000]
store_ln138           (store            ) [ 0000000000000000000000000000]
store_ln138           (store            ) [ 0000000000000000000000000000]
store_ln138           (store            ) [ 0000000000000000000000000000]
output_fm_buffer_load (load             ) [ 0000111111111111000000000000]
gmem_load_req         (readreq          ) [ 0000000000000000000000000000]
gmem_addr_read        (read             ) [ 0000000000001000000000000000]
bitcast_ln136         (bitcast          ) [ 0000000000000111000000000000]
gmem_load_10_req      (readreq          ) [ 0000000000000000000000000000]
add_i                 (fadd             ) [ 0000000000000000111100000000]
gmem_addr_15_read     (read             ) [ 0000000000000000100000000000]
bitcast_ln140         (bitcast          ) [ 0000000000000000011100000000]
add23_i               (fadd             ) [ 0000000000000000000011000000]
bitcast_ln140_1       (bitcast          ) [ 0000000000000000000000000000]
tmp_5                 (partselect       ) [ 0000000000000000000000000000]
trunc_ln141           (trunc            ) [ 0000000000000000000000000000]
icmp_ln141            (icmp             ) [ 0000000000000000000000000000]
icmp_ln141_1          (icmp             ) [ 0000000000000000000000000000]
or_ln141              (or               ) [ 0000000000000000000000000000]
tmp_6                 (fcmp             ) [ 0000000000000000000000000000]
and_ln141             (and              ) [ 0000000000000000000000000000]
select_ln141          (select           ) [ 0100000000000000000000100000]
gmem_addr_15_req      (writereq         ) [ 0000000000000000000000000000]
write_ln140           (write            ) [ 0000000000000000000000000000]
add_ln138             (add              ) [ 0000000000000000000000000000]
store_ln138           (store            ) [ 0000000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000000000000000000]
specloopname_ln138    (specloopname     ) [ 0000000000000000000000000000]
gmem_addr_15_resp     (writeresp        ) [ 0000000000000000000000000000]
br_ln138              (br               ) [ 0000000000000000000000000000]
ret_ln0               (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln30_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln30_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln30">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ti_cast14">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ti_cast14"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_9">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_9"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_ftmap">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_fm_buffer">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i8.i10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_137_2_VITIS_LOOP_138_3_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="tx_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tx/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="ty_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ty/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten42_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten42/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="nout_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nout/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="indvar_flatten80_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten80/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="output_ftmap_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_9_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_9_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="ti_cast14_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ti_cast14_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sext_ln30_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="62" slack="0"/>
<pin id="168" dir="0" index="1" bw="62" slack="0"/>
<pin id="169" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln30_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="select_ln30_2_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln30_2_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_readreq_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_writeresp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="5"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_10_req/7 gmem_addr_15_req/21 gmem_addr_15_resp/23 "/>
</bind>
</comp>

<comp id="192" class="1004" name="gmem_addr_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="9"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="197" class="1004" name="gmem_addr_15_read_read_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="13"/>
<pin id="200" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_15_read/15 "/>
</bind>
</comp>

<comp id="203" class="1004" name="write_ln140_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="20"/>
<pin id="206" dir="0" index="2" bw="32" slack="1"/>
<pin id="207" dir="0" index="3" bw="1" slack="0"/>
<pin id="208" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln140/22 "/>
</bind>
</comp>

<comp id="212" class="1004" name="output_fm_buffer_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="14" slack="0"/>
<pin id="216" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_addr/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="14" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_fm_buffer_load/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i/12 add23_i/16 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/20 "/>
</bind>
</comp>

<comp id="234" class="1005" name="reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i add23_i "/>
</bind>
</comp>

<comp id="240" class="1004" name="ti_cast14_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ti_cast14_cast/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sext_ln30_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="62" slack="0"/>
<pin id="246" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_cast/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln0_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="14" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln0_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="6" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln0_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="10" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln0_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln0_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="5" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="ty_3_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="1"/>
<pin id="275" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ty_3/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="indvar_flatten80_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="14" slack="1"/>
<pin id="278" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten80_load/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln137_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="empty_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="1"/>
<pin id="286" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="shl_ln_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="18" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln140_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="18" slack="0"/>
<pin id="298" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="shl_ln140_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln140_1/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln140_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="0"/>
<pin id="310" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_1/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sub_ln140_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="18" slack="0"/>
<pin id="314" dir="0" index="1" bw="10" slack="0"/>
<pin id="315" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln136_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="14" slack="0"/>
<pin id="320" dir="0" index="1" bw="14" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln136_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="14" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_2/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tx_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="1"/>
<pin id="332" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tx_load/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="indvar_flatten42_load_load_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="1"/>
<pin id="335" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten42_load/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="nout_load_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="1"/>
<pin id="338" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nout_load/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln136_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln137_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="0"/>
<pin id="347" dir="0" index="1" bw="10" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln136_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="5" slack="0"/>
<pin id="354" dir="0" index="2" bw="5" slack="0"/>
<pin id="355" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln136_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="6" slack="0"/>
<pin id="362" dir="0" index="2" bw="6" slack="0"/>
<pin id="363" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136_1/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln140_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="0"/>
<pin id="369" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_2/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_s_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="0"/>
<pin id="373" dir="0" index="1" bw="6" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln140_9_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="0"/>
<pin id="381" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_9/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln140_5_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="0"/>
<pin id="385" dir="0" index="1" bw="6" slack="0"/>
<pin id="386" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_5/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln136_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln136_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="0" index="1" bw="62" slack="1"/>
<pin id="396" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_1/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sext_ln136_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="63" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln136/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="gmem_addr_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="0"/>
<pin id="404" dir="0" index="1" bw="64" slack="0"/>
<pin id="405" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln136_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_1/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="mul_ln136_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="6" slack="0"/>
<pin id="414" dir="0" index="1" bw="19" slack="0"/>
<pin id="415" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln136/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln136_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="24" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_2/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="shl_ln140_mid_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="18" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="1"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln140_mid/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln140_3_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="18" slack="0"/>
<pin id="431" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_3/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="shl_ln140_1_mid_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="1"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln140_1_mid/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln140_5_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_5/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sub_ln140_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="18" slack="0"/>
<pin id="446" dir="0" index="1" bw="10" slack="0"/>
<pin id="447" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140_1/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln136_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="19" slack="0"/>
<pin id="453" dir="0" index="2" bw="19" slack="0"/>
<pin id="454" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln136_2/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="xor_ln136_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln136/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln138_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="0" index="1" bw="5" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="and_ln136_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln136/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln137_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="or_ln137_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln137/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="select_ln137_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="5" slack="0"/>
<pin id="491" dir="0" index="2" bw="5" slack="0"/>
<pin id="492" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln137/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="select_ln137_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="5" slack="0"/>
<pin id="499" dir="0" index="2" bw="5" slack="0"/>
<pin id="500" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln137_1/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln140_10_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="0"/>
<pin id="506" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_10/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln140_6_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="11" slack="0"/>
<pin id="510" dir="0" index="1" bw="5" slack="0"/>
<pin id="511" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_6/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln140_11_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="11" slack="0"/>
<pin id="516" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_11/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="trunc_ln140_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="11" slack="0"/>
<pin id="520" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_shl1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="14" slack="0"/>
<pin id="524" dir="0" index="1" bw="10" slack="0"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln140_7_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="14" slack="0"/>
<pin id="532" dir="0" index="1" bw="11" slack="0"/>
<pin id="533" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_7/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln137_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="0"/>
<pin id="538" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_1/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_mid140_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="0"/>
<pin id="542" dir="0" index="1" bw="8" slack="1"/>
<pin id="543" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid140/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="shl_ln140_mid1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="18" slack="0"/>
<pin id="547" dir="0" index="1" bw="8" slack="0"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln140_mid1/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln140_7_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="18" slack="0"/>
<pin id="555" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_7/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="shl_ln140_1_mid1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="10" slack="0"/>
<pin id="559" dir="0" index="1" bw="8" slack="0"/>
<pin id="560" dir="0" index="2" bw="1" slack="0"/>
<pin id="561" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln140_1_mid1/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln140_8_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="10" slack="0"/>
<pin id="567" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_8/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sub_ln140_2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="18" slack="0"/>
<pin id="571" dir="0" index="1" bw="10" slack="0"/>
<pin id="572" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140_2/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="select_ln137_2_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="19" slack="0"/>
<pin id="578" dir="0" index="2" bw="19" slack="0"/>
<pin id="579" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln137_2/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln140_12_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="0"/>
<pin id="585" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_12/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln140_8_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="14" slack="0"/>
<pin id="589" dir="0" index="1" bw="5" slack="0"/>
<pin id="590" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_8/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln140_13_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="14" slack="0"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_13/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln140_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="1"/>
<pin id="600" dir="0" index="1" bw="5" slack="0"/>
<pin id="601" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln140_4_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="0"/>
<pin id="605" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_4/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln140_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="5" slack="0"/>
<pin id="609" dir="0" index="1" bw="8" slack="1"/>
<pin id="610" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_1/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="shl_ln140_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="10" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="0"/>
<pin id="615" dir="0" index="2" bw="1" slack="0"/>
<pin id="616" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln140_2/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln140_6_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="10" slack="0"/>
<pin id="622" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_6/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln140_2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="24" slack="0"/>
<pin id="626" dir="0" index="1" bw="64" slack="1"/>
<pin id="627" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_2/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln140_4_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="19" slack="0"/>
<pin id="631" dir="0" index="1" bw="10" slack="0"/>
<pin id="632" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_4/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="sext_ln140_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="19" slack="0"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140_1/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln140_3_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="19" slack="0"/>
<pin id="641" dir="0" index="1" bw="64" slack="0"/>
<pin id="642" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140_3/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="trunc_ln9_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="62" slack="0"/>
<pin id="647" dir="0" index="1" bw="64" slack="0"/>
<pin id="648" dir="0" index="2" bw="3" slack="0"/>
<pin id="649" dir="0" index="3" bw="7" slack="0"/>
<pin id="650" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="sext_ln140_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="62" slack="0"/>
<pin id="657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln140/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="gmem_addr_15_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="64" slack="0"/>
<pin id="661" dir="0" index="1" bw="64" slack="0"/>
<pin id="662" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_15/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln137_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="10" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_1/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="select_ln137_3_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="10" slack="0"/>
<pin id="674" dir="0" index="2" bw="10" slack="0"/>
<pin id="675" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln137_3/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="store_ln138_store_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="14" slack="0"/>
<pin id="681" dir="0" index="1" bw="14" slack="1"/>
<pin id="682" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/2 "/>
</bind>
</comp>

<comp id="684" class="1004" name="store_ln138_store_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="0"/>
<pin id="686" dir="0" index="1" bw="6" slack="1"/>
<pin id="687" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="store_ln138_store_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="10" slack="0"/>
<pin id="691" dir="0" index="1" bw="10" slack="1"/>
<pin id="692" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="store_ln138_store_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="5" slack="0"/>
<pin id="696" dir="0" index="1" bw="5" slack="1"/>
<pin id="697" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="bitcast_ln136_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln136/12 "/>
</bind>
</comp>

<comp id="703" class="1004" name="bitcast_ln140_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln140/16 "/>
</bind>
</comp>

<comp id="707" class="1004" name="bitcast_ln140_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="2"/>
<pin id="709" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln140_1/21 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_5_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="0"/>
<pin id="714" dir="0" index="2" bw="6" slack="0"/>
<pin id="715" dir="0" index="3" bw="6" slack="0"/>
<pin id="716" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/21 "/>
</bind>
</comp>

<comp id="721" class="1004" name="trunc_ln141_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141/21 "/>
</bind>
</comp>

<comp id="725" class="1004" name="icmp_ln141_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="8" slack="0"/>
<pin id="727" dir="0" index="1" bw="8" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/21 "/>
</bind>
</comp>

<comp id="731" class="1004" name="icmp_ln141_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="23" slack="0"/>
<pin id="733" dir="0" index="1" bw="23" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141_1/21 "/>
</bind>
</comp>

<comp id="737" class="1004" name="or_ln141_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln141/21 "/>
</bind>
</comp>

<comp id="743" class="1004" name="and_ln141_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln141/21 "/>
</bind>
</comp>

<comp id="749" class="1004" name="select_ln141_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="32" slack="0"/>
<pin id="752" dir="0" index="2" bw="32" slack="0"/>
<pin id="753" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln141/21 "/>
</bind>
</comp>

<comp id="757" class="1004" name="add_ln138_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="5" slack="20"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/22 "/>
</bind>
</comp>

<comp id="762" class="1004" name="store_ln138_store_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="5" slack="0"/>
<pin id="764" dir="0" index="1" bw="5" slack="21"/>
<pin id="765" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/22 "/>
</bind>
</comp>

<comp id="767" class="1005" name="tx_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="5" slack="0"/>
<pin id="769" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tx "/>
</bind>
</comp>

<comp id="774" class="1005" name="ty_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="5" slack="0"/>
<pin id="776" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ty "/>
</bind>
</comp>

<comp id="781" class="1005" name="indvar_flatten42_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="10" slack="0"/>
<pin id="783" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten42 "/>
</bind>
</comp>

<comp id="788" class="1005" name="nout_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="6" slack="0"/>
<pin id="790" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="nout "/>
</bind>
</comp>

<comp id="795" class="1005" name="indvar_flatten80_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="14" slack="0"/>
<pin id="797" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten80 "/>
</bind>
</comp>

<comp id="802" class="1005" name="output_ftmap_read_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="64" slack="1"/>
<pin id="804" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="807" class="1005" name="tmp_9_read_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="1"/>
<pin id="809" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_read "/>
</bind>
</comp>

<comp id="812" class="1005" name="select_ln30_2_read_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="1"/>
<pin id="814" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln30_2_read "/>
</bind>
</comp>

<comp id="820" class="1005" name="ti_cast14_cast_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="5" slack="1"/>
<pin id="822" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ti_cast14_cast "/>
</bind>
</comp>

<comp id="825" class="1005" name="sext_ln30_cast_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="63" slack="1"/>
<pin id="827" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln30_cast "/>
</bind>
</comp>

<comp id="830" class="1005" name="icmp_ln136_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln136 "/>
</bind>
</comp>

<comp id="834" class="1005" name="gmem_addr_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="840" class="1005" name="select_ln137_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="5" slack="20"/>
<pin id="842" dir="1" index="1" bw="5" slack="20"/>
</pin_list>
<bind>
<opset="select_ln137 "/>
</bind>
</comp>

<comp id="845" class="1005" name="output_fm_buffer_addr_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="14" slack="1"/>
<pin id="847" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_addr "/>
</bind>
</comp>

<comp id="850" class="1005" name="gmem_addr_15_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="5"/>
<pin id="852" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="gmem_addr_15 "/>
</bind>
</comp>

<comp id="857" class="1005" name="output_fm_buffer_load_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="9"/>
<pin id="859" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="output_fm_buffer_load "/>
</bind>
</comp>

<comp id="862" class="1005" name="gmem_addr_read_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="1"/>
<pin id="864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="867" class="1005" name="bitcast_ln136_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="1"/>
<pin id="869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln136 "/>
</bind>
</comp>

<comp id="872" class="1005" name="gmem_addr_15_read_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="1"/>
<pin id="874" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_15_read "/>
</bind>
</comp>

<comp id="877" class="1005" name="bitcast_ln140_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="1"/>
<pin id="879" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln140 "/>
</bind>
</comp>

<comp id="882" class="1005" name="select_ln141_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="1"/>
<pin id="884" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln141 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="92" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="92" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="94" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="94" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="108" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="209"><net_src comp="110" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="112" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="211"><net_src comp="114" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="82" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="233"><net_src comp="96" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="225" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="243"><net_src comp="160" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="166" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="48" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="282"><net_src comp="273" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="50" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="283" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="46" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="288" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="52" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="283" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="54" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="300" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="296" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="308" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="276" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="60" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="276" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="62" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="64" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="333" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="66" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="48" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="273" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="364"><net_src comp="345" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="339" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="336" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="68" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="359" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="70" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="367" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="359" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="393" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="4" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="359" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="72" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="50" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="46" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="432"><net_src comp="422" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="52" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="54" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="443"><net_src comp="433" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="429" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="440" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="345" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="444" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="312" pin="2"/><net_sink comp="450" pin=2"/></net>

<net id="462"><net_src comp="345" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="74" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="330" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="76" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="458" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="351" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="78" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="470" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="345" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="48" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="330" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="501"><net_src comp="470" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="476" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="351" pin="3"/><net_sink comp="496" pin=2"/></net>

<net id="507"><net_src comp="496" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="383" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="504" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="508" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="80" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="518" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="70" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="522" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="514" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="476" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="50" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="540" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="46" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="556"><net_src comp="545" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="52" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="540" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="54" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="568"><net_src comp="557" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="553" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="565" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="580"><net_src comp="470" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="569" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="450" pin="3"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="488" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="530" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="583" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="602"><net_src comp="488" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="598" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="603" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="617"><net_src comp="52" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="607" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="54" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="623"><net_src comp="612" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="418" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="575" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="620" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="629" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="624" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="651"><net_src comp="84" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="639" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="86" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="654"><net_src comp="88" pin="0"/><net_sink comp="645" pin=3"/></net>

<net id="658"><net_src comp="645" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="4" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="655" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="333" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="90" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="676"><net_src comp="345" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="90" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="665" pin="2"/><net_sink comp="671" pin=2"/></net>

<net id="683"><net_src comp="324" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="359" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="693"><net_src comp="671" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="698"><net_src comp="496" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="699" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="706"><net_src comp="703" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="710"><net_src comp="234" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="717"><net_src comp="98" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="707" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="719"><net_src comp="100" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="720"><net_src comp="102" pin="0"/><net_sink comp="711" pin=3"/></net>

<net id="724"><net_src comp="707" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="729"><net_src comp="711" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="104" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="721" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="106" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="725" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="737" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="229" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="754"><net_src comp="743" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="28" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="707" pin="1"/><net_sink comp="749" pin=2"/></net>

<net id="761"><net_src comp="78" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="766"><net_src comp="757" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="128" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="773"><net_src comp="767" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="777"><net_src comp="132" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="780"><net_src comp="774" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="784"><net_src comp="136" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="787"><net_src comp="781" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="791"><net_src comp="140" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="794"><net_src comp="788" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="798"><net_src comp="144" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="801"><net_src comp="795" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="805"><net_src comp="148" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="810"><net_src comp="154" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="815"><net_src comp="172" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="818"><net_src comp="812" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="819"><net_src comp="812" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="823"><net_src comp="240" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="828"><net_src comp="244" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="833"><net_src comp="318" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="402" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="843"><net_src comp="488" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="848"><net_src comp="212" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="853"><net_src comp="659" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="856"><net_src comp="850" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="860"><net_src comp="219" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="865"><net_src comp="192" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="870"><net_src comp="699" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="875"><net_src comp="197" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="880"><net_src comp="703" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="885"><net_src comp="749" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="203" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {21 22 23 24 25 26 27 }
	Port: output_fm_buffer | {}
 - Input state : 
	Port: conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3 : select_ln30_2 | {1 }
	Port: conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3 : sext_ln30 | {1 }
	Port: conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3 : gmem | {3 4 5 6 7 8 9 10 11 12 13 14 15 }
	Port: conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3 : ti_cast14 | {1 }
	Port: conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3 : tmp_9 | {1 }
	Port: conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3 : output_ftmap | {1 }
	Port: conv2_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_137_2_VITIS_LOOP_138_3 : output_fm_buffer | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln137 : 1
		empty : 2
		shl_ln : 3
		zext_ln140 : 4
		shl_ln140_1 : 3
		zext_ln140_1 : 4
		sub_ln140 : 5
		icmp_ln136 : 1
		add_ln136_2 : 1
		br_ln136 : 2
		add_ln136 : 1
		icmp_ln137 : 1
		select_ln136 : 2
		select_ln136_1 : 2
		zext_ln140_2 : 3
		tmp_s : 3
		zext_ln140_9 : 4
		add_ln140_5 : 5
		zext_ln136 : 3
		add_ln136_1 : 4
		sext_ln136 : 5
		gmem_addr : 6
		zext_ln136_1 : 3
		mul_ln136 : 4
		zext_ln136_2 : 5
		zext_ln140_3 : 1
		zext_ln140_5 : 1
		sub_ln140_1 : 2
		select_ln136_2 : 6
		xor_ln136 : 2
		icmp_ln138 : 1
		and_ln136 : 2
		add_ln137 : 3
		or_ln137 : 2
		select_ln137 : 2
		select_ln137_1 : 2
		zext_ln140_10 : 3
		add_ln140_6 : 6
		zext_ln140_11 : 7
		trunc_ln140 : 7
		p_shl1 : 8
		add_ln140_7 : 9
		zext_ln137_1 : 4
		p_mid140 : 5
		shl_ln140_mid1 : 6
		zext_ln140_7 : 7
		shl_ln140_1_mid1 : 6
		zext_ln140_8 : 7
		sub_ln140_2 : 8
		select_ln137_2 : 9
		zext_ln140_12 : 3
		add_ln140_8 : 10
		zext_ln140_13 : 11
		output_fm_buffer_addr : 12
		output_fm_buffer_load : 13
		add_ln140 : 3
		zext_ln140_4 : 4
		add_ln140_1 : 5
		shl_ln140_2 : 6
		zext_ln140_6 : 7
		add_ln140_2 : 6
		add_ln140_4 : 8
		sext_ln140_1 : 9
		add_ln140_3 : 10
		trunc_ln9 : 11
		sext_ln140 : 12
		gmem_addr_15 : 13
		add_ln137_1 : 1
		select_ln137_3 : 2
		store_ln138 : 2
		store_ln138 : 3
		store_ln138 : 3
		store_ln138 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		add_i : 1
	State 13
	State 14
	State 15
	State 16
		add23_i : 1
	State 17
	State 18
	State 19
	State 20
	State 21
		tmp_5 : 1
		trunc_ln141 : 1
		icmp_ln141 : 2
		icmp_ln141_1 : 2
		or_ln141 : 3
		and_ln141 : 3
		select_ln141 : 3
	State 22
		store_ln138 : 1
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_225           |    2    |   227   |   214   |
|----------|--------------------------------|---------|---------|---------|
|          |          empty_fu_283          |    0    |    0    |    15   |
|          |       add_ln136_2_fu_324       |    0    |    0    |    21   |
|          |        add_ln136_fu_339        |    0    |    0    |    13   |
|          |       add_ln140_5_fu_383       |    0    |    0    |    18   |
|          |       add_ln136_1_fu_393       |    0    |    0    |    69   |
|          |        add_ln137_fu_476        |    0    |    0    |    12   |
|          |       add_ln140_6_fu_508       |    0    |    0    |    17   |
|          |       add_ln140_7_fu_530       |    0    |    0    |    16   |
|    add   |         p_mid140_fu_540        |    0    |    0    |    15   |
|          |       add_ln140_8_fu_587       |    0    |    0    |    16   |
|          |        add_ln140_fu_598        |    0    |    0    |    12   |
|          |       add_ln140_1_fu_607       |    0    |    0    |    15   |
|          |       add_ln140_2_fu_624       |    0    |    0    |    64   |
|          |       add_ln140_4_fu_629       |    0    |    0    |    26   |
|          |       add_ln140_3_fu_639       |    0    |    0    |    64   |
|          |       add_ln137_1_fu_665       |    0    |    0    |    17   |
|          |        add_ln138_fu_757        |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln136_fu_351      |    0    |    0    |    5    |
|          |      select_ln136_1_fu_359     |    0    |    0    |    6    |
|          |      select_ln136_2_fu_450     |    0    |    0    |    18   |
|  select  |       select_ln137_fu_488      |    0    |    0    |    5    |
|          |      select_ln137_1_fu_496     |    0    |    0    |    5    |
|          |      select_ln137_2_fu_575     |    0    |    0    |    18   |
|          |      select_ln137_3_fu_671     |    0    |    0    |    10   |
|          |       select_ln141_fu_749      |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln136_fu_318       |    0    |    0    |    21   |
|          |        icmp_ln137_fu_345       |    0    |    0    |    17   |
|   icmp   |        icmp_ln138_fu_464       |    0    |    0    |    12   |
|          |        icmp_ln141_fu_725       |    0    |    0    |    15   |
|          |       icmp_ln141_1_fu_731      |    0    |    0    |    30   |
|----------|--------------------------------|---------|---------|---------|
|          |        sub_ln140_fu_312        |    0    |    0    |    25   |
|    sub   |       sub_ln140_1_fu_444       |    0    |    0    |    25   |
|          |       sub_ln140_2_fu_569       |    0    |    0    |    25   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |        mul_ln136_fu_412        |    1    |    0    |    6    |
|----------|--------------------------------|---------|---------|---------|
|    and   |        and_ln136_fu_470        |    0    |    0    |    2    |
|          |        and_ln141_fu_743        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    or    |         or_ln137_fu_482        |    0    |    0    |    2    |
|          |         or_ln141_fu_737        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    xor   |        xor_ln136_fu_458        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |  output_ftmap_read_read_fu_148 |    0    |    0    |    0    |
|          |     tmp_9_read_read_fu_154     |    0    |    0    |    0    |
|          |   ti_cast14_read_read_fu_160   |    0    |    0    |    0    |
|   read   |   sext_ln30_read_read_fu_166   |    0    |    0    |    0    |
|          | select_ln30_2_read_read_fu_172 |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_192   |    0    |    0    |    0    |
|          |  gmem_addr_15_read_read_fu_197 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_178       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_185      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |    write_ln140_write_fu_203    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_229           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |      ti_cast14_cast_fu_240     |    0    |    0    |    0    |
|          |        zext_ln137_fu_279       |    0    |    0    |    0    |
|          |        zext_ln140_fu_296       |    0    |    0    |    0    |
|          |       zext_ln140_1_fu_308      |    0    |    0    |    0    |
|          |       zext_ln140_2_fu_367      |    0    |    0    |    0    |
|          |       zext_ln140_9_fu_379      |    0    |    0    |    0    |
|          |        zext_ln136_fu_389       |    0    |    0    |    0    |
|          |       zext_ln136_1_fu_408      |    0    |    0    |    0    |
|          |       zext_ln136_2_fu_418      |    0    |    0    |    0    |
|   zext   |       zext_ln140_3_fu_429      |    0    |    0    |    0    |
|          |       zext_ln140_5_fu_440      |    0    |    0    |    0    |
|          |      zext_ln140_10_fu_504      |    0    |    0    |    0    |
|          |      zext_ln140_11_fu_514      |    0    |    0    |    0    |
|          |       zext_ln137_1_fu_536      |    0    |    0    |    0    |
|          |       zext_ln140_7_fu_553      |    0    |    0    |    0    |
|          |       zext_ln140_8_fu_565      |    0    |    0    |    0    |
|          |      zext_ln140_12_fu_583      |    0    |    0    |    0    |
|          |      zext_ln140_13_fu_593      |    0    |    0    |    0    |
|          |       zext_ln140_4_fu_603      |    0    |    0    |    0    |
|          |       zext_ln140_6_fu_620      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |      sext_ln30_cast_fu_244     |    0    |    0    |    0    |
|   sext   |        sext_ln136_fu_398       |    0    |    0    |    0    |
|          |       sext_ln140_1_fu_635      |    0    |    0    |    0    |
|          |        sext_ln140_fu_655       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          shl_ln_fu_288         |    0    |    0    |    0    |
|          |       shl_ln140_1_fu_300       |    0    |    0    |    0    |
|          |          tmp_s_fu_371          |    0    |    0    |    0    |
|          |      shl_ln140_mid_fu_422      |    0    |    0    |    0    |
|bitconcatenate|     shl_ln140_1_mid_fu_433     |    0    |    0    |    0    |
|          |          p_shl1_fu_522         |    0    |    0    |    0    |
|          |      shl_ln140_mid1_fu_545     |    0    |    0    |    0    |
|          |     shl_ln140_1_mid1_fu_557    |    0    |    0    |    0    |
|          |       shl_ln140_2_fu_612       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln140_fu_518       |    0    |    0    |    0    |
|          |       trunc_ln141_fu_721       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|        trunc_ln9_fu_645        |    0    |    0    |    0    |
|          |          tmp_5_fu_711          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    3    |   227   |   921   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    bitcast_ln136_reg_867    |   32   |
|    bitcast_ln140_reg_877    |   32   |
|  gmem_addr_15_read_reg_872  |   32   |
|     gmem_addr_15_reg_850    |   32   |
|    gmem_addr_read_reg_862   |   32   |
|      gmem_addr_reg_834      |   32   |
|      icmp_ln136_reg_830     |    1   |
|   indvar_flatten42_reg_781  |   10   |
|   indvar_flatten80_reg_795  |   14   |
|         nout_reg_788        |    6   |
|output_fm_buffer_addr_reg_845|   14   |
|output_fm_buffer_load_reg_857|   32   |
|  output_ftmap_read_reg_802  |   64   |
|           reg_234           |   32   |
|     select_ln137_reg_840    |    5   |
|     select_ln141_reg_882    |   32   |
|  select_ln30_2_read_reg_812 |    8   |
|    sext_ln30_cast_reg_825   |   63   |
|    ti_cast14_cast_reg_820   |    5   |
|      tmp_9_read_reg_807     |    8   |
|          tx_reg_767         |    5   |
|          ty_reg_774         |    5   |
+-----------------------------+--------+
|            Total            |   496  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_185 |  p0  |   3  |   1  |    3   |
|   grp_access_fu_219  |  p0  |   2  |  14  |   28   ||    9    |
|      grp_fu_225      |  p0  |   3  |  32  |   96   ||    14   |
|      grp_fu_225      |  p1  |   3  |  32  |   96   ||    14   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   223  ||  1.855  ||    37   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   227  |   921  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   37   |
|  Register |    -   |    -   |   496  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   723  |   958  |
+-----------+--------+--------+--------+--------+
