==27559== Cachegrind, a cache and branch-prediction profiler
==27559== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27559== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27559== Command: ./mser .
==27559== 
--27559-- warning: L3 cache found, using its data for the LL simulation.
--27559-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27559-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27559== 
==27559== Process terminating with default action of signal 15 (SIGTERM)
==27559==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27559==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27559== 
==27559== I   refs:      2,235,479,446
==27559== I1  misses:            1,306
==27559== LLi misses:            1,203
==27559== I1  miss rate:          0.00%
==27559== LLi miss rate:          0.00%
==27559== 
==27559== D   refs:        899,329,689  (608,262,278 rd   + 291,067,411 wr)
==27559== D1  misses:        4,711,741  (  3,261,216 rd   +   1,450,525 wr)
==27559== LLd misses:        1,327,189  (    227,819 rd   +   1,099,370 wr)
==27559== D1  miss rate:           0.5% (        0.5%     +         0.5%  )
==27559== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27559== 
==27559== LL refs:           4,713,047  (  3,262,522 rd   +   1,450,525 wr)
==27559== LL misses:         1,328,392  (    229,022 rd   +   1,099,370 wr)
==27559== LL miss rate:            0.0% (        0.0%     +         0.4%  )
