# Mon May 12 14:37:01 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
OS: Windows 10 or later
Hostname: LAPTOP-6FQD1N4B

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202309actp1, Build 008R, Built Jul 25 2024 08:49:59, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 185MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 200MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 200MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 200MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 200MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 260MB peak: 260MB)

@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_0(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_1_0(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_0(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_0(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_0(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_0(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_0(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_1(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_1(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Boundary register sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_1(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_1_1(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_1(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_1(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_1_1(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Boundary register start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_1_1(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_1(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_1(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_1(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_0_1(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_0_1(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_0_1(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_0_1(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_1(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_1(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_1(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_2(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_2(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Boundary register sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_2(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_1_2(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_2(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_2(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_1_2(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Boundary register start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_1_2(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_2(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_2(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_2(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_0_2(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_0_2(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_0_2(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_0_2(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_2(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_2(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_2(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_3(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_3(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Boundary register sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_3(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_1_3(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_3(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_3(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_1_3(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Boundary register start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_1_3(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_3(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_3(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_3(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_0_3(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_0_3(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_0_3(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_0_3(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_3(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_3(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_3(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_4(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_4(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Boundary register sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_4(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_1_4(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_4(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_4(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_1_4(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Boundary register start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_1_4(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_4(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_4(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_4(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_0_4(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_0_4(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_0_4(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_0_4(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_4(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_4(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_4(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_5(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_5(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Boundary register sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_5(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_1_5(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_5(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_5(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_1_5(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Boundary register start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_1_5(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_5(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_5(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_5(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_0_5(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_0_5(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_0_5(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_0_5(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_5(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_5(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_5(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_6(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_6(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Boundary register sPWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_6(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_1_6(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_6(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_6(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Removing sequential instance start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_1_6(behavioral)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Boundary register start_timer[1:0] (in view: work.PH_PWM_625_0_80_3_1_6(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_6(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_6(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_6(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_0_6(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_0_6(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_0_6(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_0_6(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_6(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_6(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_0_6(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_PWM[3:1] (in view: work.PH_PWM_625_0_80_3_1_7(behavioral)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":197:4:197:5|Removing sequential instance PWM_CNTR[6:0] (in view: work.PH_PWM_625_0_80_3_1_7(behavioral)) of type view:PrimLib.dffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Removing sequential instance ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_7(behavioral)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":184:4:184:5|Boundary register ENABLE_CNTR[1:0] (in view: work.PH_PWM_625_0_80_3_1_7(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":170:4:170:5|Removing sequential instance LAST_ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_7(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Removing sequential instance ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_7(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":157:4:157:5|Boundary register ENABLE_SYNC (in view: work.PH_PWM_625_0_80_3_1_7(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 269MB peak: 269MB)

@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\oscillator_counter.v":65:4:65:9|Found counter in view:work.OSCILLATOR_COUNTER(verilog) instance count_data[15:0] 
Encoding state machine eeprom_cycle_state[0:11] (in view: work.serial_eeprom_if(rtl))
original code -> new code
   000000000001 -> 000000000001
   000000000010 -> 000000000010
   000000000100 -> 000000000100
   000000001000 -> 000000001000
   000000010000 -> 000000010000
   000000100000 -> 000000100000
   000001000000 -> 000001000000
   000010000000 -> 000010000000
   000100000000 -> 000100000000
   001000000000 -> 001000000000
   010000000000 -> 010000000000
   100000000000 -> 100000000000
Encoding state machine state[22:0] (in view: work.ADC_ADS8864_IF(verilog))
original code -> new code
   00000 -> 00000000000000000000001
   00001 -> 00000000000000000000010
   00010 -> 00000000000000000000100
   00110 -> 00000000000000000001000
   00111 -> 00000000000000000010000
   01000 -> 00000000000000000100000
   01001 -> 00000000000000001000000
   01010 -> 00000000000000010000000
   01011 -> 00000000000000100000000
   01100 -> 00000000000001000000000
   01101 -> 00000000000010000000000
   01110 -> 00000000000100000000000
   01111 -> 00000000001000000000000
   10000 -> 00000000010000000000000
   10001 -> 00000000100000000000000
   10010 -> 00000001000000000000000
   10011 -> 00000010000000000000000
   10100 -> 00000100000000000000000
   10101 -> 00001000000000000000000
   10110 -> 00010000000000000000000
   10111 -> 00100000000000000000000
   11000 -> 01000000000000000000000
   11001 -> 10000000000000000000000
Encoding state machine status[5:0] (in view: work.ADC_ADS8864_IF(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0100 -> 001000
   0101 -> 010000
   0110 -> 100000
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|Found counter in view:work.ADC_ADS8864_IF(verilog) instance data_count[10:0] 
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":130:1:130:6|Found counter in view:work.ADC_ADS8864_IF(verilog) instance conv_count[5:0] 
@W: FX107 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\dual_port_ram.v":53:1:53:6|RAM data_in_ram.ram[15:0] (in view: work.ADC_ADS8864_IF(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|Removing instance adc_0.sp[9] because it is equivalent to instance adc_0.sp[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|Removing instance adc_0.sp[6] because it is equivalent to instance adc_0.sp[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|Removing instance adc_0.sp[2] because it is equivalent to instance adc_0.sp[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|Removing instance adc_0.sp[4] because it is equivalent to instance adc_0.sp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\adc_ads8864_if.v":147:4:147:9|Removing instance adc_0.sp[12] because it is equivalent to instance adc_0.sp[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine state[3:0] (in view: work.DAC_DACx0504_IF(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   100 -> 11
@N: MO225 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\dac_dacx0504_if.v":127:4:127:9|There are no possible illegal states for state machine state[3:0] (in view: work.DAC_DACx0504_IF(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\dac_dacx0504_if.v":127:4:127:9|Found counter in view:work.DAC_DACx0504_IF(verilog) instance bit_count[4:0] 
@W: FX107 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|RAM opb_fifo_inst.mem[23:0] (in view: work.DAC_DACx0504_IF(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|Found startup values on RAM instance opb_fifo_inst.mem[23:0] (in view: work.DAC_DACx0504_IF(verilog)).
@N: FX702 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|Found startup values on RAM instance opb_fifo_inst.mem[23:0]
@W: FX107 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\dual_port_ram.v":53:1:53:6|RAM data_in_ram.ram[23:0] (in view: work.DAC_DACx0504_IF(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[1:0] (in view: work.MSSB_IF(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v":91:4:91:9|There are no possible illegal states for state machine state[1:0] (in view: work.MSSB_IF(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v":195:4:195:9|Found counter in view:work.MSSB_IF(verilog) instance mssb_error_bytes[31:0] 
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v":171:4:171:9|Found counter in view:work.MSSB_IF(verilog) instance mssb_recv_bytes[31:0] 
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v":143:4:143:9|Found counter in view:work.MSSB_IF(verilog) instance actual_trans_bytes[19:0] 
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v":183:4:183:9|Found counter in view:work.MSSB_IF(verilog) instance DATA_STREAM_OUT_EXPECTED[7:0] 
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\mssb_if.v":118:4:118:9|Found counter in view:work.MSSB_IF(verilog) instance DATA_STREAM_IN[7:0] 
Encoding state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":353:6:353:7|There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl)); safe FSM implementation is not required.
Encoding state machine uart_tx_state[0:4] (in view: work.work_cmn_uart_rtl_false_921600_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_7(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_7(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_7(verilog))
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_1_0(behavioral) instance PWM_counter[8:0]  
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_1_0(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_6(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_6(verilog))
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_1_1(behavioral) instance PWM_counter[8:0]  
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_0_1(behavioral) instance PWM_counter[8:0]  
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_1(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_1(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_0_1(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_5(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_5(verilog))
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_1_2(behavioral) instance PWM_counter[8:0]  
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_0_2(behavioral) instance PWM_counter[8:0]  
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_2(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_2(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_0_2(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_4(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_4(verilog))
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_1_3(behavioral) instance PWM_counter[8:0]  
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_0_3(behavioral) instance PWM_counter[8:0]  
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_3(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_3(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_0_3(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_3(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_3(verilog))
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_1_4(behavioral) instance PWM_counter[8:0]  
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_0_4(behavioral) instance PWM_counter[8:0]  
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_4(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_4(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_0_4(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_2(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_2(verilog))
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_1_5(behavioral) instance PWM_counter[8:0]  
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_0_5(behavioral) instance PWM_counter[8:0]  
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_5(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_5(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_0_5(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_1(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_1(verilog))
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_1_6(behavioral) instance PWM_counter[8:0]  
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_0_6(behavioral) instance PWM_counter[8:0]  
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5_0_6(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5_0_6(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_0_6(rtl) instance debounce_cntr[27:0] 
Encoding state machine state[2:0] (in view: work.cmn_pwm_wrapper_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm_wrapper.v":251:4:251:9|Found counter in view:work.cmn_pwm_wrapper_0(verilog) instance act_test_duration[15:0] 
@N: MF179 :|Found 17 by 17 bit equality operator ('==') un1_act_test_duration_1 (in view: work.cmn_pwm_wrapper_0(verilog))
@N: MO230 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\ph_pwm.vhd":85:4:85:5|Found up-down counter in view:work.PH_PWM_625_0_80_3_1_7(behavioral) instance PWM_counter[8:0]  
Encoding state machine DB_STATE[0:4] (in view: work.CMN_DEADBAND_5(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_deadband.vhd":91:10:91:11|Removing sequential instance DB_STATE[4] (in view: work.CMN_DEADBAND_5(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_debouncer.vhd":51:10:51:11|Found counter in view:work.cmn_debouncer_8_8_1_7(rtl) instance debounce_cntr[27:0] 
@W: FX107 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|RAM mem[7:0] (in view: work.afifo_8s_4s_8s_4s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|Found startup values on RAM instance mem[7:0] (in view: work.afifo_8s_4s_8s_4s_1(verilog)).
@N: FX702 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|Found startup values on RAM instance mem[7:0]
@W: FX107 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|RAM mem[7:0] (in view: work.afifo_8s_4s_8s_4s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|Found startup values on RAM instance mem[7:0] (in view: work.afifo_8s_4s_8s_4s_0(verilog)).
@N: FX702 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\afifo.v":149:1:149:6|Found startup values on RAM instance mem[7:0]
Encoding state machine state[2:0] (in view: work.opb_emu_target(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_read.v":176:4:176:9|Found counter in view:work.msg_read(verilog) instance timeout_cnt[7:0] 
Encoding state machine state[6:0] (in view: work.msg_write(verilog))
original code -> new code
   00000000 -> 0000001
   00000001 -> 0000010
   00000010 -> 0000100
   00000011 -> 0001000
   00000100 -> 0010000
   00000101 -> 0100000
   00000110 -> 1000000
@N: MO231 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\msg_write.v":235:4:235:9|Found counter in view:work.msg_write(verilog) instance timeout_cnt[7:0] 
Encoding state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_uart.vhd":353:6:353:7|There are no possible illegal states for state machine uart_rx_state[0:3] (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl)); safe FSM implementation is not required.
Encoding state machine uart_tx_state[0:4] (in view: work.work_cmn_uart_rtl_false_115200_100000000_1_BAUD_RATECLOCK_FREQUENCY(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000

Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 325MB peak: 329MB)

@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\addr_decoder.v":259:4:259:9|Removing instance adder_decode_0.ILIM_DAC_RE_d1 because it is equivalent to instance dac_0.opb_dummy_re. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":185:9:185:10|Removing sequential instance gantry_brk3_ret_if_0.pwm_0.sync_mot_pwm_param01[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":185:9:185:10|Removing sequential instance gantry_brk3_ret_if_0.pwm_0.sync_mot_pwm_param01[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":185:9:185:10|Removing sequential instance gantry_brk3_ret_if_0.pwm_0.sync_mot_pwm_param01[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":185:9:185:10|Removing sequential instance gantry_brk3_ret_if_0.pwm_0.sync_mot_pwm_param01[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":185:9:185:10|Removing sequential instance gantry_brk3_ret_if_0.pwm_0.sync_mot_pwm_param01[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":185:9:185:10|Removing sequential instance gantry_brk3_ret_if_0.pwm_0.sync_mot_pwm_param01[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":185:9:185:10|Removing sequential instance gantry_brk3_ret_if_0.pwm_0.sync_mot_pwm_param01[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":185:9:185:10|Removing sequential instance gantry_brk3_ret_if_0.pwm_0.sync_mot_pwm_param01[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":185:9:185:10|Removing sequential instance gantry_brk3_ret_if_0.pwm_0.sync_mot_pwm_param01[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":185:9:185:10|Removing sequential instance gantry_brk3_ret_if_0.pwm_0.sync_mot_pwm_param23[0] (in view: work.top(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\repo2\gpb\dmd\P1060973_FPGA\synthesis\synlog\top_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param01[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param01[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param01[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param01[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param01[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param01[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param01[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param01[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param01[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param23[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param23[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param23[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param23[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param23[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param23[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param23[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param23[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param23[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param45[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param45[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param45[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param45[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param45[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param45[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param45[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param45[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk3_ret_if_0.pwm_0.valid_mot_pwm_param45[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param01[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param01[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param01[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param01[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param01[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param01[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param01[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param01[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param01[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param23[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param23[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param23[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param23[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param23[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param23[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param23[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param23[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param23[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param45[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param45[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param45[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param45[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param45[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param45[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param45[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param45[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk2_ret_if_0.pwm_0.valid_mot_pwm_param45[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk1_ret_if_0.pwm_0.valid_mot_pwm_param01[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk1_ret_if_0.pwm_0.valid_mot_pwm_param01[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk1_ret_if_0.pwm_0.valid_mot_pwm_param01[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk1_ret_if_0.pwm_0.valid_mot_pwm_param01[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk1_ret_if_0.pwm_0.valid_mot_pwm_param01[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\cmn_pwm.vhd":157:9:157:10|Boundary register gantry_brk1_ret_if_0.pwm_0.valid_mot_pwm_param01[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Only the first 100 messages of id 'BN291' are reported. To see all messages use 'report_messages -log C:\repo2\gpb\dmd\P1060973_FPGA\synthesis\synlog\top_fpga_mapper.srr -id BN291' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN291} -count unlimited' in the Tcl shell.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[15] because it is equivalent to instance clk_gen_0.clk16khz_div[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[15] because it is equivalent to instance clk_gen_0.clk16khz_div[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[15] because it is equivalent to instance clk_gen_0.clk16khz_div[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[15] because it is equivalent to instance clk_gen_0.clk16khz_div[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[0] because it is equivalent to instance clk_gen_0.clk16khz_div[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[0] because it is equivalent to instance clk_gen_0.clk16khz_div[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[0] because it is equivalent to instance clk_gen_0.clk16khz_div[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[0] because it is equivalent to instance clk_gen_0.clk16khz_div[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[1] because it is equivalent to instance clk_gen_0.clk16khz_div[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[1] because it is equivalent to instance clk_gen_0.clk16khz_div[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[1] because it is equivalent to instance clk_gen_0.clk16khz_div[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[10] because it is equivalent to instance clk_gen_0.clk16khz_div[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[10] because it is equivalent to instance clk_gen_0.clk16khz_div[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[10] because it is equivalent to instance clk_gen_0.clk16khz_div[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[10] because it is equivalent to instance clk_gen_0.clk16khz_div[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[11] because it is equivalent to instance clk_gen_0.clk16khz_div[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[11] because it is equivalent to instance clk_gen_0.clk16khz_div[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[11] because it is equivalent to instance clk_gen_0.clk16khz_div[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[12] because it is equivalent to instance clk_gen_0.clk16khz_div[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[12] because it is equivalent to instance clk_gen_0.clk16khz_div[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[12] because it is equivalent to instance clk_gen_0.clk16khz_div[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[13] because it is equivalent to instance clk_gen_0.clk16khz_div[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[13] because it is equivalent to instance clk_gen_0.clk16khz_div[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[13] because it is equivalent to instance clk_gen_0.clk16khz_div[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[14] because it is equivalent to instance clk_gen_0.clk16khz_div[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[14] because it is equivalent to instance clk_gen_0.clk16khz_div[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[14] because it is equivalent to instance clk_gen_0.clk16khz_div[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[2] because it is equivalent to instance clk_gen_0.pulse500us_div[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[2] because it is equivalent to instance clk_gen_0.clk16khz_div[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[2] because it is equivalent to instance clk_gen_0.clk16khz_div[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[4] because it is equivalent to instance clk_gen_0.clk16khz_div[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[4] because it is equivalent to instance clk_gen_0.clk16khz_div[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[4] because it is equivalent to instance clk_gen_0.clk16khz_div[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[5] because it is equivalent to instance clk_gen_0.pulse50us_div[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[6] because it is equivalent to instance clk_gen_0.pulse100us_div[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[9] because it is equivalent to instance clk_gen_0.pulse500us_div[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[9] because it is equivalent to instance clk_gen_0.pulse500us_div[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[3] because it is equivalent to instance clk_gen_0.pulse500us_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[3] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[3] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[5] because it is equivalent to instance clk_gen_0.pulse500us_div[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[5] because it is equivalent to instance clk_gen_0.clk16khz_div[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[6] because it is equivalent to instance clk_gen_0.clk16khz_div[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[6] because it is equivalent to instance clk_gen_0.clk16khz_div[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse5us_div[7] because it is equivalent to instance clk_gen_0.pulse500us_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[7] because it is equivalent to instance clk_gen_0.clk16khz_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[7] because it is equivalent to instance clk_gen_0.clk16khz_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[7] because it is equivalent to instance clk_gen_0.clk16khz_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[8] because it is equivalent to instance clk_gen_0.clk16khz_div[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[8] because it is equivalent to instance clk_gen_0.clk16khz_div[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[8] because it is equivalent to instance clk_gen_0.clk16khz_div[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[9] because it is equivalent to instance clk_gen_0.clk16khz_div[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 373MB peak: 373MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: MO111 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v":514:11:514:19|Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[0] (in view: work.top(verilog)) on net CLK_GEN_IN[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v":514:11:514:19|Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[1] (in view: work.top(verilog)) on net CLK_GEN_IN[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v":514:11:514:19|Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[2] (in view: work.top(verilog)) on net CLK_GEN_IN[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v":514:11:514:19|Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[3] (in view: work.top(verilog)) on net CLK_GEN_IN[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v":514:11:514:19|Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[4] (in view: work.top(verilog)) on net CLK_GEN_IN[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v":514:11:514:19|Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[5] (in view: work.top(verilog)) on net CLK_GEN_IN[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v":514:11:514:19|Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[6] (in view: work.top(verilog)) on net CLK_GEN_IN[6] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v":514:11:514:19|Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[7] (in view: work.top(verilog)) on net CLK_GEN_IN[7] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v":514:11:514:19|Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[8] (in view: work.top(verilog)) on net CLK_GEN_IN[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\top.v":514:11:514:19|Tristate driver clk_gen_0.CLK_GEN_DO_2_t_0[9] (in view: work.top(verilog)) on net CLK_GEN_IN[9] (in view: work.top(verilog)) has its enable tied to GND.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.clk16khz_div[9] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.clk16khz_div[8] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.clk16khz_div[7] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.clk16khz_div[6] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.clk16khz_div[5] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[11] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse50us_div[2] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse100us_div[12] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[14] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\repo2\gpb\dmd\p1060973_fpga\hdl\clk_gen.v":152:1:152:6|Removing instance clk_gen_0.pulse500us_div[13] because it is equivalent to instance clk_gen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 331MB peak: 374MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 335MB peak: 374MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 342MB peak: 374MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 343MB peak: 374MB)


Finished preparing to map (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:24s; Memory used current: 343MB peak: 374MB)


Finished technology mapping (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:27s; Memory used current: 381MB peak: 403MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:28s		    -0.63ns		6832 /      4778
   2		0h:00m:29s		    -0.63ns		6664 /      4778

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:37s; Memory used current: 386MB peak: 403MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:38s; Memory used current: 387MB peak: 403MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:39s; Memory used current: 388MB peak: 403MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:39s; Memory used current: 388MB peak: 403MB)


Start Writing Netlists (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:39s; Memory used current: 298MB peak: 403MB)

Writing Analyst data base C:\repo2\gpb\dmd\P1060973_FPGA\synthesis\synwork\top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:43s; CPU Time elapsed 0h:00m:41s; Memory used current: 365MB peak: 403MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:44s; Memory used current: 366MB peak: 403MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:46s; CPU Time elapsed 0h:00m:44s; Memory used current: 366MB peak: 403MB)


Start final timing analysis (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:45s; Memory used current: 357MB peak: 403MB)

@W: MT420 |Found inferred clock top|FPGA_100M_CLK with period 10.00ns. Please declare a user-defined clock on port FPGA_100M_CLK.
@W: MT420 |Found inferred clock CLOCK_DIV_11_6|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net lift_mot_if_0.clk_16khz_div.N_17_1.
@W: MT420 |Found inferred clock CLOCK_DIV_11_5|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk3_ret_if_0.clk_16khz_div.N_17_8.
@W: MT420 |Found inferred clock CLOCK_DIV_11_4|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk2_ret_if_0.clk_16khz_div.N_17_7.
@W: MT420 |Found inferred clock CLOCK_DIV_11_3|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk1_ret_if_0.clk_16khz_div.N_17_6.
@W: MT420 |Found inferred clock CLOCK_DIV_11_2|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk3_if_0.clk_16khz_div.N_17_5.
@W: MT420 |Found inferred clock CLOCK_DIV_11_1|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk2_if_0.clk_16khz_div.N_17_4.
@W: MT420 |Found inferred clock CLOCK_DIV_11_0|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_brk1_if_0.clk_16khz_div.N_17_3.
@W: MT420 |Found inferred clock CLOCK_DIV_10|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net gantry_mot_if_0.clk_16khz_div.N_17.
@W: MT420 |Found inferred clock CLOCK_DIV_9|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net dac_0.sclk.N_17_2.
@W: MT420 |Found inferred clock ADC_ADS8864_IF|ram_wr_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on net adc_0.ram_wr_clk.
@W: MT420 |Found inferred clock top|DBUG_HEADER10 with period 10.00ns. Please declare a user-defined clock on port DBUG_HEADER10.


##### START OF TIMING REPORT #####[
# Timing report written on Mon May 12 14:37:49 2025
#


Top view:               top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\repo2\gpb\dmd\P1060973_FPGA\designer\top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.597

                                             Requested     Estimated     Requested     Estimated               Clock        Clock     
Starting Clock                               Frequency     Frequency     Period        Period        Slack     Type         Group     
--------------------------------------------------------------------------------------------------------------------------------------
ADC_ADS8864_IF|ram_wr_clk_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
CLOCK_DIV_9|N_17_inferred_clock              100.0 MHz     218.6 MHz     10.000        4.575         2.712     inferred     (multiple)
CLOCK_DIV_10|N_17_inferred_clock             100.0 MHz     217.9 MHz     10.000        4.589         5.411     inferred     (multiple)
CLOCK_DIV_11_0|N_17_inferred_clock           100.0 MHz     236.6 MHz     10.000        4.227         5.773     inferred     (multiple)
CLOCK_DIV_11_1|N_17_inferred_clock           100.0 MHz     236.6 MHz     10.000        4.227         5.773     inferred     (multiple)
CLOCK_DIV_11_2|N_17_inferred_clock           100.0 MHz     236.6 MHz     10.000        4.227         5.773     inferred     (multiple)
CLOCK_DIV_11_3|N_17_inferred_clock           100.0 MHz     236.6 MHz     10.000        4.227         5.773     inferred     (multiple)
CLOCK_DIV_11_4|N_17_inferred_clock           100.0 MHz     236.6 MHz     10.000        4.227         5.773     inferred     (multiple)
CLOCK_DIV_11_5|N_17_inferred_clock           100.0 MHz     236.6 MHz     10.000        4.227         5.773     inferred     (multiple)
CLOCK_DIV_11_6|N_17_inferred_clock           100.0 MHz     217.9 MHz     10.000        4.589         5.411     inferred     (multiple)
top|DBUG_HEADER10                            100.0 MHz     405.1 MHz     10.000        2.469         7.531     inferred     (multiple)
top|FPGA_100M_CLK                            100.0 MHz     113.6 MHz     10.000        8.806         0.597     inferred     (multiple)
======================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                                    |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|FPGA_100M_CLK                   top|FPGA_100M_CLK                         |  10.000      1.522  |  No paths    -      |  5.000       0.597  |  5.000       1.887
top|FPGA_100M_CLK                   CLOCK_DIV_11_6|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_11_5|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_11_4|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_11_3|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_11_2|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_11_1|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_11_0|N_17_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_10|N_17_inferred_clock          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   CLOCK_DIV_9|N_17_inferred_clock           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   ADC_ADS8864_IF|ram_wr_clk_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|FPGA_100M_CLK                   top|DBUG_HEADER10                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_6|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_6|N_17_inferred_clock  CLOCK_DIV_11_6|N_17_inferred_clock        |  10.000      5.411  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_5|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_5|N_17_inferred_clock  CLOCK_DIV_11_5|N_17_inferred_clock        |  10.000      5.773  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_4|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_4|N_17_inferred_clock  CLOCK_DIV_11_4|N_17_inferred_clock        |  10.000      5.773  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_3|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_3|N_17_inferred_clock  CLOCK_DIV_11_3|N_17_inferred_clock        |  10.000      5.773  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_2|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_2|N_17_inferred_clock  CLOCK_DIV_11_2|N_17_inferred_clock        |  10.000      5.773  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_1|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_1|N_17_inferred_clock  CLOCK_DIV_11_1|N_17_inferred_clock        |  10.000      5.773  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_0|N_17_inferred_clock  top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_11_0|N_17_inferred_clock  CLOCK_DIV_11_0|N_17_inferred_clock        |  10.000      5.773  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_10|N_17_inferred_clock    top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_10|N_17_inferred_clock    CLOCK_DIV_10|N_17_inferred_clock          |  10.000      5.411  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_9|N_17_inferred_clock     top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CLOCK_DIV_9|N_17_inferred_clock     CLOCK_DIV_9|N_17_inferred_clock           |  10.000      6.098  |  10.000      8.986  |  5.000       2.712  |  5.000       3.139
top|DBUG_HEADER10                   top|FPGA_100M_CLK                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|DBUG_HEADER10                   top|DBUG_HEADER10                         |  10.000      7.531  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLOCK_DIV_9|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                             Arrival          
Instance              Reference                           Type     Pin     Net             Time        Slack
                      Clock                                                                                 
------------------------------------------------------------------------------------------------------------
dac_0.state[1]        CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       state[1]        0.257       2.712
dac_0.state[0]        CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       state[0]        0.237       2.800
dac_0.data_in[23]     CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[23]     0.237       3.139
dac_0.data_in[16]     CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[16]     0.237       3.830
dac_0.data_in[17]     CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[17]     0.237       3.830
dac_0.data_in[18]     CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[18]     0.237       3.830
dac_0.data_in[19]     CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[19]     0.237       3.830
dac_0.data_in[0]      CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[0]      0.237       3.952
dac_0.data_in[1]      CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[1]      0.237       3.952
dac_0.data_in[2]      CLOCK_DIV_9|N_17_inferred_clock     SLE      Q       data_in[2]      0.237       3.952
============================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                         Required          
Instance             Reference                           Type     Pin     Net         Time         Slack
                     Clock                                                                              
--------------------------------------------------------------------------------------------------------
dac_0.data_in[0]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.712
dac_0.data_in[1]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.712
dac_0.data_in[2]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.712
dac_0.data_in[3]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.712
dac_0.data_in[4]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.712
dac_0.data_in[5]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.712
dac_0.data_in[6]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.712
dac_0.data_in[7]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.712
dac_0.data_in[8]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.712
dac_0.data_in[9]     CLOCK_DIV_9|N_17_inferred_clock     SLE      SLn     N_105_i     4.937        2.712
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.063
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.937

    - Propagation time:                      2.225
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.712

    Number of logic level(s):                1
    Starting point:                          dac_0.state[1] / Q
    Ending point:                            dac_0.data_in[0] / SLn
    The start point is clocked by            CLOCK_DIV_9|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_9|N_17_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
dac_0.state[1]              SLE      Q        Out     0.257     0.257 r     -         
state[1]                    Net      -        -       1.025     -           37        
dac_0.state_RNITBAE3[0]     CFG2     A        In      -         1.283 r     -         
dac_0.state_RNITBAE3[0]     CFG2     Y        Out     0.060     1.343 r     -         
N_105_i                     Net      -        -       0.882     -           24        
dac_0.data_in[0]            SLE      SLn      In      -         2.225 r     -         
======================================================================================
Total path delay (propagation time + setup) of 2.288 is 0.380(16.6%) logic and 1.907(83.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_10|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                      Starting                                                                   Arrival          
Instance                                              Reference                            Type     Pin     Net                  Time        Slack
                                                      Clock                                                                                       
--------------------------------------------------------------------------------------------------------------------------------------------------
gantry_mot_if_0.sync_cntr[0]                          CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       sync_cntr[0]         0.257       5.411
gantry_mot_if_0.sync_cntr[1]                          CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       sync_cntr[1]         0.257       5.468
gantry_mot_if_0.pwm_0.i_mot_pwm.down                  CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       down                 0.237       5.844
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[7]        CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       PWM_counter[7]       0.237       6.220
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[6]        CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       PWM_counter[6]       0.237       6.264
gantry_mot_if_0.pwm_0.i_mot_filt.debounce_cntr[0]     CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       debounce_cntr[0]     0.257       6.443
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[8]        CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       PWM_counter[8]       0.237       6.477
gantry_mot_if_0.pwm_0.i_mot_filt.debounce_cntr[4]     CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       debounce_cntr[4]     0.237       6.486
gantry_mot_if_0.pwm_0.i_mot_filt.debounce_cntr[1]     CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       debounce_cntr[1]     0.257       6.537
gantry_mot_if_0.pwm_0.i_mot_filt.debounce_cntr[8]     CLOCK_DIV_10|N_17_inferred_clock     SLE      Q       debounce_cntr[8]     0.237       6.562
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                   Required          
Instance                                           Reference                            Type     Pin     Net                  Time         Slack
                                                   Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[8]     CLOCK_DIV_10|N_17_inferred_clock     SLE      D       PWM_counter_s[8]     10.000       5.411
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[7]     CLOCK_DIV_10|N_17_inferred_clock     SLE      D       PWM_counter_s[7]     10.000       5.420
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[6]     CLOCK_DIV_10|N_17_inferred_clock     SLE      D       PWM_counter_s[6]     10.000       5.430
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[5]     CLOCK_DIV_10|N_17_inferred_clock     SLE      D       PWM_counter_s[5]     10.000       5.439
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[4]     CLOCK_DIV_10|N_17_inferred_clock     SLE      D       PWM_counter_s[4]     10.000       5.449
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[3]     CLOCK_DIV_10|N_17_inferred_clock     SLE      D       PWM_counter_s[3]     10.000       5.458
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[2]     CLOCK_DIV_10|N_17_inferred_clock     SLE      D       PWM_counter_s[2]     10.000       5.467
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[1]     CLOCK_DIV_10|N_17_inferred_clock     SLE      D       PWM_counter_s[1]     10.000       5.477
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[0]     CLOCK_DIV_10|N_17_inferred_clock     SLE      D       PWM_counter_s[0]     10.000       5.486
gantry_mot_if_0.pwm_0.i_mot_pwm.sPWM[1]            CLOCK_DIV_10|N_17_inferred_clock     SLE      D       pwm_out_12_i[1]      10.000       6.081
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.411

    Number of logic level(s):                14
    Starting point:                          gantry_mot_if_0.sync_cntr[0] / Q
    Ending point:                            gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_10|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_10|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
gantry_mot_if_0.sync_cntr[0]                                        SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[0]                                                        Net      -        -       0.683     -           5         
gantry_mot_if_0.pwm_0.i_mot_pwm.down_RNIU4A1K                       CFG4     B        In      -         0.941 r     -         
gantry_mot_if_0.pwm_0.i_mot_pwm.down_RNIU4A1K                       CFG4     Y        Out     0.098     1.039 r     -         
PWM_counter_0                                                       Net      -        -       0.781     -           11        
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_PROC\.un24_clk_en_RNIDHIGJ1     ARI1     B        In      -         1.820 r     -         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_PROC\.un24_clk_en_RNIDHIGJ1     ARI1     Y        Out     0.244     2.065 r     -         
un24_clk_en_RNIDHIGJ1_Y                                             Net      -        -       0.835     -           15        
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_PROC\.un24_clk_en               CFG2     A        In      -         2.900 r     -         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_PROC\.un24_clk_en               CFG2     Y        Out     0.060     2.959 r     -         
un24_clk_en                                                         Net      -        -       0.665     -           4         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_PROC\.un24_clk_en_RNI0UJ5R      ARI1     B        In      -         3.624 r     -         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_PROC\.un24_clk_en_RNI0UJ5R      ARI1     FCO      Out     0.387     4.011 f     -         
PWM_counter_lcry_cy                                                 Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_PROC\.un24_clk_en_RNIDHIGJ1     ARI1     FCI      In      -         4.011 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_PROC\.un24_clk_en_RNIDHIGJ1     ARI1     FCO      Out     0.009     4.021 f     -         
PWM_counter                                                         Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIC89U04[0]            ARI1     FCI      In      -         4.021 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIC89U04[0]            ARI1     FCO      Out     0.009     4.030 f     -         
PWM_counter_cry[0]                                                  Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIC00CE6[1]            ARI1     FCI      In      -         4.030 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIC00CE6[1]            ARI1     FCO      Out     0.009     4.040 f     -         
PWM_counter_cry[1]                                                  Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIDPMPR8[2]            ARI1     FCI      In      -         4.040 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIDPMPR8[2]            ARI1     FCO      Out     0.009     4.049 f     -         
PWM_counter_cry[2]                                                  Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIFJD79B[3]            ARI1     FCI      In      -         4.049 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIFJD79B[3]            ARI1     FCO      Out     0.009     4.058 f     -         
PWM_counter_cry[3]                                                  Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIIE4LMD[4]            ARI1     FCI      In      -         4.058 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIIE4LMD[4]            ARI1     FCO      Out     0.009     4.068 f     -         
PWM_counter_cry[4]                                                  Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIMAR24G[5]            ARI1     FCI      In      -         4.068 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIMAR24G[5]            ARI1     FCO      Out     0.009     4.077 f     -         
PWM_counter_cry[5]                                                  Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIR7IGHI[6]            ARI1     FCI      In      -         4.077 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIR7IGHI[6]            ARI1     FCO      Out     0.009     4.087 f     -         
PWM_counter_cry[6]                                                  Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNI169UUK[7]            ARI1     FCI      In      -         4.087 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNI169UUK[7]            ARI1     FCO      Out     0.009     4.096 f     -         
PWM_counter_cry[7]                                                  Net      -        -       0.000     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNO[8]                  ARI1     FCI      In      -         4.096 f     -         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNO[8]                  ARI1     S        Out     0.354     4.450 r     -         
PWM_counter_s[8]                                                    Net      -        -       0.139     -           1         
gantry_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[8]                      SLE      D        In      -         4.589 r     -         
==============================================================================================================================
Total path delay (propagation time + setup) of 4.589 is 1.485(32.4%) logic and 3.104(67.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_0|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                      Arrival          
Instance                                                Reference                              Type     Pin     Net                   Time        Slack
                                                        Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk1_if_0.sync_cntr[0]                           CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       sync_cntr[0]          0.257       5.773
gantry_brk1_if_0.sync_cntr[1]                           CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       sync_cntr[1]          0.257       5.829
gantry_brk1_if_0.pwm_0.i_brk_pwm.down                   CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       down                  0.237       6.242
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[0]      CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[0]      0.257       6.443
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[4]      CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[4]      0.237       6.486
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[1]      CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[1]      0.257       6.537
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[8]      CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[8]      0.237       6.562
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[2]      CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[2]      0.257       6.589
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[5]      CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[5]      0.257       6.591
gantry_brk1_if_0.pwm_0.i_brk_filt.debounce_cntr[12]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      Q       debounce_cntr[12]     0.237       6.601
=======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                    Starting                                                                     Required          
Instance                                            Reference                              Type     Pin     Net                  Time         Slack
                                                    Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[8]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[8]     10.000       5.773
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[7]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[7]     10.000       5.783
gantry_brk1_if_0.pwm_0.i_mot_pwm.PWM_counter[8]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[8]     10.000       5.786
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[6]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[6]     10.000       5.792
gantry_brk1_if_0.pwm_0.i_mot_pwm.PWM_counter[7]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[7]     10.000       5.795
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[5]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[5]     10.000       5.801
gantry_brk1_if_0.pwm_0.i_mot_pwm.PWM_counter[6]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[6]     10.000       5.804
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[4]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[4]     10.000       5.811
gantry_brk1_if_0.pwm_0.i_mot_pwm.PWM_counter[5]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[5]     10.000       5.814
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[3]     CLOCK_DIV_11_0|N_17_inferred_clock     SLE      D       PWM_counter_s[3]     10.000       5.820
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.227
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.773

    Number of logic level(s):                14
    Starting point:                          gantry_brk1_if_0.sync_cntr[0] / Q
    Ending point:                            gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_11_0|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_0|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
gantry_brk1_if_0.sync_cntr[0]                                       SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[0]                                                        Net      -        -       0.719     -           7         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa               CFG4     B        In      -         0.976 r     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa               CFG4     Y        Out     0.098     1.074 r     -         
PWM_counter_0                                                       Net      -        -       0.781     -           11        
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNIKT7AF      ARI1     B        In      -         1.855 r     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNIKT7AF      ARI1     Y        Out     0.244     2.100 r     -         
PWM_counter_2_sqmuxa_RNIKT7AF_Y                                     Net      -        -       0.956     -           27        
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en              CFG2     A        In      -         3.056 r     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en              CFG2     Y        Out     0.060     3.116 r     -         
un24_clk_en                                                         Net      -        -       0.146     -           2         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIRL7EA     ARI1     B        In      -         3.262 r     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIRL7EA     ARI1     FCO      Out     0.387     3.649 f     -         
PWM_counter_lcry_cy                                                 Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNIKT7AF      ARI1     FCI      In      -         3.649 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNIKT7AF      ARI1     FCO      Out     0.009     3.658 f     -         
PWM_counter                                                         Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNILU7351[0]           ARI1     FCI      In      -         3.658 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNILU7351[0]           ARI1     FCO      Out     0.009     3.668 f     -         
PWM_counter_cry[0]                                                  Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIN08SQ1[1]           ARI1     FCI      In      -         3.668 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIN08SQ1[1]           ARI1     FCO      Out     0.009     3.677 f     -         
PWM_counter_cry[1]                                                  Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIQ38LG2[2]           ARI1     FCI      In      -         3.677 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIQ38LG2[2]           ARI1     FCO      Out     0.009     3.687 f     -         
PWM_counter_cry[2]                                                  Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIU78E63[3]           ARI1     FCI      In      -         3.687 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIU78E63[3]           ARI1     FCO      Out     0.009     3.696 f     -         
PWM_counter_cry[3]                                                  Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI3D87S3[4]           ARI1     FCI      In      -         3.696 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI3D87S3[4]           ARI1     FCO      Out     0.009     3.705 f     -         
PWM_counter_cry[4]                                                  Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI9J80I4[5]           ARI1     FCI      In      -         3.705 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI9J80I4[5]           ARI1     FCO      Out     0.009     3.715 f     -         
PWM_counter_cry[5]                                                  Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIGQ8P75[6]           ARI1     FCI      In      -         3.715 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIGQ8P75[6]           ARI1     FCO      Out     0.009     3.724 f     -         
PWM_counter_cry[6]                                                  Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIO29IT5[7]           ARI1     FCI      In      -         3.724 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIO29IT5[7]           ARI1     FCO      Out     0.009     3.734 f     -         
PWM_counter_cry[7]                                                  Net      -        -       0.000     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                 ARI1     FCI      In      -         3.734 f     -         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                 ARI1     S        Out     0.354     4.088 r     -         
PWM_counter_s[8]                                                    Net      -        -       0.139     -           1         
gantry_brk1_if_0.pwm_0.i_brk_pwm.PWM_counter[8]                     SLE      D        In      -         4.227 r     -         
==============================================================================================================================
Total path delay (propagation time + setup) of 4.227 is 1.485(35.1%) logic and 2.742(64.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_1|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                      Arrival          
Instance                                                Reference                              Type     Pin     Net                   Time        Slack
                                                        Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk2_if_0.sync_cntr[0]                           CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       sync_cntr[0]          0.257       5.773
gantry_brk2_if_0.sync_cntr[1]                           CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       sync_cntr[1]          0.257       5.829
gantry_brk2_if_0.pwm_0.i_brk_pwm.down                   CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       down                  0.237       6.242
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[0]      CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[0]      0.257       6.443
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[4]      CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[4]      0.237       6.486
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[1]      CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[1]      0.257       6.537
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[8]      CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[8]      0.237       6.562
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[2]      CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[2]      0.257       6.589
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[5]      CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[5]      0.257       6.591
gantry_brk2_if_0.pwm_0.i_brk_filt.debounce_cntr[12]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      Q       debounce_cntr[12]     0.237       6.601
=======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                    Starting                                                                     Required          
Instance                                            Reference                              Type     Pin     Net                  Time         Slack
                                                    Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[8]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[8]     10.000       5.773
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[7]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[7]     10.000       5.783
gantry_brk2_if_0.pwm_0.i_mot_pwm.PWM_counter[8]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[8]     10.000       5.786
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[6]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[6]     10.000       5.792
gantry_brk2_if_0.pwm_0.i_mot_pwm.PWM_counter[7]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[7]     10.000       5.795
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[5]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[5]     10.000       5.801
gantry_brk2_if_0.pwm_0.i_mot_pwm.PWM_counter[6]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[6]     10.000       5.804
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[4]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[4]     10.000       5.811
gantry_brk2_if_0.pwm_0.i_mot_pwm.PWM_counter[5]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[5]     10.000       5.814
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[3]     CLOCK_DIV_11_1|N_17_inferred_clock     SLE      D       PWM_counter_s[3]     10.000       5.820
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.227
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.773

    Number of logic level(s):                14
    Starting point:                          gantry_brk2_if_0.sync_cntr[0] / Q
    Ending point:                            gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_11_1|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_1|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
gantry_brk2_if_0.sync_cntr[0]                                       SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[0]                                                        Net      -        -       0.719     -           7         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa               CFG4     B        In      -         0.976 r     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa               CFG4     Y        Out     0.098     1.074 r     -         
PWM_counter_0                                                       Net      -        -       0.781     -           11        
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNIOJNJD      ARI1     B        In      -         1.855 r     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNIOJNJD      ARI1     Y        Out     0.244     2.100 r     -         
PWM_counter_2_sqmuxa_RNIOJNJD_Y                                     Net      -        -       0.956     -           27        
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en              CFG2     A        In      -         3.056 r     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en              CFG2     Y        Out     0.060     3.116 r     -         
un24_clk_en                                                         Net      -        -       0.146     -           2         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIT94K5     ARI1     B        In      -         3.262 r     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIT94K5     ARI1     FCO      Out     0.387     3.649 f     -         
PWM_counter_lcry_cy                                                 Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNIOJNJD      ARI1     FCI      In      -         3.649 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNIOJNJD      ARI1     FCO      Out     0.009     3.658 f     -         
PWM_counter                                                         Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIVOS041[0]           ARI1     FCI      In      -         3.658 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIVOS041[0]           ARI1     FCO      Out     0.009     3.668 f     -         
PWM_counter_cry[0]                                                  Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI7V1EQ1[1]           ARI1     FCI      In      -         3.668 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI7V1EQ1[1]           ARI1     FCO      Out     0.009     3.677 f     -         
PWM_counter_cry[1]                                                  Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIG67RG2[2]           ARI1     FCI      In      -         3.677 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIG67RG2[2]           ARI1     FCO      Out     0.009     3.687 f     -         
PWM_counter_cry[2]                                                  Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIQEC873[3]           ARI1     FCI      In      -         3.687 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIQEC873[3]           ARI1     FCO      Out     0.009     3.696 f     -         
PWM_counter_cry[3]                                                  Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI5OHLT3[4]           ARI1     FCI      In      -         3.696 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI5OHLT3[4]           ARI1     FCO      Out     0.009     3.705 f     -         
PWM_counter_cry[4]                                                  Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIH2N2K4[5]           ARI1     FCI      In      -         3.705 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIH2N2K4[5]           ARI1     FCO      Out     0.009     3.715 f     -         
PWM_counter_cry[5]                                                  Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIUDSFA5[6]           ARI1     FCI      In      -         3.715 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIUDSFA5[6]           ARI1     FCO      Out     0.009     3.724 f     -         
PWM_counter_cry[6]                                                  Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNICQ1T06[7]           ARI1     FCI      In      -         3.724 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNICQ1T06[7]           ARI1     FCO      Out     0.009     3.734 f     -         
PWM_counter_cry[7]                                                  Net      -        -       0.000     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                 ARI1     FCI      In      -         3.734 f     -         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                 ARI1     S        Out     0.354     4.088 r     -         
PWM_counter_s[8]                                                    Net      -        -       0.139     -           1         
gantry_brk2_if_0.pwm_0.i_brk_pwm.PWM_counter[8]                     SLE      D        In      -         4.227 r     -         
==============================================================================================================================
Total path delay (propagation time + setup) of 4.227 is 1.485(35.1%) logic and 2.742(64.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_2|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                      Arrival          
Instance                                                Reference                              Type     Pin     Net                   Time        Slack
                                                        Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk3_if_0.sync_cntr[0]                           CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       sync_cntr[0]          0.257       5.773
gantry_brk3_if_0.sync_cntr[1]                           CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       sync_cntr[1]          0.257       5.829
gantry_brk3_if_0.pwm_0.i_brk_pwm.down                   CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       down                  0.237       6.242
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[0]      CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[0]      0.257       6.443
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[4]      CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[4]      0.237       6.486
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[1]      CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[1]      0.257       6.537
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[8]      CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[8]      0.237       6.562
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[2]      CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[2]      0.257       6.589
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[5]      CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[5]      0.257       6.591
gantry_brk3_if_0.pwm_0.i_brk_filt.debounce_cntr[12]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      Q       debounce_cntr[12]     0.237       6.601
=======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                    Starting                                                                     Required          
Instance                                            Reference                              Type     Pin     Net                  Time         Slack
                                                    Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[8]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[8]     10.000       5.773
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[7]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[7]     10.000       5.783
gantry_brk3_if_0.pwm_0.i_mot_pwm.PWM_counter[8]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[8]     10.000       5.786
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[6]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[6]     10.000       5.792
gantry_brk3_if_0.pwm_0.i_mot_pwm.PWM_counter[7]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[7]     10.000       5.795
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[5]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[5]     10.000       5.801
gantry_brk3_if_0.pwm_0.i_mot_pwm.PWM_counter[6]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[6]     10.000       5.804
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[4]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[4]     10.000       5.811
gantry_brk3_if_0.pwm_0.i_mot_pwm.PWM_counter[5]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[5]     10.000       5.814
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[3]     CLOCK_DIV_11_2|N_17_inferred_clock     SLE      D       PWM_counter_s[3]     10.000       5.820
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.227
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.773

    Number of logic level(s):                14
    Starting point:                          gantry_brk3_if_0.sync_cntr[0] / Q
    Ending point:                            gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_11_2|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_2|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
gantry_brk3_if_0.sync_cntr[0]                                       SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[0]                                                        Net      -        -       0.719     -           7         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa               CFG4     B        In      -         0.976 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa               CFG4     Y        Out     0.098     1.074 r     -         
PWM_counter_0                                                       Net      -        -       0.781     -           11        
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNIS97TJ      ARI1     B        In      -         1.855 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNIS97TJ      ARI1     Y        Out     0.244     2.100 r     -         
PWM_counter_2_sqmuxa_RNIS97TJ_Y                                     Net      -        -       0.956     -           27        
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en              CFG2     A        In      -         3.056 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en              CFG2     Y        Out     0.060     3.116 r     -         
un24_clk_en                                                         Net      -        -       0.146     -           2         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIVT0Q8     ARI1     B        In      -         3.262 r     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIVT0Q8     ARI1     FCO      Out     0.387     3.649 f     -         
PWM_counter_lcry_cy                                                 Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNIS97TJ      ARI1     FCI      In      -         3.649 f     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNIS97TJ      ARI1     FCO      Out     0.009     3.658 f     -         
PWM_counter                                                         Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI9JHUI1[0]           ARI1     FCI      In      -         3.658 f     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI9JHUI1[0]           ARI1     FCO      Out     0.009     3.668 f     -         
PWM_counter_cry[0]                                                  Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNINTRVH2[1]           ARI1     FCI      In      -         3.668 f     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNINTRVH2[1]           ARI1     FCO      Out     0.009     3.677 f     -         
PWM_counter_cry[1]                                                  Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI6961H3[2]           ARI1     FCI      In      -         3.677 f     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI6961H3[2]           ARI1     FCO      Out     0.009     3.687 f     -         
PWM_counter_cry[2]                                                  Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIMLG2G4[3]           ARI1     FCI      In      -         3.687 f     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIMLG2G4[3]           ARI1     FCO      Out     0.009     3.696 f     -         
PWM_counter_cry[3]                                                  Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI73R3F5[4]           ARI1     FCI      In      -         3.696 f     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI73R3F5[4]           ARI1     FCO      Out     0.009     3.705 f     -         
PWM_counter_cry[4]                                                  Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIPH55E6[5]           ARI1     FCI      In      -         3.705 f     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIPH55E6[5]           ARI1     FCO      Out     0.009     3.715 f     -         
PWM_counter_cry[5]                                                  Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIC1G6D7[6]           ARI1     FCI      In      -         3.715 f     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIC1G6D7[6]           ARI1     FCO      Out     0.009     3.724 f     -         
PWM_counter_cry[6]                                                  Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI0IQ7C8[7]           ARI1     FCI      In      -         3.724 f     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI0IQ7C8[7]           ARI1     FCO      Out     0.009     3.734 f     -         
PWM_counter_cry[7]                                                  Net      -        -       0.000     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                 ARI1     FCI      In      -         3.734 f     -         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                 ARI1     S        Out     0.354     4.088 r     -         
PWM_counter_s[8]                                                    Net      -        -       0.139     -           1         
gantry_brk3_if_0.pwm_0.i_brk_pwm.PWM_counter[8]                     SLE      D        In      -         4.227 r     -         
==============================================================================================================================
Total path delay (propagation time + setup) of 4.227 is 1.485(35.1%) logic and 2.742(64.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_3|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                                      Arrival          
Instance                                                    Reference                              Type     Pin     Net                   Time        Slack
                                                            Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk1_ret_if_0.sync_cntr[0]                           CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       sync_cntr[0]          0.257       5.773
gantry_brk1_ret_if_0.sync_cntr[1]                           CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       sync_cntr[1]          0.257       5.829
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.down                   CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       down                  0.237       6.242
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[0]      CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[0]      0.257       6.443
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[4]      CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[4]      0.237       6.486
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[1]      CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[1]      0.257       6.537
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[8]      CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[8]      0.237       6.562
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[2]      CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[2]      0.257       6.589
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[5]      CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[5]      0.257       6.591
gantry_brk1_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[12]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      Q       debounce_cntr[12]     0.237       6.601
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                     Required          
Instance                                                Reference                              Type     Pin     Net                  Time         Slack
                                                        Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[8]     10.000       5.773
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[7]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[7]     10.000       5.783
gantry_brk1_ret_if_0.pwm_0.i_mot_pwm.PWM_counter[8]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[8]     10.000       5.786
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[6]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[6]     10.000       5.792
gantry_brk1_ret_if_0.pwm_0.i_mot_pwm.PWM_counter[7]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[7]     10.000       5.795
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[5]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[5]     10.000       5.801
gantry_brk1_ret_if_0.pwm_0.i_mot_pwm.PWM_counter[6]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[6]     10.000       5.804
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[4]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[4]     10.000       5.811
gantry_brk1_ret_if_0.pwm_0.i_mot_pwm.PWM_counter[5]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[5]     10.000       5.814
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[3]     CLOCK_DIV_11_3|N_17_inferred_clock     SLE      D       PWM_counter_s[3]     10.000       5.820
=======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.227
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.773

    Number of logic level(s):                14
    Starting point:                          gantry_brk1_ret_if_0.sync_cntr[0] / Q
    Ending point:                            gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_11_3|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_3|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                   Pin      Pin               Arrival     No. of    
Name                                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------
gantry_brk1_ret_if_0.sync_cntr[0]                                       SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[0]                                                            Net      -        -       0.719     -           7         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa               CFG4     B        In      -         0.976 r     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa               CFG4     Y        Out     0.098     1.074 r     -         
PWM_counter_0                                                           Net      -        -       0.781     -           11        
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNIS6J1D      ARI1     B        In      -         1.855 r     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNIS6J1D      ARI1     Y        Out     0.244     2.100 r     -         
PWM_counter_2_sqmuxa_RNIS6J1D_Y                                         Net      -        -       0.956     -           27        
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en              CFG2     A        In      -         3.056 r     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en              CFG2     Y        Out     0.060     3.116 r     -         
un24_clk_en                                                             Net      -        -       0.146     -           2         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIF4O67     ARI1     B        In      -         3.262 r     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIF4O67     ARI1     FCO      Out     0.387     3.649 f     -         
PWM_counter_lcry_cy                                                     Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNIS6J1D      ARI1     FCI      In      -         3.649 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_2_sqmuxa_RNIS6J1D      ARI1     FCO      Out     0.009     3.658 f     -         
PWM_counter                                                             Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIP3L231[0]           ARI1     FCI      In      -         3.658 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIP3L231[0]           ARI1     FCO      Out     0.009     3.668 f     -         
PWM_counter_cry[0]                                                      Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIN1N3P1[1]           ARI1     FCI      In      -         3.668 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIN1N3P1[1]           ARI1     FCO      Out     0.009     3.677 f     -         
PWM_counter_cry[1]                                                      Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIM0P4F2[2]           ARI1     FCI      In      -         3.677 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIM0P4F2[2]           ARI1     FCO      Out     0.009     3.687 f     -         
PWM_counter_cry[2]                                                      Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIM0R553[3]           ARI1     FCI      In      -         3.687 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIM0R553[3]           ARI1     FCO      Out     0.009     3.696 f     -         
PWM_counter_cry[3]                                                      Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIN1T6R3[4]           ARI1     FCI      In      -         3.696 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIN1T6R3[4]           ARI1     FCO      Out     0.009     3.705 f     -         
PWM_counter_cry[4]                                                      Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIP3V7H4[5]           ARI1     FCI      In      -         3.705 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIP3V7H4[5]           ARI1     FCO      Out     0.009     3.715 f     -         
PWM_counter_cry[5]                                                      Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIS61975[6]           ARI1     FCI      In      -         3.715 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIS61975[6]           ARI1     FCO      Out     0.009     3.724 f     -         
PWM_counter_cry[6]                                                      Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI0B3AT5[7]           ARI1     FCI      In      -         3.724 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI0B3AT5[7]           ARI1     FCO      Out     0.009     3.734 f     -         
PWM_counter_cry[7]                                                      Net      -        -       0.000     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                 ARI1     FCI      In      -         3.734 f     -         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                 ARI1     S        Out     0.354     4.088 r     -         
PWM_counter_s[8]                                                        Net      -        -       0.139     -           1         
gantry_brk1_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8]                     SLE      D        In      -         4.227 r     -         
==================================================================================================================================
Total path delay (propagation time + setup) of 4.227 is 1.485(35.1%) logic and 2.742(64.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_4|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                                      Arrival          
Instance                                                    Reference                              Type     Pin     Net                   Time        Slack
                                                            Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk2_ret_if_0.sync_cntr[0]                           CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       sync_cntr[0]          0.257       5.773
gantry_brk2_ret_if_0.sync_cntr[1]                           CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       sync_cntr[1]          0.257       5.829
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.down                   CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       down                  0.237       6.242
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[0]      CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[0]      0.257       6.443
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[4]      CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[4]      0.237       6.486
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[1]      CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[1]      0.257       6.537
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[8]      CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[8]      0.237       6.562
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[2]      CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[2]      0.257       6.589
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[5]      CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[5]      0.257       6.591
gantry_brk2_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[12]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      Q       debounce_cntr[12]     0.237       6.601
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                     Required          
Instance                                                Reference                              Type     Pin     Net                  Time         Slack
                                                        Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[8]     10.000       5.773
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[7]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[7]     10.000       5.783
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[6]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[6]     10.000       5.792
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[5]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[5]     10.000       5.801
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[4]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[4]     10.000       5.811
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[3]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[3]     10.000       5.820
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[2]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[2]     10.000       5.830
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[1]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[1]     10.000       5.839
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[0]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[0]     10.000       5.848
gantry_brk2_ret_if_0.pwm_0.i_mot_pwm.PWM_counter[8]     CLOCK_DIV_11_4|N_17_inferred_clock     SLE      D       PWM_counter_s[8]     10.000       5.921
=======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.227
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.773

    Number of logic level(s):                14
    Starting point:                          gantry_brk2_ret_if_0.sync_cntr[0] / Q
    Ending point:                            gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_11_4|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_4|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
gantry_brk2_ret_if_0.sync_cntr[0]                                        SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[0]                                                             Net      -        -       0.719     -           7         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.down_RNIPTFQB                       CFG4     B        In      -         0.976 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.down_RNIPTFQB                       CFG4     Y        Out     0.098     1.074 r     -         
PWM_counter_0                                                            Net      -        -       0.781     -           11        
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNI8DIR01     ARI1     B        In      -         1.855 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNI8DIR01     ARI1     Y        Out     0.244     2.100 r     -         
un24_clk_en_RNI8DIR01_Y                                                  Net      -        -       0.956     -           27        
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en               CFG2     A        In      -         3.056 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en               CFG2     Y        Out     0.060     3.116 r     -         
un24_clk_en                                                              Net      -        -       0.146     -           2         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNILG0EI      ARI1     B        In      -         3.262 r     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNILG0EI      ARI1     FCO      Out     0.387     3.649 f     -         
PWM_counter_lcry_cy                                                      Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNI8DIR01     ARI1     FCI      In      -         3.649 f     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNI8DIR01     ARI1     FCO      Out     0.009     3.658 f     -         
PWM_counter                                                              Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNINMS1L2[0]            ARI1     FCI      In      -         3.658 f     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNINMS1L2[0]            ARI1     FCO      Out     0.009     3.668 f     -         
PWM_counter_cry[0]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI717894[1]            ARI1     FCI      In      -         3.668 f     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI717894[1]            ARI1     FCO      Out     0.009     3.677 f     -         
PWM_counter_cry[1]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIOCHET5[2]            ARI1     FCI      In      -         3.677 f     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIOCHET5[2]            ARI1     FCO      Out     0.009     3.687 f     -         
PWM_counter_cry[2]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIAPRKH7[3]            ARI1     FCI      In      -         3.687 f     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIAPRKH7[3]            ARI1     FCO      Out     0.009     3.696 f     -         
PWM_counter_cry[3]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIT66R59[4]            ARI1     FCI      In      -         3.696 f     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIT66R59[4]            ARI1     FCO      Out     0.009     3.705 f     -         
PWM_counter_cry[4]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIHLG1QA[5]            ARI1     FCI      In      -         3.705 f     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIHLG1QA[5]            ARI1     FCO      Out     0.009     3.715 f     -         
PWM_counter_cry[5]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI65R7EC[6]            ARI1     FCI      In      -         3.715 f     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNI65R7EC[6]            ARI1     FCO      Out     0.009     3.724 f     -         
PWM_counter_cry[6]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNISL5E2E[7]            ARI1     FCI      In      -         3.724 f     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNISL5E2E[7]            ARI1     FCO      Out     0.009     3.734 f     -         
PWM_counter_cry[7]                                                       Net      -        -       0.000     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     FCI      In      -         3.734 f     -         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     S        Out     0.354     4.088 r     -         
PWM_counter_s[8]                                                         Net      -        -       0.139     -           1         
gantry_brk2_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8]                      SLE      D        In      -         4.227 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 4.227 is 1.485(35.1%) logic and 2.742(64.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_5|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                            Starting                                                                      Arrival          
Instance                                                    Reference                              Type     Pin     Net                   Time        Slack
                                                            Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk3_ret_if_0.sync_cntr[0]                           CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       sync_cntr[0]          0.257       5.773
gantry_brk3_ret_if_0.sync_cntr[1]                           CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       sync_cntr[1]          0.257       5.829
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.down                   CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       down                  0.237       6.242
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[0]      CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[0]      0.257       6.443
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[4]      CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[4]      0.237       6.486
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[1]      CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[1]      0.257       6.537
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[8]      CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[8]      0.237       6.562
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[2]      CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[2]      0.257       6.589
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[5]      CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[5]      0.257       6.591
gantry_brk3_ret_if_0.pwm_0.i_brk_filt.debounce_cntr[12]     CLOCK_DIV_11_5|N_17_inferred_clock     SLE      Q       debounce_cntr[12]     0.237       6.601
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                     Required          
Instance                                                Reference                              Type     Pin     Net                  Time         Slack
                                                        Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8]     CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[8]     10.000       5.773
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[7]     CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[7]     10.000       5.783
gantry_brk3_ret_if_0.pwm_0.i_mot_pwm.PWM_counter[8]     CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[8]     10.000       5.786
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[6]     CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[6]     10.000       5.792
gantry_brk3_ret_if_0.pwm_0.i_mot_pwm.PWM_counter[7]     CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[7]     10.000       5.795
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[5]     CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[5]     10.000       5.801
gantry_brk3_ret_if_0.pwm_0.i_mot_pwm.PWM_counter[6]     CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[6]     10.000       5.804
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[4]     CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[4]     10.000       5.811
gantry_brk3_ret_if_0.pwm_0.i_mot_pwm.PWM_counter[5]     CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[5]     10.000       5.814
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[3]     CLOCK_DIV_11_5|N_17_inferred_clock     SLE      D       PWM_counter_s[3]     10.000       5.820
=======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.227
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.773

    Number of logic level(s):                14
    Starting point:                          gantry_brk3_ret_if_0.sync_cntr[0] / Q
    Ending point:                            gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_11_5|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_5|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                    Pin      Pin               Arrival     No. of    
Name                                                                     Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
gantry_brk3_ret_if_0.sync_cntr[0]                                        SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[0]                                                             Net      -        -       0.719     -           7         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.down_RNITPCFK                       CFG4     B        In      -         0.976 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.down_RNITPCFK                       CFG4     Y        Out     0.098     1.074 r     -         
PWM_counter_0                                                            Net      -        -       0.781     -           11        
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIIFJ9G1     ARI1     B        In      -         1.855 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIIFJ9G1     ARI1     Y        Out     0.244     2.100 r     -         
un24_clk_en_RNIIFJ9G1_Y                                                  Net      -        -       0.956     -           27        
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en               CFG2     A        In      -         3.056 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en               CFG2     Y        Out     0.060     3.116 r     -         
un24_clk_en                                                              Net      -        -       0.146     -           2         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIQQ9FN      ARI1     B        In      -         3.262 r     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIQQ9FN      ARI1     FCO      Out     0.387     3.649 f     -         
PWM_counter_lcry_cy                                                      Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIIFJ9G1     ARI1     FCI      In      -         3.649 f     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_PROC\.un24_clk_en_RNIIFJ9G1     ARI1     FCO      Out     0.009     3.658 f     -         
PWM_counter                                                              Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIGV83O3[0]            ARI1     FCI      In      -         3.658 f     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIGV83O3[0]            ARI1     FCO      Out     0.009     3.668 f     -         
PWM_counter_cry[0]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIFGUSV5[1]            ARI1     FCI      In      -         3.668 f     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIFGUSV5[1]            ARI1     FCO      Out     0.009     3.677 f     -         
PWM_counter_cry[1]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIF2KM78[2]            ARI1     FCI      In      -         3.677 f     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIF2KM78[2]            ARI1     FCO      Out     0.009     3.687 f     -         
PWM_counter_cry[2]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIGL9GFA[3]            ARI1     FCI      In      -         3.687 f     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIGL9GFA[3]            ARI1     FCO      Out     0.009     3.696 f     -         
PWM_counter_cry[3]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNII9V9NC[4]            ARI1     FCI      In      -         3.696 f     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNII9V9NC[4]            ARI1     FCO      Out     0.009     3.705 f     -         
PWM_counter_cry[4]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNILUK3VE[5]            ARI1     FCI      In      -         3.705 f     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNILUK3VE[5]            ARI1     FCO      Out     0.009     3.715 f     -         
PWM_counter_cry[5]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIPKAT6H[6]            ARI1     FCI      In      -         3.715 f     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIPKAT6H[6]            ARI1     FCO      Out     0.009     3.724 f     -         
PWM_counter_cry[6]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIUB0NEJ[7]            ARI1     FCI      In      -         3.724 f     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNIUB0NEJ[7]            ARI1     FCO      Out     0.009     3.734 f     -         
PWM_counter_cry[7]                                                       Net      -        -       0.000     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     FCI      In      -         3.734 f     -         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter_RNO[8]                  ARI1     S        Out     0.354     4.088 r     -         
PWM_counter_s[8]                                                         Net      -        -       0.139     -           1         
gantry_brk3_ret_if_0.pwm_0.i_brk_pwm.PWM_counter[8]                      SLE      D        In      -         4.227 r     -         
===================================================================================================================================
Total path delay (propagation time + setup) of 4.227 is 1.485(35.1%) logic and 2.742(64.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLOCK_DIV_11_6|N_17_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                    Starting                                                                     Arrival          
Instance                                            Reference                              Type     Pin     Net                  Time        Slack
                                                    Clock                                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------
lift_mot_if_0.sync_cntr[0]                          CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       sync_cntr[0]         0.257       5.411
lift_mot_if_0.sync_cntr[1]                          CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       sync_cntr[1]         0.257       5.468
lift_mot_if_0.pwm_0.i_mot_pwm.down                  CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       down                 0.237       5.844
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[7]        CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       PWM_counter[7]       0.237       6.220
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[6]        CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       PWM_counter[6]       0.237       6.264
lift_mot_if_0.pwm_0.i_mot_filt.debounce_cntr[0]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       debounce_cntr[0]     0.257       6.443
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[8]        CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       PWM_counter[8]       0.237       6.477
lift_mot_if_0.pwm_0.i_mot_filt.debounce_cntr[4]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       debounce_cntr[4]     0.237       6.486
lift_mot_if_0.pwm_0.i_mot_filt.debounce_cntr[1]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       debounce_cntr[1]     0.257       6.537
lift_mot_if_0.pwm_0.i_mot_filt.debounce_cntr[8]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      Q       debounce_cntr[8]     0.237       6.562
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                                     Required          
Instance                                         Reference                              Type     Pin     Net                  Time         Slack
                                                 Clock                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[8]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       PWM_counter_s[8]     10.000       5.411
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[7]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       PWM_counter_s[7]     10.000       5.420
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[6]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       PWM_counter_s[6]     10.000       5.430
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[5]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       PWM_counter_s[5]     10.000       5.439
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[4]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       PWM_counter_s[4]     10.000       5.449
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[3]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       PWM_counter_s[3]     10.000       5.458
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[2]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       PWM_counter_s[2]     10.000       5.467
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[1]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       PWM_counter_s[1]     10.000       5.477
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[0]     CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       PWM_counter_s[0]     10.000       5.486
lift_mot_if_0.pwm_0.i_mot_pwm.sPWM[1]            CLOCK_DIV_11_6|N_17_inferred_clock     SLE      D       pwm_out_12_i[1]      10.000       6.081
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.411

    Number of logic level(s):                14
    Starting point:                          lift_mot_if_0.sync_cntr[0] / Q
    Ending point:                            lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[8] / D
    The start point is clocked by            CLOCK_DIV_11_6|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            CLOCK_DIV_11_6|N_17_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
lift_mot_if_0.sync_cntr[0]                                        SLE      Q        Out     0.257     0.257 r     -         
sync_cntr[0]                                                      Net      -        -       0.683     -           5         
lift_mot_if_0.pwm_0.i_mot_pwm.down_RNI64AHH                       CFG4     B        In      -         0.941 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm.down_RNI64AHH                       CFG4     Y        Out     0.098     1.039 r     -         
PWM_counter_0                                                     Net      -        -       0.781     -           11        
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_PROC\.un24_clk_en_RNIH7LIC1     ARI1     B        In      -         1.820 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_PROC\.un24_clk_en_RNIH7LIC1     ARI1     Y        Out     0.244     2.065 r     -         
un24_clk_en_RNIH7LIC1_Y                                           Net      -        -       0.835     -           15        
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_PROC\.un24_clk_en               CFG2     A        In      -         2.900 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_PROC\.un24_clk_en               CFG2     Y        Out     0.060     2.959 r     -         
un24_clk_en                                                       Net      -        -       0.665     -           4         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_PROC\.un24_clk_en_RNI2JQDM      ARI1     B        In      -         3.624 r     -         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_PROC\.un24_clk_en_RNI2JQDM      ARI1     FCO      Out     0.387     4.011 f     -         
PWM_counter_lcry_cy                                               Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_PROC\.un24_clk_en_RNIH7LIC1     ARI1     FCI      In      -         4.011 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_PROC\.un24_clk_en_RNIH7LIC1     ARI1     FCO      Out     0.009     4.021 f     -         
PWM_counter                                                       Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIMDKSF3[0]            ARI1     FCI      In      -         4.021 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIMDKSF3[0]            ARI1     FCO      Out     0.009     4.030 f     -         
PWM_counter_cry[0]                                                Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNISKJ6J5[1]            ARI1     FCI      In      -         4.030 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNISKJ6J5[1]            ARI1     FCO      Out     0.009     4.040 f     -         
PWM_counter_cry[1]                                                Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNI3TIGM7[2]            ARI1     FCI      In      -         4.040 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNI3TIGM7[2]            ARI1     FCO      Out     0.009     4.049 f     -         
PWM_counter_cry[2]                                                Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIB6IQP9[3]            ARI1     FCI      In      -         4.049 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIB6IQP9[3]            ARI1     FCO      Out     0.009     4.058 f     -         
PWM_counter_cry[3]                                                Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIKGH4TB[4]            ARI1     FCI      In      -         4.058 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIKGH4TB[4]            ARI1     FCO      Out     0.009     4.068 f     -         
PWM_counter_cry[4]                                                Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIURGE0E[5]            ARI1     FCI      In      -         4.068 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNIURGE0E[5]            ARI1     FCO      Out     0.009     4.077 f     -         
PWM_counter_cry[5]                                                Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNI98GO3G[6]            ARI1     FCI      In      -         4.077 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNI98GO3G[6]            ARI1     FCO      Out     0.009     4.087 f     -         
PWM_counter_cry[6]                                                Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNILLF27I[7]            ARI1     FCI      In      -         4.087 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNILLF27I[7]            ARI1     FCO      Out     0.009     4.096 f     -         
PWM_counter_cry[7]                                                Net      -        -       0.000     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNO[8]                  ARI1     FCI      In      -         4.096 f     -         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter_RNO[8]                  ARI1     S        Out     0.354     4.450 r     -         
PWM_counter_s[8]                                                  Net      -        -       0.139     -           1         
lift_mot_if_0.pwm_0.i_mot_pwm.PWM_counter[8]                      SLE      D        In      -         4.589 r     -         
============================================================================================================================
Total path delay (propagation time + setup) of 4.589 is 1.485(32.4%) logic and 3.104(67.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|DBUG_HEADER10
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                Arrival          
Instance                                     Reference             Type     Pin     Net              Time        Slack
                                             Clock                                                                    
----------------------------------------------------------------------------------------------------------------------
osc_counter_0.opb_fifo_inst.o_rempty         top|DBUG_HEADER10     SLE      Q       afifo_rempty     0.257       7.531
osc_counter_0.opb_fifo_inst.rbin[0]          top|DBUG_HEADER10     SLE      Q       rbin[0]          0.257       7.649
osc_counter_0.opb_fifo_inst.rbin[1]          top|DBUG_HEADER10     SLE      Q       rbin[1]          0.257       7.740
osc_counter_0.opb_fifo_inst.rbin[2]          top|DBUG_HEADER10     SLE      Q       rbin[2]          0.257       8.282
osc_counter_0.opb_fifo_inst.rq2_wgray[2]     top|DBUG_HEADER10     SLE      Q       rq2_wgray[2]     0.257       9.066
osc_counter_0.opb_fifo_inst.rq2_wgray[0]     top|DBUG_HEADER10     SLE      Q       rq2_wgray[0]     0.257       9.109
osc_counter_0.opb_fifo_inst.rq2_wgray[1]     top|DBUG_HEADER10     SLE      Q       rq2_wgray[1]     0.257       9.404
osc_counter_0.opb_fifo_inst.rq1_wgray[0]     top|DBUG_HEADER10     SLE      Q       rq1_wgray[0]     0.257       9.603
osc_counter_0.opb_fifo_inst.rq1_wgray[1]     top|DBUG_HEADER10     SLE      Q       rq1_wgray[1]     0.257       9.603
osc_counter_0.opb_fifo_inst.rq1_wgray[2]     top|DBUG_HEADER10     SLE      Q       rq1_wgray[2]     0.257       9.603
======================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                    Required          
Instance                                     Reference             Type     Pin     Net                  Time         Slack
                                             Clock                                                                         
---------------------------------------------------------------------------------------------------------------------------
osc_counter_0.opb_fifo_inst.o_rempty         top|DBUG_HEADER10     SLE      D       rempty_next_NE_i     10.000       7.531
osc_counter_0.opb_fifo_inst.rgray[1]         top|DBUG_HEADER10     SLE      D       rgraynext[1]         10.000       7.934
osc_counter_0.opb_fifo_inst.rbin[2]          top|DBUG_HEADER10     SLE      D       rbin_RNIBC3R9[2]     10.000       8.140
osc_counter_0.opb_fifo_inst.rbin[1]          top|DBUG_HEADER10     SLE      D       rbin_RNI6EMO8[1]     10.000       8.738
osc_counter_0.opb_fifo_inst.rgray[0]         top|DBUG_HEADER10     SLE      D       N_337_i              10.000       8.757
osc_counter_0.opb_fifo_inst.rbin[0]          top|DBUG_HEADER10     SLE      D       N_338_i              10.000       8.835
osc_counter_0.cntr_trig                      top|DBUG_HEADER10     SLE      D       afifo_rempty_i       10.000       8.865
osc_counter_0.opb_fifo_inst.rq2_wgray[0]     top|DBUG_HEADER10     SLE      D       rq1_wgray[0]         10.000       9.603
osc_counter_0.opb_fifo_inst.rq2_wgray[1]     top|DBUG_HEADER10     SLE      D       rq1_wgray[1]         10.000       9.603
osc_counter_0.opb_fifo_inst.rq2_wgray[2]     top|DBUG_HEADER10     SLE      D       rq1_wgray[2]         10.000       9.603
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      2.469
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.531

    Number of logic level(s):                3
    Starting point:                          osc_counter_0.opb_fifo_inst.o_rempty / Q
    Ending point:                            osc_counter_0.opb_fifo_inst.o_rempty / D
    The start point is clocked by            top|DBUG_HEADER10 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            top|DBUG_HEADER10 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                             Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
osc_counter_0.opb_fifo_inst.o_rempty             SLE      Q        Out     0.257     0.257 r     -         
afifo_rempty                                     Net      -        -       0.683     -           5         
osc_counter_0.opb_fifo_inst.rbin_RNIBC3R9[2]     CFG4     D        In      -         0.941 r     -         
osc_counter_0.opb_fifo_inst.rbin_RNIBC3R9[2]     CFG4     Y        Out     0.274     1.214 r     -         
rbin_RNIBC3R9[2]                                 Net      -        -       0.645     -           3         
osc_counter_0.opb_fifo_inst.rempty_next_NE_0     CFG4     C        In      -         1.860 r     -         
osc_counter_0.opb_fifo_inst.rempty_next_NE_0     CFG4     Y        Out     0.175     2.034 r     -         
rempty_next_NE_0                                 Net      -        -       0.139     -           1         
osc_counter_0.opb_fifo_inst.o_rempty_RNO         CFG3     C        In      -         2.174 r     -         
osc_counter_0.opb_fifo_inst.o_rempty_RNO         CFG3     Y        Out     0.156     2.329 f     -         
rempty_next_NE_i                                 Net      -        -       0.139     -           1         
osc_counter_0.opb_fifo_inst.o_rempty             SLE      D        In      -         2.469 f     -         
===========================================================================================================
Total path delay (propagation time + setup) of 2.469 is 0.861(34.9%) logic and 1.607(65.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|FPGA_100M_CLK
====================================



Starting Points with Worst Slack
********************************

                                                                Starting                                                Arrival          
Instance                                                        Reference             Type     Pin     Net              Time        Slack
                                                                Clock                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[6]      top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[6]      0.237       0.597
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[5]      top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[5]      0.237       0.623
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[4]      top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[4]      0.237       0.658
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[7]      top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[7]      0.237       0.717
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[25]     top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[25]     0.237       0.721
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[15]     top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[15]     0.237       0.759
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[9]      top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[9]      0.237       0.771
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[27]     top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[27]     0.237       0.841
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[20]     top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[20]     0.237       0.879
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[30]     top|FPGA_100M_CLK     SLE      Q       OPB_ADDR[30]     0.237       0.895
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                   Required          
Instance                       Reference             Type     Pin     Net                 Time         Slack
                               Clock                                                                        
------------------------------------------------------------------------------------------------------------
gpio_0.GPIO_FREE_IF_REG[0]     top|FPGA_100M_CLK     SLE      EN      GPIO_FREE_IF_WE     4.850        0.597
gpio_0.GPIO_FREE_IF_REG[1]     top|FPGA_100M_CLK     SLE      EN      GPIO_FREE_IF_WE     4.850        0.597
gpio_0.GPIO_FREE_IF_REG[2]     top|FPGA_100M_CLK     SLE      EN      GPIO_FREE_IF_WE     4.850        0.597
gpio_0.GPIO_FREE_IF_REG[3]     top|FPGA_100M_CLK     SLE      EN      GPIO_FREE_IF_WE     4.850        0.597
gpio_0.GPIO_FREE_IF_REG[4]     top|FPGA_100M_CLK     SLE      EN      GPIO_FREE_IF_WE     4.850        0.597
gpio_0.GPIO_FREE_IF_REG[5]     top|FPGA_100M_CLK     SLE      EN      GPIO_FREE_IF_WE     4.850        0.597
gpio_0.GPIO_FREE_IF_REG[6]     top|FPGA_100M_CLK     SLE      EN      GPIO_FREE_IF_WE     4.850        0.597
gpio_0.GPIO_FREE_IF_REG[7]     top|FPGA_100M_CLK     SLE      EN      GPIO_FREE_IF_WE     4.850        0.597
gpio_0.GPIO_FREE_IF_REG[8]     top|FPGA_100M_CLK     SLE      EN      GPIO_FREE_IF_WE     4.850        0.597
gpio_0.GPIO_FREE_IF_REG[9]     top|FPGA_100M_CLK     SLE      EN      GPIO_FREE_IF_WE     4.850        0.597
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.150
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.850

    - Propagation time:                      4.253
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.597

    Number of logic level(s):                3
    Starting point:                          cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[6] / Q
    Ending point:                            gpio_0.GPIO_FREE_IF_REG[0] / EN
    The start point is clocked by            top|FPGA_100M_CLK [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            top|FPGA_100M_CLK [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
cmd_server_0.opb_emu_target_inst.msg_read_inst.OPB_ADDR[6]     SLE      Q        Out     0.237     0.237 f     -         
OPB_ADDR[6]                                                    Net      -        -       0.958     -           5         
adc_0.un1_OPB_ADDR_3_0_a2_0                                    CFG4     D        In      -         1.195 f     -         
adc_0.un1_OPB_ADDR_3_0_a2_0                                    CFG4     Y        Out     0.274     1.468 r     -         
N_1677                                                         Net      -        -       0.683     -           5         
adder_decode_0.GANTRY_MOT_IF_RE_0_a2_0_RNINRN3M                CFG4     C        In      -         2.152 r     -         
adder_decode_0.GANTRY_MOT_IF_RE_0_a2_0_RNINRN3M                CFG4     Y        Out     0.175     2.327 r     -         
GANTRY_m4_e_4                                                  Net      -        -       1.062     -           44        
adder_decode_0.ADC_WE_0_a2_1_10_RNIFD0DP1                      CFG4     D        In      -         3.389 r     -         
adder_decode_0.ADC_WE_0_a2_1_10_RNIFD0DP1                      CFG4     Y        Out     0.198     3.587 r     -         
GPIO_FREE_IF_WE                                                Net      -        -       0.666     -           16        
gpio_0.GPIO_FREE_IF_REG[0]                                     SLE      EN       In      -         4.253 r     -         
=========================================================================================================================
Total path delay (propagation time + setup) of 4.403 is 1.032(23.4%) logic and 3.371(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:47s; CPU Time elapsed 0h:00m:46s; Memory used current: 361MB peak: 403MB)


Finished timing report (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:46s; Memory used current: 361MB peak: 403MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: mpf100tfcg484std
Cell usage:
CLKINT          15 uses
CFG1           57 uses
CFG2           608 uses
CFG3           620 uses
CFG4           2394 uses

Carry cells:
ARI1            1685 uses - used for arithmetic functions
ARI1            512 uses - used for Wide-Mux implementation
Total ARI1      2197 uses


Sequential Cells: 
SLE            4778 uses

DSP Blocks:    0 of 336 (0%)

I/O ports: 148
I/O primitives: 148
INBUF          60 uses
OUTBUF         88 uses


Global Clock Buffers: 15

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 1 of 352 (0%)
Total Block RAMs (RAM64x12) : 6 of 1008 (0%)

Total LUTs:    5876

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 72; LUTs = 72;
RAM1K20  Interface Logic : SLEs = 36; LUTs = 36;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  4778 + 72 + 36 + 0 = 4886;
Total number of LUTs after P&R:  5876 + 72 + 36 + 0 = 5984;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:48s; CPU Time elapsed 0h:00m:46s; Memory used current: 154MB peak: 403MB)

Process took 0h:00m:48s realtime, 0h:00m:46s cputime
# Mon May 12 14:37:50 2025

###########################################################]
