#cell1 grp4_c CMOS schematic 16384 v7r5.6
# 11-Mar-93 13:41 11-Mar-93 13:41 dea9221 * .icn nChannelTransistor .sc
# nChannelTransistor .
V 4
 $H 2 10000 "Asheet" 1 ""; $B "Asheet" 1100 800; $D 1; D
"nChannelTransistor" "nChannelTransistor" 3 "gate" 0 0 1 "source" 30
-20 2 "drain" 30 20 3 3 "chwidth" 1 "chlength" 2 "gateCapacitance" 3;
$N 9 "CK_06P" "VDD" "BL0_P" "BL1_P" "BL2_P" "BL3_P" "CK_06" "VSS"
"BULK"; $C 8; C 1 1 1; C 6 1 2; C 2 1 3; C 3 1 4; C 4 1 5; C 5
1 6; C 8 1 7; C 7 1 8; $J 4; J 1 "u2" 3 1 1 1 2 1 3 3 1 2 1 2 0
"1"; J 1 "u3" 3 1 1 1 2 1 4 3 1 2 1 2 0 "1"; J 1 "u4" 3 1 1 1 2 1 5
3 1 2 1 2 0 "1"; J 1 "u5" 3 1 1 1 2 1 6 3 1 2 1 2 0 "1"; $I 4; I 1
"u2" "@" 280 610 0 22 1 2 0 "1"; I 1 "u3" "@" 380 610 0 22 1 2 0 "1"
; I 1 "u4" "@" 480 610 0 22 1 2 0 "1"; I 1 "u5" "@" 590 610 0 22 1 2
0 "1"; $E 24; E 20400002 280 610 1 1 1; E 20400002 310 590 1 1 2;
E 20400002 310 630 1 1 3; E 20400002 380 610 1 2 1; E 20400002 410
590 1 2 2; E 20400002 410 630 1 2 3; E 20400002 480 610 1 3 1; E
20400002 510 590 1 3 2; E 20400002 510 630 1 3 3; E 20400002 590 610
1 4 1; E 20400002 620 590 1 4 2; E 20400002 620 630 1 4 3; E
20200002 180 610 + 180 615 "ck_06p" 1 LB H 0 + 180 595 "" 1 LB H 0 1 0
; E 20000002 310 690 0; E 20000002 410 690 0; E 20000002 510 690 0;
E 20000002 620 690 0; E 20200002 620 730 + 620 735 "vdd" 1 LB H 0 +
620 715 "" 1 LB H 0 6 0; E 20200002 310 480 + 310 485 "bl0_p" 1 LB H
0 + 310 465 "" 1 LB H 0 2 0; E 20200002 410 480 + 410 485 "bl1_p" 1
LB H 0 + 410 465 "" 1 LB H 0 3 0; E 20200002 510 480 + 510 485
"bl2_p" 1 LB H 0 + 510 465 "" 1 LB H 0 4 0; E 20200002 620 480 + 620
485 "bl3_p" 1 LB H 0 + 620 465 "" 1 LB H 0 5 0; E 20200002 180 480 +
180 485 "ck_06" 1 LB H 0 + 180 465 "" 1 LB H 0 8 0; E 20200002 620
410 + 630 420 "vss" 1 LB H 0 + 620 395 "" 1 LB H 0 7 0; $S 16; S 7
10 2; S 4 7 2; S 1 4 2; S 13 1 2; S 3 14 2; S 6 15 2; S 9 16 2;
S 12 17 2; S 14 15 2; S 15 16 2; S 16 17 2; S 17 18 2; S 19 2 2;
S 20 5 2; S 21 8 2; S 22 11 2; $T 1; T + 340 390 "cell : grp4_c" 1
LB H 0; $Z;
