# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../labs/lab02-bcs2sseg-grupo-03/src/BCDtoSSeg.v" \
"../../../../../../labs/lab02-bcs2sseg-grupo-03/src/BCD2SSeg_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
