Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jun  3 13:50:12 2024
| Host         : Davi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_flash_timing_summary_routed.rpt -pb led_flash_timing_summary_routed.pb -rpx led_flash_timing_summary_routed.rpx -warn_on_violation
| Design       : led_flash
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.309        0.000                      0                   28        0.251        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.309        0.000                      0                   28        0.251        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 flash_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 2.050ns (56.047%)  route 1.608ns (43.953%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.707     5.309    clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  flash_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  flash_counter_reg[3]/Q
                         net (fo=2, routed)           0.749     6.514    flash_counter_reg_n_0_[3]
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.018 r  flash_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    flash_counter_reg[4]_i_2_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  flash_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.135    flash_counter_reg[8]_i_2_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.252 r  flash_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.252    flash_counter_reg[12]_i_2_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  flash_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.369    flash_counter_reg[16]_i_2_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  flash_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.486    flash_counter_reg[20]_i_2_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.801 r  flash_counter_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.859     8.660    flash_counter0[24]
    SLICE_X3Y115         LUT6 (Prop_lut6_I0_O)        0.307     8.967 r  flash_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     8.967    flash_counter[24]
    SLICE_X3Y115         FDCE                                         r  flash_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.583    15.005    clk_IBUF_BUFG
    SLICE_X3Y115         FDCE                                         r  flash_counter_reg[24]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y115         FDCE (Setup_fdce_C_D)        0.031    15.276    flash_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 flash_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 2.174ns (59.606%)  route 1.473ns (40.394%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.707     5.309    clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  flash_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  flash_counter_reg[3]/Q
                         net (fo=2, routed)           0.749     6.514    flash_counter_reg_n_0_[3]
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.018 r  flash_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    flash_counter_reg[4]_i_2_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  flash_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.135    flash_counter_reg[8]_i_2_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.252 r  flash_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.252    flash_counter_reg[12]_i_2_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  flash_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.369    flash_counter_reg[16]_i_2_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  flash_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.486    flash_counter_reg[20]_i_2_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.603 r  flash_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.603    flash_counter_reg[24]_i_2_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.926 r  flash_counter_reg[26]_i_3/O[1]
                         net (fo=1, routed)           0.724     8.651    flash_counter0[26]
    SLICE_X1Y115         LUT6 (Prop_lut6_I0_O)        0.306     8.957 r  flash_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     8.957    flash_counter[26]
    SLICE_X1Y115         FDCE                                         r  flash_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.583    15.005    clk_IBUF_BUFG
    SLICE_X1Y115         FDCE                                         r  flash_counter_reg[26]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X1Y115         FDCE (Setup_fdce_C_D)        0.031    15.276    flash_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 flash_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 2.059ns (57.023%)  route 1.552ns (42.977%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.707     5.309    clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  flash_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  flash_counter_reg[3]/Q
                         net (fo=2, routed)           0.749     6.514    flash_counter_reg_n_0_[3]
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.018 r  flash_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    flash_counter_reg[4]_i_2_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  flash_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.135    flash_counter_reg[8]_i_2_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.252 r  flash_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.252    flash_counter_reg[12]_i_2_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  flash_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.369    flash_counter_reg[16]_i_2_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  flash_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.486    flash_counter_reg[20]_i_2_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.603 r  flash_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.603    flash_counter_reg[24]_i_2_n_0
    SLICE_X2Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.822 r  flash_counter_reg[26]_i_3/O[0]
                         net (fo=1, routed)           0.803     8.625    flash_counter0[25]
    SLICE_X3Y114         LUT6 (Prop_lut6_I0_O)        0.295     8.920 r  flash_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     8.920    flash_counter[25]
    SLICE_X3Y114         FDCE                                         r  flash_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.584    15.006    clk_IBUF_BUFG
    SLICE_X3Y114         FDCE                                         r  flash_counter_reg[25]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y114         FDCE (Setup_fdce_C_D)        0.032    15.278    flash_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  6.358    

Slack (MET) :             6.427ns  (required time - arrival time)
  Source:                 flash_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.933ns (54.595%)  route 1.608ns (45.405%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.707     5.309    clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  flash_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  flash_counter_reg[3]/Q
                         net (fo=2, routed)           0.749     6.514    flash_counter_reg_n_0_[3]
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.018 r  flash_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    flash_counter_reg[4]_i_2_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  flash_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.135    flash_counter_reg[8]_i_2_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.252 r  flash_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.252    flash_counter_reg[12]_i_2_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  flash_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.369    flash_counter_reg[16]_i_2_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.684 r  flash_counter_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.859     8.543    flash_counter0[20]
    SLICE_X3Y114         LUT6 (Prop_lut6_I0_O)        0.307     8.850 r  flash_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     8.850    flash_counter[20]
    SLICE_X3Y114         FDCE                                         r  flash_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.584    15.006    clk_IBUF_BUFG
    SLICE_X3Y114         FDCE                                         r  flash_counter_reg[20]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y114         FDCE (Setup_fdce_C_D)        0.031    15.277    flash_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  6.427    

Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 flash_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.828ns (23.844%)  route 2.645ns (76.156%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.704     5.306    clk_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  flash_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  flash_counter_reg[14]/Q
                         net (fo=2, routed)           0.872     6.634    flash_counter_reg_n_0_[14]
    SLICE_X3Y113         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  flash_counter[26]_i_6/O
                         net (fo=1, routed)           0.795     7.553    flash_counter[26]_i_6_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     7.677 f  flash_counter[26]_i_4/O
                         net (fo=28, routed)          0.978     8.655    flash_counter[26]_i_4_n_0
    SLICE_X1Y115         LUT6 (Prop_lut6_I2_O)        0.124     8.779 r  flash_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     8.779    flash_counter[23]
    SLICE_X1Y115         FDCE                                         r  flash_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.583    15.005    clk_IBUF_BUFG
    SLICE_X1Y115         FDCE                                         r  flash_counter_reg[23]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X1Y115         FDCE (Setup_fdce_C_D)        0.029    15.274    flash_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  6.495    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 flash_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 2.057ns (60.802%)  route 1.326ns (39.198%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.707     5.309    clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  flash_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  flash_counter_reg[3]/Q
                         net (fo=2, routed)           0.749     6.514    flash_counter_reg_n_0_[3]
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.018 r  flash_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    flash_counter_reg[4]_i_2_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  flash_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.135    flash_counter_reg[8]_i_2_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.252 r  flash_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.252    flash_counter_reg[12]_i_2_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  flash_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.369    flash_counter_reg[16]_i_2_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  flash_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.486    flash_counter_reg[20]_i_2_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.809 r  flash_counter_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.577     8.386    flash_counter0[22]
    SLICE_X3Y115         LUT6 (Prop_lut6_I0_O)        0.306     8.692 r  flash_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     8.692    flash_counter[22]
    SLICE_X3Y115         FDCE                                         r  flash_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.583    15.005    clk_IBUF_BUFG
    SLICE_X3Y115         FDCE                                         r  flash_counter_reg[22]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y115         FDCE (Setup_fdce_C_D)        0.031    15.276    flash_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.585ns  (required time - arrival time)
  Source:                 flash_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.828ns (24.464%)  route 2.557ns (75.536%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.704     5.306    clk_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  flash_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  flash_counter_reg[14]/Q
                         net (fo=2, routed)           0.872     6.634    flash_counter_reg_n_0_[14]
    SLICE_X3Y113         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  flash_counter[26]_i_6/O
                         net (fo=1, routed)           0.795     7.553    flash_counter[26]_i_6_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     7.677 f  flash_counter[26]_i_4/O
                         net (fo=28, routed)          0.890     8.567    flash_counter[26]_i_4_n_0
    SLICE_X1Y112         LUT6 (Prop_lut6_I2_O)        0.124     8.691 r  flash_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.691    flash_counter[11]
    SLICE_X1Y112         FDCE                                         r  flash_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.585    15.007    clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  flash_counter_reg[11]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y112         FDCE (Setup_fdce_C_D)        0.029    15.276    flash_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                  6.585    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 flash_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.828ns (24.341%)  route 2.574ns (75.659%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.704     5.306    clk_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  flash_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 f  flash_counter_reg[14]/Q
                         net (fo=2, routed)           0.872     6.634    flash_counter_reg_n_0_[14]
    SLICE_X3Y113         LUT4 (Prop_lut4_I2_O)        0.124     6.758 r  flash_counter[26]_i_6/O
                         net (fo=1, routed)           0.795     7.553    flash_counter[26]_i_6_n_0
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     7.677 f  flash_counter[26]_i_4/O
                         net (fo=28, routed)          0.907     8.584    flash_counter[26]_i_4_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I2_O)        0.124     8.708 r  flash_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.708    flash_counter[15]
    SLICE_X3Y113         FDCE                                         r  flash_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.584    15.006    clk_IBUF_BUFG
    SLICE_X3Y113         FDCE                                         r  flash_counter_reg[15]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X3Y113         FDCE (Setup_fdce_C_D)        0.031    15.302    flash_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 flash_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 1.942ns (58.557%)  route 1.374ns (41.443%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.707     5.309    clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  flash_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  flash_counter_reg[3]/Q
                         net (fo=2, routed)           0.749     6.514    flash_counter_reg_n_0_[3]
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.018 r  flash_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    flash_counter_reg[4]_i_2_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  flash_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.135    flash_counter_reg[8]_i_2_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.252 r  flash_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.252    flash_counter_reg[12]_i_2_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  flash_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.369    flash_counter_reg[16]_i_2_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  flash_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.486    flash_counter_reg[20]_i_2_n_0
    SLICE_X2Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.705 r  flash_counter_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.625     8.331    flash_counter0[21]
    SLICE_X3Y115         LUT6 (Prop_lut6_I0_O)        0.295     8.626 r  flash_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     8.626    flash_counter[21]
    SLICE_X3Y115         FDCE                                         r  flash_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.583    15.005    clk_IBUF_BUFG
    SLICE_X3Y115         FDCE                                         r  flash_counter_reg[21]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y115         FDCE (Setup_fdce_C_D)        0.029    15.274    flash_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 flash_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 1.940ns (59.397%)  route 1.326ns (40.603%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.707     5.309    clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  flash_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.456     5.765 r  flash_counter_reg[3]/Q
                         net (fo=2, routed)           0.749     6.514    flash_counter_reg_n_0_[3]
    SLICE_X2Y110         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.018 r  flash_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.018    flash_counter_reg[4]_i_2_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.135 r  flash_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.135    flash_counter_reg[8]_i_2_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.252 r  flash_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.252    flash_counter_reg[12]_i_2_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  flash_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.369    flash_counter_reg[16]_i_2_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.692 r  flash_counter_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.577     8.269    flash_counter0[18]
    SLICE_X3Y114         LUT6 (Prop_lut6_I0_O)        0.306     8.575 r  flash_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.575    flash_counter[18]
    SLICE_X3Y114         FDCE                                         r  flash_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.584    15.006    clk_IBUF_BUFG
    SLICE_X3Y114         FDCE                                         r  flash_counter_reg[18]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y114         FDCE (Setup_fdce_C_D)        0.031    15.277    flash_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                  6.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 flash_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.234%)  route 0.157ns (45.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y114         FDCE                                         r  flash_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.141     1.654 f  flash_counter_reg[25]/Q
                         net (fo=29, routed)          0.157     1.811    flash_counter_reg_n_0_[25]
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.045     1.856 r  flash_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     1.856    flash_counter[18]
    SLICE_X3Y114         FDCE                                         r  flash_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X3Y114         FDCE                                         r  flash_counter_reg[18]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X3Y114         FDCE (Hold_fdce_C_D)         0.092     1.605    flash_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 flash_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.076%)  route 0.158ns (45.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y114         FDCE                                         r  flash_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.141     1.654 f  flash_counter_reg[25]/Q
                         net (fo=29, routed)          0.158     1.812    flash_counter_reg_n_0_[25]
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.045     1.857 r  flash_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.857    flash_counter[17]
    SLICE_X3Y114         FDCE                                         r  flash_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X3Y114         FDCE                                         r  flash_counter_reg[17]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X3Y114         FDCE (Hold_fdce_C_D)         0.091     1.604    flash_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 flash_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.525%)  route 0.182ns (49.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y114         FDCE                                         r  flash_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDCE (Prop_fdce_C_Q)         0.141     1.654 f  flash_counter_reg[19]/Q
                         net (fo=29, routed)          0.182     1.837    flash_counter_reg_n_0_[19]
    SLICE_X3Y115         LUT6 (Prop_lut6_I1_O)        0.045     1.882 r  flash_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.882    flash_counter[21]
    SLICE_X3Y115         FDCE                                         r  flash_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X3Y115         FDCE                                         r  flash_counter_reg[21]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X3Y115         FDCE (Hold_fdce_C_D)         0.091     1.618    flash_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 flash_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.606%)  route 0.205ns (52.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y114         FDCE                                         r  flash_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDCE (Prop_fdce_C_Q)         0.141     1.654 f  flash_counter_reg[19]/Q
                         net (fo=29, routed)          0.205     1.859    flash_counter_reg_n_0_[19]
    SLICE_X1Y114         LUT6 (Prop_lut6_I1_O)        0.045     1.904 r  flash_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.904    flash_counter[19]
    SLICE_X1Y114         FDCE                                         r  flash_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X1Y114         FDCE                                         r  flash_counter_reg[19]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y114         FDCE (Hold_fdce_C_D)         0.091     1.604    flash_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 flash_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            on_not_off_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.571%)  route 0.241ns (56.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y115         FDCE                                         r  flash_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  flash_counter_reg[26]/Q
                         net (fo=29, routed)          0.241     1.895    flash_counter_reg_n_0_[26]
    SLICE_X1Y113         LUT6 (Prop_lut6_I4_O)        0.045     1.940 r  on_not_off_flag_i_1/O
                         net (fo=1, routed)           0.000     1.940    on_not_off_flag_i_1_n_0
    SLICE_X1Y113         FDCE                                         r  on_not_off_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  on_not_off_flag_reg/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y113         FDCE (Hold_fdce_C_D)         0.092     1.620    on_not_off_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 flash_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.469%)  route 0.242ns (56.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y115         FDCE                                         r  flash_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.141     1.654 f  flash_counter_reg[26]/Q
                         net (fo=29, routed)          0.242     1.896    flash_counter_reg_n_0_[26]
    SLICE_X1Y113         LUT6 (Prop_lut6_I5_O)        0.045     1.941 r  flash_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.941    flash_counter[16]
    SLICE_X1Y113         FDCE                                         r  flash_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  flash_counter_reg[16]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y113         FDCE (Hold_fdce_C_D)         0.091     1.619    flash_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 flash_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  flash_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141     1.656 f  flash_counter_reg[0]/Q
                         net (fo=3, routed)           0.232     1.889    flash_counter_reg_n_0_[0]
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.045     1.934 r  flash_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.934    flash_counter[0]
    SLICE_X1Y111         FDCE                                         r  flash_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  flash_counter_reg[0]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y111         FDCE (Hold_fdce_C_D)         0.092     1.607    flash_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 flash_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.303%)  route 0.254ns (57.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y114         FDCE                                         r  flash_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDCE (Prop_fdce_C_Q)         0.141     1.654 f  flash_counter_reg[19]/Q
                         net (fo=29, routed)          0.254     1.908    flash_counter_reg_n_0_[19]
    SLICE_X3Y115         LUT6 (Prop_lut6_I1_O)        0.045     1.953 r  flash_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     1.953    flash_counter[24]
    SLICE_X3Y115         FDCE                                         r  flash_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X3Y115         FDCE                                         r  flash_counter_reg[24]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X3Y115         FDCE (Hold_fdce_C_D)         0.092     1.619    flash_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 flash_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y115         FDCE                                         r  flash_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDCE (Prop_fdce_C_Q)         0.141     1.654 f  flash_counter_reg[26]/Q
                         net (fo=29, routed)          0.242     1.897    flash_counter_reg_n_0_[26]
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.045     1.942 r  flash_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     1.942    flash_counter[26]
    SLICE_X1Y115         FDCE                                         r  flash_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y115         FDCE                                         r  flash_counter_reg[26]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y115         FDCE (Hold_fdce_C_D)         0.092     1.605    flash_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 flash_counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.361%)  route 0.243ns (56.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y114         FDCE                                         r  flash_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.141     1.654 f  flash_counter_reg[25]/Q
                         net (fo=29, routed)          0.243     1.897    flash_counter_reg_n_0_[25]
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.045     1.942 r  flash_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.942    flash_counter[20]
    SLICE_X3Y114         FDCE                                         r  flash_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X3Y114         FDCE                                         r  flash_counter_reg[20]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X3Y114         FDCE (Hold_fdce_C_D)         0.092     1.605    flash_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y111    flash_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y112    flash_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y112    flash_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y112    flash_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y113    flash_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y113    flash_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y113    flash_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y113    flash_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y114    flash_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    flash_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    flash_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    flash_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    flash_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    flash_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    flash_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    flash_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    flash_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113    flash_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113    flash_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    flash_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111    flash_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    flash_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    flash_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    flash_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    flash_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    flash_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    flash_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113    flash_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y113    flash_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 on_not_off_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.661ns  (logic 3.976ns (70.236%)  route 1.685ns (29.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.704     5.306    clk_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  on_not_off_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  on_not_off_flag_reg/Q
                         net (fo=2, routed)           1.685     7.447    led_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    10.968 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    10.968    led
    H17                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 on_not_off_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.362ns (80.212%)  route 0.336ns (19.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  on_not_off_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  on_not_off_flag_reg/Q
                         net (fo=2, routed)           0.336     1.991    led_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.212 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.212    led
    H17                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            flash_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.275ns  (logic 1.631ns (30.922%)  route 3.644ns (69.078%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.060     3.567    rst_n_IBUF
    SLICE_X0Y119         LUT1 (Prop_lut1_I0_O)        0.124     3.691 f  flash_counter[26]_i_2/O
                         net (fo=28, routed)          1.584     5.275    flash_counter[26]_i_2_n_0
    SLICE_X3Y111         FDCE                                         f  flash_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.586     5.008    clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  flash_counter_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            flash_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.275ns  (logic 1.631ns (30.922%)  route 3.644ns (69.078%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.060     3.567    rst_n_IBUF
    SLICE_X0Y119         LUT1 (Prop_lut1_I0_O)        0.124     3.691 f  flash_counter[26]_i_2/O
                         net (fo=28, routed)          1.584     5.275    flash_counter[26]_i_2_n_0
    SLICE_X3Y111         FDCE                                         f  flash_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.586     5.008    clk_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  flash_counter_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            flash_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.104ns  (logic 1.631ns (31.953%)  route 3.473ns (68.047%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.060     3.567    rst_n_IBUF
    SLICE_X0Y119         LUT1 (Prop_lut1_I0_O)        0.124     3.691 f  flash_counter[26]_i_2/O
                         net (fo=28, routed)          1.414     5.104    flash_counter[26]_i_2_n_0
    SLICE_X1Y111         FDCE                                         f  flash_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.586     5.008    clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  flash_counter_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            flash_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.104ns  (logic 1.631ns (31.953%)  route 3.473ns (68.047%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.060     3.567    rst_n_IBUF
    SLICE_X0Y119         LUT1 (Prop_lut1_I0_O)        0.124     3.691 f  flash_counter[26]_i_2/O
                         net (fo=28, routed)          1.414     5.104    flash_counter[26]_i_2_n_0
    SLICE_X1Y111         FDCE                                         f  flash_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.586     5.008    clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  flash_counter_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            flash_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.104ns  (logic 1.631ns (31.953%)  route 3.473ns (68.047%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.060     3.567    rst_n_IBUF
    SLICE_X0Y119         LUT1 (Prop_lut1_I0_O)        0.124     3.691 f  flash_counter[26]_i_2/O
                         net (fo=28, routed)          1.414     5.104    flash_counter[26]_i_2_n_0
    SLICE_X1Y111         FDCE                                         f  flash_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.586     5.008    clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  flash_counter_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            flash_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.096ns  (logic 1.631ns (32.003%)  route 3.465ns (67.997%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.060     3.567    rst_n_IBUF
    SLICE_X0Y119         LUT1 (Prop_lut1_I0_O)        0.124     3.691 f  flash_counter[26]_i_2/O
                         net (fo=28, routed)          1.406     5.096    flash_counter[26]_i_2_n_0
    SLICE_X3Y112         FDCE                                         f  flash_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.585     5.007    clk_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  flash_counter_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            flash_counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.096ns  (logic 1.631ns (32.003%)  route 3.465ns (67.997%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.060     3.567    rst_n_IBUF
    SLICE_X0Y119         LUT1 (Prop_lut1_I0_O)        0.124     3.691 f  flash_counter[26]_i_2/O
                         net (fo=28, routed)          1.406     5.096    flash_counter[26]_i_2_n_0
    SLICE_X3Y112         FDCE                                         f  flash_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.585     5.007    clk_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  flash_counter_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            flash_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.082ns  (logic 1.631ns (32.094%)  route 3.451ns (67.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.060     3.567    rst_n_IBUF
    SLICE_X0Y119         LUT1 (Prop_lut1_I0_O)        0.124     3.691 f  flash_counter[26]_i_2/O
                         net (fo=28, routed)          1.391     5.082    flash_counter[26]_i_2_n_0
    SLICE_X3Y110         FDCE                                         f  flash_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  flash_counter_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            flash_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.082ns  (logic 1.631ns (32.094%)  route 3.451ns (67.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.060     3.567    rst_n_IBUF
    SLICE_X0Y119         LUT1 (Prop_lut1_I0_O)        0.124     3.691 f  flash_counter[26]_i_2/O
                         net (fo=28, routed)          1.391     5.082    flash_counter[26]_i_2_n_0
    SLICE_X3Y110         FDCE                                         f  flash_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  flash_counter_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            flash_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.082ns  (logic 1.631ns (32.094%)  route 3.451ns (67.906%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.060     3.567    rst_n_IBUF
    SLICE_X0Y119         LUT1 (Prop_lut1_I0_O)        0.124     3.691 f  flash_counter[26]_i_2/O
                         net (fo=28, routed)          1.391     5.082    flash_counter[26]_i_2_n_0
    SLICE_X3Y110         FDCE                                         f  flash_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.587     5.009    clk_IBUF_BUFG
    SLICE_X3Y110         FDCE                                         r  flash_counter_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            flash_counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.395ns  (logic 0.320ns (22.915%)  route 1.075ns (77.085%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.834     1.108    rst_n_IBUF
    SLICE_X0Y119         LUT1 (Prop_lut1_I0_O)        0.045     1.153 f  flash_counter[26]_i_2/O
                         net (fo=28, routed)          0.242     1.395    flash_counter[26]_i_2_n_0
    SLICE_X1Y115         FDCE                                         f  flash_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y115         FDCE                                         r  flash_counter_reg[23]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            flash_counter_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.395ns  (logic 0.320ns (22.915%)  route 1.075ns (77.085%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.834     1.108    rst_n_IBUF
    SLICE_X0Y119         LUT1 (Prop_lut1_I0_O)        0.045     1.153 f  flash_counter[26]_i_2/O
                         net (fo=28, routed)          0.242     1.395    flash_counter[26]_i_2_n_0
    SLICE_X1Y115         FDCE                                         f  flash_counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y115         FDCE                                         r  flash_counter_reg[26]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            flash_counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.320ns (22.079%)  route 1.128ns (77.921%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.834     1.108    rst_n_IBUF
    SLICE_X0Y119         LUT1 (Prop_lut1_I0_O)        0.045     1.153 f  flash_counter[26]_i_2/O
                         net (fo=28, routed)          0.294     1.447    flash_counter[26]_i_2_n_0
    SLICE_X3Y115         FDCE                                         f  flash_counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X3Y115         FDCE                                         r  flash_counter_reg[21]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            flash_counter_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.320ns (22.079%)  route 1.128ns (77.921%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.834     1.108    rst_n_IBUF
    SLICE_X0Y119         LUT1 (Prop_lut1_I0_O)        0.045     1.153 f  flash_counter[26]_i_2/O
                         net (fo=28, routed)          0.294     1.447    flash_counter[26]_i_2_n_0
    SLICE_X3Y115         FDCE                                         f  flash_counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X3Y115         FDCE                                         r  flash_counter_reg[22]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            flash_counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.320ns (22.079%)  route 1.128ns (77.921%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.834     1.108    rst_n_IBUF
    SLICE_X0Y119         LUT1 (Prop_lut1_I0_O)        0.045     1.153 f  flash_counter[26]_i_2/O
                         net (fo=28, routed)          0.294     1.447    flash_counter[26]_i_2_n_0
    SLICE_X3Y115         FDCE                                         f  flash_counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X3Y115         FDCE                                         r  flash_counter_reg[24]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            flash_counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.320ns (20.889%)  route 1.210ns (79.111%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.834     1.108    rst_n_IBUF
    SLICE_X0Y119         LUT1 (Prop_lut1_I0_O)        0.045     1.153 f  flash_counter[26]_i_2/O
                         net (fo=28, routed)          0.377     1.530    flash_counter[26]_i_2_n_0
    SLICE_X3Y114         FDCE                                         f  flash_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X3Y114         FDCE                                         r  flash_counter_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            flash_counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.320ns (20.889%)  route 1.210ns (79.111%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.834     1.108    rst_n_IBUF
    SLICE_X0Y119         LUT1 (Prop_lut1_I0_O)        0.045     1.153 f  flash_counter[26]_i_2/O
                         net (fo=28, routed)          0.377     1.530    flash_counter[26]_i_2_n_0
    SLICE_X3Y114         FDCE                                         f  flash_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X3Y114         FDCE                                         r  flash_counter_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            flash_counter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.320ns (20.889%)  route 1.210ns (79.111%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.834     1.108    rst_n_IBUF
    SLICE_X0Y119         LUT1 (Prop_lut1_I0_O)        0.045     1.153 f  flash_counter[26]_i_2/O
                         net (fo=28, routed)          0.377     1.530    flash_counter[26]_i_2_n_0
    SLICE_X3Y114         FDCE                                         f  flash_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X3Y114         FDCE                                         r  flash_counter_reg[20]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            flash_counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.320ns (20.889%)  route 1.210ns (79.111%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.834     1.108    rst_n_IBUF
    SLICE_X0Y119         LUT1 (Prop_lut1_I0_O)        0.045     1.153 f  flash_counter[26]_i_2/O
                         net (fo=28, routed)          0.377     1.530    flash_counter[26]_i_2_n_0
    SLICE_X3Y114         FDCE                                         f  flash_counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X3Y114         FDCE                                         r  flash_counter_reg[25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            flash_counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.320ns (20.740%)  route 1.221ns (79.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.834     1.108    rst_n_IBUF
    SLICE_X0Y119         LUT1 (Prop_lut1_I0_O)        0.045     1.153 f  flash_counter[26]_i_2/O
                         net (fo=28, routed)          0.388     1.541    flash_counter[26]_i_2_n_0
    SLICE_X1Y113         FDCE                                         f  flash_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  flash_counter_reg[16]/C





