<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2n20v2-Enhanced/impl/gwsynthesis/a2n20v2_enhanced.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2n20v2-Enhanced/hdl/a2n20v2_enhanced.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2n20v2-Enhanced/hdl/a2n20v2_enhanced.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Apr 22 20:08:11 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>28673</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>13750</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clk_logic_w </td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td>clk_logic_w </td>
<td>clk_logic</td>
<td>clk_pixel_w </td>
</tr>
<tr>
<td>4</td>
<td>clk_hdmi</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_pixel_w </td>
<td>clk_pixel</td>
<td>clk_hdmi_w </td>
</tr>
<tr>
<td>5</td>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>9.259</td>
<td>0.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_logic_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>6</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>55.555</td>
<td>18.000
<td>0.000</td>
<td>27.778</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>7</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
<td>clk_pixel</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500
<td>0.000</td>
<td>7.407</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
<td>clk_pixel</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000
<td>0.000</td>
<td>11.111</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
<td>clk_pixel</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>76.281(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>46.597(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi!</h4>
<h4>No timing paths to get frequency of clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.409</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>apple_bus/a2_bridge_d_o_6_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>13.074</td>
</tr>
<tr>
<td>2</td>
<td>6.069</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_right/irq_mask_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.415</td>
</tr>
<tr>
<td>3</td>
<td>6.100</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_5_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.384</td>
</tr>
<tr>
<td>4</td>
<td>6.100</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_6_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.384</td>
</tr>
<tr>
<td>5</td>
<td>6.102</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_12_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.381</td>
</tr>
<tr>
<td>6</td>
<td>6.102</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_11_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.381</td>
</tr>
<tr>
<td>7</td>
<td>6.106</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_15_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.378</td>
</tr>
<tr>
<td>8</td>
<td>6.106</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_13_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.378</td>
</tr>
<tr>
<td>9</td>
<td>6.122</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_14_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.361</td>
</tr>
<tr>
<td>10</td>
<td>6.122</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_9_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.361</td>
</tr>
<tr>
<td>11</td>
<td>6.122</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_8_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.361</td>
</tr>
<tr>
<td>12</td>
<td>6.209</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_8_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.274</td>
</tr>
<tr>
<td>13</td>
<td>6.209</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_12_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.274</td>
</tr>
<tr>
<td>14</td>
<td>6.267</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_11_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.217</td>
</tr>
<tr>
<td>15</td>
<td>6.276</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_0_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.207</td>
</tr>
<tr>
<td>16</td>
<td>6.276</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_1_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.207</td>
</tr>
<tr>
<td>17</td>
<td>6.276</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_2_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.207</td>
</tr>
<tr>
<td>18</td>
<td>6.276</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_3_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.207</td>
</tr>
<tr>
<td>19</td>
<td>6.286</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_right/irq_mask_6_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.198</td>
</tr>
<tr>
<td>20</td>
<td>6.302</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_a_count_5_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.181</td>
</tr>
<tr>
<td>21</td>
<td>6.306</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_right/irq_mask_0_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.178</td>
</tr>
<tr>
<td>22</td>
<td>6.318</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_10_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.166</td>
</tr>
<tr>
<td>23</td>
<td>6.324</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.159</td>
</tr>
<tr>
<td>24</td>
<td>6.324</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_7_s1/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.159</td>
</tr>
<tr>
<td>25</td>
<td>6.345</td>
<td>apple_bus/addr_r_14_s0/Q</td>
<td>mockingboard/m6522_left/timer_b_count_9_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.139</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.082</td>
<td>apple_bus/data_r_4_s0/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_1_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.331</td>
</tr>
<tr>
<td>2</td>
<td>0.082</td>
<td>apple_bus/data_r_0_s0/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_0_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.331</td>
</tr>
<tr>
<td>3</td>
<td>0.105</td>
<td>apple_bus/data_r_5_s0/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_1_s/DI[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.354</td>
</tr>
<tr>
<td>4</td>
<td>0.176</td>
<td>vgc/vram_addr_r_7_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/ADB[8]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>5</td>
<td>0.197</td>
<td>vgc/vram_addr_r_3_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/ADB[4]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.350</td>
</tr>
<tr>
<td>6</td>
<td>0.303</td>
<td>vgc/vram_addr_r_10_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/ADB[11]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
<tr>
<td>7</td>
<td>0.317</td>
<td>vgc/vram_addr_r_12_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/ADB[13]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>8</td>
<td>0.318</td>
<td>vgc/vram_addr_r_5_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/ADB[6]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>9</td>
<td>0.318</td>
<td>vgc/vram_addr_r_4_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/ADB[5]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>10</td>
<td>0.318</td>
<td>vgc/vram_addr_r_5_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/ADB[6]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>11</td>
<td>0.318</td>
<td>vgc/vram_addr_r_4_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/ADB[5]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>12</td>
<td>0.319</td>
<td>vgc/vram_addr_r_8_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/ADB[9]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>13</td>
<td>0.319</td>
<td>vgc/vram_addr_r_8_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/ADB[9]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>14</td>
<td>0.319</td>
<td>vgc/vram_addr_r_10_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/ADB[11]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>15</td>
<td>0.319</td>
<td>vgc/vram_addr_r_1_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/ADB[2]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>16</td>
<td>0.319</td>
<td>vgc/vram_addr_r_1_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/ADB[2]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.472</td>
</tr>
<tr>
<td>17</td>
<td>0.320</td>
<td>vgc/vram_addr_r_9_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/ADB[10]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>18</td>
<td>0.320</td>
<td>vgc/vram_addr_r_9_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/ADB[10]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.473</td>
</tr>
<tr>
<td>19</td>
<td>0.326</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_1_s/WAD[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.336</td>
</tr>
<tr>
<td>20</td>
<td>0.328</td>
<td>vgc/vram_addr_r_8_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/ADB[9]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.481</td>
</tr>
<tr>
<td>21</td>
<td>0.330</td>
<td>vgc/vram_addr_r_10_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/ADB[11]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.483</td>
</tr>
<tr>
<td>22</td>
<td>0.330</td>
<td>vgc/vram_addr_r_9_s1/Q</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/ADB[10]</td>
<td>clk_pixel:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.483</td>
</tr>
<tr>
<td>23</td>
<td>0.332</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_sec_sr_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.343</td>
</tr>
<tr>
<td>24</td>
<td>0.332</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_milli_sr_4_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.343</td>
</tr>
<tr>
<td>25</td>
<td>0.332</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/Q</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_micro_sr_5_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.343</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/TX_BUFFER_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>2</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/TX_BUFFER_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>3</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/TX_BUFFER_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>4</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/TX_BUFFER_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>5</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/TX_BUFFER_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>6</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/TX_BUFFER_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>7</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/TX_BUFFER_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>8</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/TX_BUFFER_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>9</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CTL_REG_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>10</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CTL_REG_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>11</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CTL_REG_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>12</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CTL_REG_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>13</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CTL_REG_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>14</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CTL_REG_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>15</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CTL_REG_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>16</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CTL_REG_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>17</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CMD_REG_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>18</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CMD_REG_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>19</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CMD_REG_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>20</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CMD_REG_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>21</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CMD_REG_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>22</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CMD_REG_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>23</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CMD_REG_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>24</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/CMD_REG_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
<tr>
<td>25</td>
<td>12.947</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/cycle_20_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.537</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_speaker/speaker_bit_s2/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>2</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/RESET_NX_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>3</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>supersprite/apple_video_sw_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>4</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>supersprite/vdp_overlay_sw_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>5</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/INTC8ROM_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>6</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/SWITCHES_IIE_3_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>7</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/SWITCHES_IIE_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>8</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/SWITCHES_II_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>9</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/SWITCHES_II_0_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>10</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/a2mem_if_LINEARIZE_MODE_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>11</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/a2mem_if_SHRG_MODE_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>12</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/a2mem_if_MONOCHROME_DHIRES_MODE_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>13</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/a2mem_if_MONOCHROME_MODE_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>14</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/SWITCHES_IIE_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>15</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/SWITCHES_IIE_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>16</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/SWITCHES_IIE_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>17</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/SWITCHES_IIE_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>18</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/SWITCHES_IIE_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>19</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/SWITCHES_II_7_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>20</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/SWITCHES_II_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>21</td>
<td>1.600</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>apple_memory/SWITCHES_II_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.611</td>
</tr>
<tr>
<td>22</td>
<td>1.868</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.879</td>
</tr>
<tr>
<td>23</td>
<td>1.868</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.879</td>
</tr>
<tr>
<td>24</td>
<td>1.868</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.879</td>
</tr>
<tr>
<td>25</td>
<td>1.868</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.879</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_3_s1</td>
</tr>
<tr>
<td>2</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_2_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_0_s1</td>
</tr>
<tr>
<td>4</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td>5</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>cdc_phi1/i_sync1_s1</td>
</tr>
<tr>
<td>6</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_rd_prev_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_q[3]_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/SDRAM_DQM_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_byte_en_queue_port_byte_en_queue_RAMREG_2_G[2]_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sg/doc5503/wave_address_o_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_bus/a2_bridge_d_o_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.590</td>
<td>1.731</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][B]</td>
<td>apple_bus/n626_s29/I3</td>
</tr>
<tr>
<td>11.961</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C21[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/n626_s29/F</td>
</tr>
<tr>
<td>13.021</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C47[2][B]</td>
<td>apple_bus/n626_s16/I1</td>
</tr>
<tr>
<td>13.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C47[2][B]</td>
<td style=" background: #97FFFF;">apple_bus/n626_s16/F</td>
</tr>
<tr>
<td>14.048</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C47[0][B]</td>
<td>apple_bus/n626_s14/I2</td>
</tr>
<tr>
<td>14.419</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C47[0][B]</td>
<td style=" background: #97FFFF;">apple_bus/n626_s14/F</td>
</tr>
<tr>
<td>15.346</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">apple_bus/a2_bridge_d_o_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>apple_bus/a2_bridge_d_o_6_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>apple_bus/a2_bridge_d_o_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 27.084%; route: 9.301, 71.142%; tC2Q: 0.232, 1.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_mask_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.215</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C18[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>11.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R47C18[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.494</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C23[1][B]</td>
<td>mockingboard/m6522_right/irq_mask_6_s6/I3</td>
</tr>
<tr>
<td>13.049</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C23[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_6_s6/F</td>
</tr>
<tr>
<td>13.993</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C18[0][B]</td>
<td>mockingboard/m6522_right/irq_mask_2_s5/I1</td>
</tr>
<tr>
<td>14.542</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C18[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_2_s5/F</td>
</tr>
<tr>
<td>14.686</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C18[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C18[0][A]</td>
<td>mockingboard/m6522_right/irq_mask_2_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C18[0][A]</td>
<td>mockingboard/m6522_right/irq_mask_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.087, 32.920%; route: 8.096, 65.211%; tC2Q: 0.232, 1.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R51C17[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C16[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>13.714</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s3/I1</td>
</tr>
<tr>
<td>14.284</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s3/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C16[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C16[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_5_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C16[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.108, 33.173%; route: 8.044, 64.954%; tC2Q: 0.232, 1.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R51C17[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C16[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>13.714</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s3/I1</td>
</tr>
<tr>
<td>14.284</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s3/F</td>
</tr>
<tr>
<td>14.655</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C16[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C16[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_6_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C16[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.108, 33.173%; route: 8.044, 64.954%; tC2Q: 0.232, 1.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R51C17[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C16[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>13.738</td>
<td>0.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C14[2][B]</td>
<td>mockingboard/m6522_left/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>14.287</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C14[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>14.653</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C15[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_12_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C15[2][A]</td>
<td>mockingboard/m6522_left/timer_b_count_12_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C15[2][A]</td>
<td>mockingboard/m6522_left/timer_b_count_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.087, 33.010%; route: 8.062, 65.117%; tC2Q: 0.232, 1.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R51C17[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C16[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>13.738</td>
<td>0.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C14[2][B]</td>
<td>mockingboard/m6522_left/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>14.287</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C14[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>14.653</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C15[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C15[0][B]</td>
<td>mockingboard/m6522_left/timer_b_count_11_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C15[0][B]</td>
<td>mockingboard/m6522_left/timer_b_count_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.087, 33.010%; route: 8.062, 65.117%; tC2Q: 0.232, 1.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R51C17[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C16[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>13.738</td>
<td>0.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C14[2][B]</td>
<td>mockingboard/m6522_left/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>14.287</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C14[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>14.649</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C15[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_15_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C15[0][A]</td>
<td>mockingboard/m6522_left/timer_b_count_15_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C15[0][A]</td>
<td>mockingboard/m6522_left/timer_b_count_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.087, 33.019%; route: 8.059, 65.106%; tC2Q: 0.232, 1.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R51C17[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C16[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>13.738</td>
<td>0.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C14[2][B]</td>
<td>mockingboard/m6522_left/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>14.287</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C14[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>14.649</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_13_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>mockingboard/m6522_left/timer_b_count_13_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C15[0][B]</td>
<td>mockingboard/m6522_left/timer_b_count_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.087, 33.019%; route: 8.059, 65.106%; tC2Q: 0.232, 1.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R51C17[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C16[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>13.738</td>
<td>0.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C14[2][B]</td>
<td>mockingboard/m6522_left/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>14.287</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C14[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>14.632</td>
<td>0.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[2][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_14_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[2][B]</td>
<td>mockingboard/m6522_left/timer_b_count_14_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C14[2][B]</td>
<td>mockingboard/m6522_left/timer_b_count_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.087, 33.063%; route: 8.042, 65.060%; tC2Q: 0.232, 1.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R51C17[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C16[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>13.738</td>
<td>0.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C14[2][B]</td>
<td>mockingboard/m6522_left/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>14.287</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C14[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>14.632</td>
<td>0.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_9_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C14[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.087, 33.063%; route: 8.042, 65.060%; tC2Q: 0.232, 1.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R51C17[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C16[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>13.738</td>
<td>0.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C14[2][B]</td>
<td>mockingboard/m6522_left/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>14.287</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C14[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>14.632</td>
<td>0.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[0][A]</td>
<td>mockingboard/m6522_left/timer_b_count_8_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C14[0][A]</td>
<td>mockingboard/m6522_left/timer_b_count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.087, 33.063%; route: 8.042, 65.060%; tC2Q: 0.232, 1.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R51C17[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C16[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>13.975</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C14[0][A]</td>
<td>mockingboard/m6522_left/n873_s0/I3</td>
</tr>
<tr>
<td>14.545</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C14[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n873_s0/F</td>
</tr>
<tr>
<td>14.545</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[0][A]</td>
<td>mockingboard/m6522_left/timer_b_count_8_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C14[0][A]</td>
<td>mockingboard/m6522_left/timer_b_count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.108, 33.469%; route: 7.934, 64.641%; tC2Q: 0.232, 1.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R51C17[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C16[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>13.975</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C15[2][A]</td>
<td>mockingboard/m6522_left/n869_s0/I3</td>
</tr>
<tr>
<td>14.545</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C15[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n869_s0/F</td>
</tr>
<tr>
<td>14.545</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C15[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C15[2][A]</td>
<td>mockingboard/m6522_left/timer_b_count_12_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C15[2][A]</td>
<td>mockingboard/m6522_left/timer_b_count_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.108, 33.469%; route: 7.934, 64.641%; tC2Q: 0.232, 1.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R51C17[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C16[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>13.939</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C15[0][B]</td>
<td>mockingboard/m6522_left/n870_s0/I3</td>
</tr>
<tr>
<td>14.488</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C15[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n870_s0/F</td>
</tr>
<tr>
<td>14.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C15[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C15[0][B]</td>
<td>mockingboard/m6522_left/timer_b_count_11_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C15[0][B]</td>
<td>mockingboard/m6522_left/timer_b_count_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.087, 33.454%; route: 7.898, 64.647%; tC2Q: 0.232, 1.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R51C17[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C16[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>13.714</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s3/I1</td>
</tr>
<tr>
<td>14.284</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s3/F</td>
</tr>
<tr>
<td>14.479</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C16[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C16[0][B]</td>
<td>mockingboard/m6522_left/timer_b_count_0_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C16[0][B]</td>
<td>mockingboard/m6522_left/timer_b_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.108, 33.652%; route: 7.867, 64.448%; tC2Q: 0.232, 1.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R51C17[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C16[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>13.714</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s3/I1</td>
</tr>
<tr>
<td>14.284</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s3/F</td>
</tr>
<tr>
<td>14.479</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C16[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C16[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_1_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C16[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.108, 33.652%; route: 7.867, 64.448%; tC2Q: 0.232, 1.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R51C17[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C16[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>13.714</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s3/I1</td>
</tr>
<tr>
<td>14.284</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s3/F</td>
</tr>
<tr>
<td>14.479</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C16[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C16[2][A]</td>
<td>mockingboard/m6522_left/timer_b_count_2_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C16[2][A]</td>
<td>mockingboard/m6522_left/timer_b_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.108, 33.652%; route: 7.867, 64.448%; tC2Q: 0.232, 1.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.276</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R51C17[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C16[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>13.714</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s3/I1</td>
</tr>
<tr>
<td>14.284</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s3/F</td>
</tr>
<tr>
<td>14.479</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C16[1][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C16[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_3_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C16[1][B]</td>
<td>mockingboard/m6522_left/timer_b_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.108, 33.652%; route: 7.867, 64.448%; tC2Q: 0.232, 1.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_mask_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.215</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C18[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>11.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R47C18[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.494</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C23[1][B]</td>
<td>mockingboard/m6522_right/irq_mask_6_s6/I3</td>
</tr>
<tr>
<td>13.049</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C23[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_6_s6/F</td>
</tr>
<tr>
<td>13.755</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C22[2][A]</td>
<td>mockingboard/m6522_right/irq_mask_6_s5/I1</td>
</tr>
<tr>
<td>14.325</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C22[2][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_6_s5/F</td>
</tr>
<tr>
<td>14.469</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C22[2][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C22[2][B]</td>
<td>mockingboard/m6522_right/irq_mask_6_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C22[2][B]</td>
<td>mockingboard/m6522_right/irq_mask_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.108, 33.678%; route: 7.858, 64.420%; tC2Q: 0.232, 1.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_a_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.226</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C16[3][A]</td>
<td>mockingboard/m6522_left/n273_s2/I1</td>
</tr>
<tr>
<td>11.781</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R52C16[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n273_s2/F</td>
</tr>
<tr>
<td>11.978</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C15[3][A]</td>
<td>mockingboard/m6522_left/n304_s1/I2</td>
</tr>
<tr>
<td>12.533</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R52C15[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n304_s1/F</td>
</tr>
<tr>
<td>13.054</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C12[1][B]</td>
<td>mockingboard/m6522_left/n723_s1/I2</td>
</tr>
<tr>
<td>13.507</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C12[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n723_s1/F</td>
</tr>
<tr>
<td>13.904</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C14[0][A]</td>
<td>mockingboard/m6522_left/n723_s0/I0</td>
</tr>
<tr>
<td>14.453</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C14[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n723_s0/F</td>
</tr>
<tr>
<td>14.453</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C14[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_a_count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C14[0][A]</td>
<td>mockingboard/m6522_left/timer_a_count_5_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C14[0][A]</td>
<td>mockingboard/m6522_left/timer_a_count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.540, 37.270%; route: 7.409, 60.826%; tC2Q: 0.232, 1.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/irq_mask_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.215</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C18[3][A]</td>
<td>mockingboard/m6522_right/write_t2c_h_s3/I2</td>
</tr>
<tr>
<td>11.770</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R47C18[3][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.494</td>
<td>0.724</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C23[1][B]</td>
<td>mockingboard/m6522_right/irq_mask_6_s6/I3</td>
</tr>
<tr>
<td>13.049</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R48C23[1][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_6_s6/F</td>
</tr>
<tr>
<td>13.756</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C24[2][B]</td>
<td>mockingboard/m6522_right/irq_mask_0_s5/I1</td>
</tr>
<tr>
<td>14.305</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C24[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/irq_mask_0_s5/F</td>
</tr>
<tr>
<td>14.449</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C24[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/irq_mask_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C24[1][A]</td>
<td>mockingboard/m6522_right/irq_mask_0_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C24[1][A]</td>
<td>mockingboard/m6522_right/irq_mask_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.087, 33.561%; route: 7.859, 64.534%; tC2Q: 0.232, 1.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R51C17[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C16[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>13.738</td>
<td>0.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C14[2][B]</td>
<td>mockingboard/m6522_left/timer_b_count_15_s4/I3</td>
</tr>
<tr>
<td>14.287</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C14[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_15_s4/F</td>
</tr>
<tr>
<td>14.437</td>
<td>0.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C14[0][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C14[0][B]</td>
<td>mockingboard/m6522_left/timer_b_count_10_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C14[0][B]</td>
<td>mockingboard/m6522_left/timer_b_count_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.087, 33.595%; route: 7.847, 64.498%; tC2Q: 0.232, 1.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R51C17[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C16[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>13.714</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s3/I1</td>
</tr>
<tr>
<td>14.284</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s3/F</td>
</tr>
<tr>
<td>14.431</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[2][B]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[2][B]</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C15[2][B]</td>
<td>mockingboard/m6522_left/timer_b_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.108, 33.785%; route: 7.819, 64.307%; tC2Q: 0.232, 1.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R51C17[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C16[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>13.714</td>
<td>0.457</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C15[3][B]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s3/I1</td>
</tr>
<tr>
<td>14.284</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R47C15[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/timer_b_count_7_s3/F</td>
</tr>
<tr>
<td>14.431</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C15[2][A]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C15[2][A]</td>
<td>mockingboard/m6522_left/timer_b_count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.108, 33.785%; route: 7.819, 64.307%; tC2Q: 0.232, 1.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_left/timer_b_count_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[2][A]</td>
<td>apple_bus/addr_r_14_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R50C44[2][A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_14_s0/Q</td>
</tr>
<tr>
<td>3.411</td>
<td>0.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C41[0][B]</td>
<td>apple_speaker/n14_s2/I2</td>
</tr>
<tr>
<td>3.928</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R47C41[0][B]</td>
<td style=" background: #97FFFF;">apple_speaker/n14_s2/F</td>
</tr>
<tr>
<td>5.374</td>
<td>1.447</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C18[3][A]</td>
<td>slotmaker/slot_if.slot_2_s4/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R42C18[3][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s4/F</td>
</tr>
<tr>
<td>5.948</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C18[3][B]</td>
<td>mockingboard/m6522_left/n713_s8/I2</td>
</tr>
<tr>
<td>6.401</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R42C18[3][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n713_s8/F</td>
</tr>
<tr>
<td>8.254</td>
<td>1.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C48[1][A]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s6/I3</td>
</tr>
<tr>
<td>8.771</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R48C48[1][A]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s6/F</td>
</tr>
<tr>
<td>9.488</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C32[1][B]</td>
<td>apple_bus/a2_bridge_bus_d_oe_n_d_s4/I3</td>
</tr>
<tr>
<td>9.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R48C32[1][B]</td>
<td style=" background: #97FFFF;">apple_bus/a2_bridge_bus_d_oe_n_d_s4/F</td>
</tr>
<tr>
<td>11.469</td>
<td>1.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C17[0][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s3/I1</td>
</tr>
<tr>
<td>12.024</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R51C17[0][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s3/F</td>
</tr>
<tr>
<td>12.702</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C16[2][B]</td>
<td>mockingboard/m6522_left/write_t2c_h_s1/I3</td>
</tr>
<tr>
<td>13.257</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R48C16[2][B]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/write_t2c_h_s1/F</td>
</tr>
<tr>
<td>13.948</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C14[1][A]</td>
<td>mockingboard/m6522_left/n872_s0/I3</td>
</tr>
<tr>
<td>14.410</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C14[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_left/n872_s0/F</td>
</tr>
<tr>
<td>14.410</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_left/timer_b_count_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_9_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C14[1][A]</td>
<td>mockingboard/m6522_left/timer_b_count_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.000, 32.952%; route: 7.907, 65.137%; tC2Q: 0.232, 1.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C47[1][A]</td>
<td>apple_bus/data_r_4_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>74</td>
<td>R48C47[1][A]</td>
<td style=" font-weight:bold;">apple_bus/data_r_4_s0/Q</td>
</tr>
<tr>
<td>1.842</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.129, 38.911%; tC2Q: 0.202, 61.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C44[1][A]</td>
<td>apple_bus/data_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R48C44[1][A]</td>
<td style=" font-weight:bold;">apple_bus/data_r_0_s0/Q</td>
</tr>
<tr>
<td>1.842</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.129, 38.911%; tC2Q: 0.202, 61.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C47[1][B]</td>
<td>apple_bus/data_r_5_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R45C47[1][B]</td>
<td style=" font-weight:bold;">apple_bus/data_r_5_s0/Q</td>
</tr>
<tr>
<td>1.865</td>
<td>0.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.152, 42.902%; tC2Q: 0.202, 57.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1748</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C38[2][B]</td>
<td>vgc/vram_addr_r_7_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R45C38[2][B]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_7_s1/Q</td>
</tr>
<tr>
<td>1.840</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.581%; tC2Q: 0.202, 61.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1748</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C36[0][B]</td>
<td>vgc/vram_addr_r_3_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R45C36[0][B]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_3_s1/Q</td>
</tr>
<tr>
<td>1.861</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.148, 42.304%; tC2Q: 0.202, 57.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1748</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C37[0][B]</td>
<td>vgc/vram_addr_r_10_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R44C37[0][B]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_10_s1/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.680%; tC2Q: 0.202, 44.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1748</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C38[0][A]</td>
<td>vgc/vram_addr_r_12_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R45C38[0][A]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_12_s1/Q</td>
</tr>
<tr>
<td>1.981</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 56.991%; tC2Q: 0.202, 43.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1748</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C34[0][A]</td>
<td>vgc/vram_addr_r_5_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R45C34[0][A]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_5_s1/Q</td>
</tr>
<tr>
<td>1.982</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.097%; tC2Q: 0.202, 42.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1748</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C34[1][A]</td>
<td>vgc/vram_addr_r_4_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R45C34[1][A]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_4_s1/Q</td>
</tr>
<tr>
<td>1.982</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.097%; tC2Q: 0.202, 42.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1748</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C34[0][A]</td>
<td>vgc/vram_addr_r_5_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R45C34[0][A]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_5_s1/Q</td>
</tr>
<tr>
<td>1.982</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.097%; tC2Q: 0.202, 42.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1748</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C34[1][A]</td>
<td>vgc/vram_addr_r_4_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R45C34[1][A]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_4_s1/Q</td>
</tr>
<tr>
<td>1.982</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.097%; tC2Q: 0.202, 42.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1748</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C37[2][A]</td>
<td>vgc/vram_addr_r_8_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R45C37[2][A]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_8_s1/Q</td>
</tr>
<tr>
<td>1.983</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.203%; tC2Q: 0.202, 42.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1748</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C37[2][A]</td>
<td>vgc/vram_addr_r_8_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R45C37[2][A]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_8_s1/Q</td>
</tr>
<tr>
<td>1.983</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.203%; tC2Q: 0.202, 42.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1748</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C37[0][B]</td>
<td>vgc/vram_addr_r_10_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R44C37[0][B]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_10_s1/Q</td>
</tr>
<tr>
<td>1.983</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.213%; tC2Q: 0.202, 42.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1748</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C35[0][B]</td>
<td>vgc/vram_addr_r_1_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R45C35[0][B]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_1_s1/Q</td>
</tr>
<tr>
<td>1.983</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.218%; tC2Q: 0.202, 42.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1748</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C35[0][B]</td>
<td>vgc/vram_addr_r_1_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R45C35[0][B]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_1_s1/Q</td>
</tr>
<tr>
<td>1.983</td>
<td>0.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.270, 57.218%; tC2Q: 0.202, 42.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1748</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C37[0][B]</td>
<td>vgc/vram_addr_r_9_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R45C37[0][B]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_9_s1/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.319%; tC2Q: 0.202, 42.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1748</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C37[0][B]</td>
<td>vgc/vram_addr_r_9_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R45C37[0][B]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_9_s1/Q</td>
</tr>
<tr>
<td>1.985</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.271, 57.319%; tC2Q: 0.202, 42.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C54[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R31C54[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/fifo_wr_cnt_r_1_s0/Q</td>
</tr>
<tr>
<td>1.847</td>
<td>0.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C54</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_1_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C54</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C54</td>
<td>supersprite/vdp/f18a_core/inst_tiles/fifo_fifo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 40.180%; tC2Q: 0.201, 59.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1748</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C37[2][A]</td>
<td>vgc/vram_addr_r_8_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R45C37[2][A]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_8_s1/Q</td>
</tr>
<tr>
<td>1.992</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.279, 57.968%; tC2Q: 0.202, 42.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1748</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C37[0][B]</td>
<td>vgc/vram_addr_r_10_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R44C37[0][B]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_10_s1/Q</td>
</tr>
<tr>
<td>1.994</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 58.181%; tC2Q: 0.202, 41.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>vgc/vram_addr_r_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1748</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C37[0][B]</td>
<td>vgc/vram_addr_r_9_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R45C37[0][B]</td>
<td style=" font-weight:bold;">vgc/vram_addr_r_9_s1/Q</td>
</tr>
<tr>
<td>1.994</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td>1.664</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 58.181%; tC2Q: 0.202, 41.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_sec_sr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R4C51[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/Q</td>
</tr>
<tr>
<td>1.854</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[2][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/cnt_sec_sr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_sec_sr_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C51[2][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_sec_sr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.141, 41.059%; tC2Q: 0.202, 58.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_milli_sr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R4C51[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/Q</td>
</tr>
<tr>
<td>1.854</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[1][B]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/cnt_milli_sr_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_milli_sr_4_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C51[1][B]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_milli_sr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.141, 41.059%; tC2Q: 0.202, 58.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_micro_sr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[0][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>45</td>
<td>R4C51[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/reg15cnt_snap_s0/Q</td>
</tr>
<tr>
<td>1.854</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[1][A]</td>
<td style=" font-weight:bold;">supersprite/vdp/f18a_core/inst_cpu/cnt_micro_sr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C51[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_micro_sr_5_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C51[1][A]</td>
<td>supersprite/vdp/f18a_core/inst_cpu/cnt_micro_sr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.141, 41.059%; tC2Q: 0.202, 58.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C52[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C52[1][A]</td>
<td>superserial/COM2/TX_BUFFER_7_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C52[1][A]</td>
<td>superserial/COM2/TX_BUFFER_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C52[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C52[0][A]</td>
<td>superserial/COM2/TX_BUFFER_6_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C52[0][A]</td>
<td>superserial/COM2/TX_BUFFER_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C52[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C52[1][B]</td>
<td>superserial/COM2/TX_BUFFER_5_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C52[1][B]</td>
<td>superserial/COM2/TX_BUFFER_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C52[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C52[2][A]</td>
<td>superserial/COM2/TX_BUFFER_4_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C52[2][A]</td>
<td>superserial/COM2/TX_BUFFER_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C53[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C53[0][A]</td>
<td>superserial/COM2/TX_BUFFER_3_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C53[0][A]</td>
<td>superserial/COM2/TX_BUFFER_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C52[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[2][A]</td>
<td>superserial/COM2/TX_BUFFER_2_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C52[2][A]</td>
<td>superserial/COM2/TX_BUFFER_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C52[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[0][B]</td>
<td>superserial/COM2/TX_BUFFER_1_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C52[0][B]</td>
<td>superserial/COM2/TX_BUFFER_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/TX_BUFFER_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C52[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/TX_BUFFER_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[0][A]</td>
<td>superserial/COM2/TX_BUFFER_0_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C52[0][A]</td>
<td>superserial/COM2/TX_BUFFER_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C51[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C51[2][B]</td>
<td>superserial/COM2/CTL_REG_7_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C51[2][B]</td>
<td>superserial/COM2/CTL_REG_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C51[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C51[2][A]</td>
<td>superserial/COM2/CTL_REG_6_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C51[2][A]</td>
<td>superserial/COM2/CTL_REG_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C51[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C51[1][B]</td>
<td>superserial/COM2/CTL_REG_5_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C51[1][B]</td>
<td>superserial/COM2/CTL_REG_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C51[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C51[1][A]</td>
<td>superserial/COM2/CTL_REG_4_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C51[1][A]</td>
<td>superserial/COM2/CTL_REG_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C53[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][A]</td>
<td>superserial/COM2/CTL_REG_3_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C53[0][A]</td>
<td>superserial/COM2/CTL_REG_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C52[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C52[2][B]</td>
<td>superserial/COM2/CTL_REG_2_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C52[2][B]</td>
<td>superserial/COM2/CTL_REG_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C52[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C52[2][A]</td>
<td>superserial/COM2/CTL_REG_1_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C52[2][A]</td>
<td>superserial/COM2/CTL_REG_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CTL_REG_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C53[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CTL_REG_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][B]</td>
<td>superserial/COM2/CTL_REG_0_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C53[0][B]</td>
<td>superserial/COM2/CTL_REG_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[1][A]</td>
<td>superserial/COM2/CMD_REG_7_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C49[1][A]</td>
<td>superserial/COM2/CMD_REG_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[0][B]</td>
<td>superserial/COM2/CMD_REG_6_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C49[0][B]</td>
<td>superserial/COM2/CMD_REG_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[0][A]</td>
<td>superserial/COM2/CMD_REG_5_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C49[0][A]</td>
<td>superserial/COM2/CMD_REG_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[0][B]</td>
<td>superserial/COM2/CMD_REG_4_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C49[0][B]</td>
<td>superserial/COM2/CMD_REG_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>superserial/COM2/CMD_REG_3_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C49[1][B]</td>
<td>superserial/COM2/CMD_REG_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C49[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C49[1][B]</td>
<td>superserial/COM2/CMD_REG_2_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C49[1][B]</td>
<td>superserial/COM2/CMD_REG_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[1][B]</td>
<td>superserial/COM2/CMD_REG_1_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C49[1][B]</td>
<td>superserial/COM2/CMD_REG_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/CMD_REG_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C49[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/CMD_REG_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C49[2][A]</td>
<td>superserial/COM2/CMD_REG_0_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C49[2][A]</td>
<td>superserial/COM2/CMD_REG_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/cycle_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][B]</td>
<td>system_reset_n_w_s1/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>29</td>
<td>R41C11[2][B]</td>
<td style=" background: #97FFFF;">system_reset_n_w_s1/F</td>
</tr>
<tr>
<td>5.371</td>
<td>2.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>5.926</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>7.808</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C55[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/cycle_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C55[1][A]</td>
<td>superserial/COM2/cycle_20_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C55[1][A]</td>
<td>superserial/COM2/cycle_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.110, 20.049%; route: 4.195, 75.761%; tC2Q: 0.232, 4.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_speaker/speaker_bit_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C44[0][A]</td>
<td style=" font-weight:bold;">apple_speaker/speaker_bit_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C44[0][A]</td>
<td>apple_speaker/speaker_bit_s2/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C44[0][A]</td>
<td>apple_speaker/speaker_bit_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C49[0][A]</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/apple_video_sw_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C40[1][A]</td>
<td style=" font-weight:bold;">supersprite/apple_video_sw_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C40[1][A]</td>
<td>supersprite/apple_video_sw_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C40[1][A]</td>
<td>supersprite/apple_video_sw_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/vdp_overlay_sw_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C55[0][A]</td>
<td style=" font-weight:bold;">supersprite/vdp_overlay_sw_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C55[0][A]</td>
<td>supersprite/vdp_overlay_sw_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C55[0][A]</td>
<td>supersprite/vdp_overlay_sw_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/INTC8ROM_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C41[0][A]</td>
<td style=" font-weight:bold;">apple_memory/INTC8ROM_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C41[0][A]</td>
<td>apple_memory/INTC8ROM_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C41[0][A]</td>
<td>apple_memory/INTC8ROM_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_IIE_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C40[0][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_IIE_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C40[0][A]</td>
<td>apple_memory/SWITCHES_IIE_3_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C40[0][A]</td>
<td>apple_memory/SWITCHES_IIE_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_IIE_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C40[0][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_IIE_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C40[0][A]</td>
<td>apple_memory/SWITCHES_IIE_2_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C40[0][A]</td>
<td>apple_memory/SWITCHES_IIE_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_II_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C40[1][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_II_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C40[1][A]</td>
<td>apple_memory/SWITCHES_II_2_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C40[1][A]</td>
<td>apple_memory/SWITCHES_II_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_II_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C40[1][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_II_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C40[1][A]</td>
<td>apple_memory/SWITCHES_II_0_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C40[1][A]</td>
<td>apple_memory/SWITCHES_II_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/a2mem_if_LINEARIZE_MODE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C42[0][A]</td>
<td style=" font-weight:bold;">apple_memory/a2mem_if_LINEARIZE_MODE_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C42[0][A]</td>
<td>apple_memory/a2mem_if_LINEARIZE_MODE_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C42[0][A]</td>
<td>apple_memory/a2mem_if_LINEARIZE_MODE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/a2mem_if_SHRG_MODE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][B]</td>
<td style=" font-weight:bold;">apple_memory/a2mem_if_SHRG_MODE_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][B]</td>
<td>apple_memory/a2mem_if_SHRG_MODE_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C11[2][B]</td>
<td>apple_memory/a2mem_if_SHRG_MODE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/a2mem_if_MONOCHROME_DHIRES_MODE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td style=" font-weight:bold;">apple_memory/a2mem_if_MONOCHROME_DHIRES_MODE_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>apple_memory/a2mem_if_MONOCHROME_DHIRES_MODE_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C11[2][A]</td>
<td>apple_memory/a2mem_if_MONOCHROME_DHIRES_MODE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/a2mem_if_MONOCHROME_MODE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C42[0][A]</td>
<td style=" font-weight:bold;">apple_memory/a2mem_if_MONOCHROME_MODE_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C42[0][A]</td>
<td>apple_memory/a2mem_if_MONOCHROME_MODE_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C42[0][A]</td>
<td>apple_memory/a2mem_if_MONOCHROME_MODE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_IIE_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C41[2][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_IIE_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C41[2][A]</td>
<td>apple_memory/SWITCHES_IIE_7_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C41[2][A]</td>
<td>apple_memory/SWITCHES_IIE_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_IIE_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C41[1][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_IIE_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C41[1][A]</td>
<td>apple_memory/SWITCHES_IIE_6_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C41[1][A]</td>
<td>apple_memory/SWITCHES_IIE_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_IIE_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C41[0][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_IIE_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C41[0][A]</td>
<td>apple_memory/SWITCHES_IIE_5_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C41[0][A]</td>
<td>apple_memory/SWITCHES_IIE_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_IIE_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C40[1][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_IIE_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C40[1][A]</td>
<td>apple_memory/SWITCHES_IIE_4_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C40[1][A]</td>
<td>apple_memory/SWITCHES_IIE_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_IIE_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C40[2][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_IIE_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C40[2][A]</td>
<td>apple_memory/SWITCHES_IIE_0_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C40[2][A]</td>
<td>apple_memory/SWITCHES_IIE_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_II_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C40[0][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_II_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C40[0][A]</td>
<td>apple_memory/SWITCHES_II_7_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C40[0][A]</td>
<td>apple_memory/SWITCHES_II_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_II_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[0][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_II_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C39[0][A]</td>
<td>apple_memory/SWITCHES_II_3_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C39[0][A]</td>
<td>apple_memory/SWITCHES_II_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/SWITCHES_II_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C11[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R41C11[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C11[2][A]</td>
<td>apple_memory/n29_s4/I0</td>
</tr>
<tr>
<td>2.227</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>447</td>
<td>R41C11[2][A]</td>
<td style=" background: #97FFFF;">apple_memory/n29_s4/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">apple_memory/SWITCHES_II_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>apple_memory/SWITCHES_II_1_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>apple_memory/SWITCHES_II_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 24.274%; route: 1.019, 63.248%; tC2Q: 0.201, 12.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R47C49[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.390</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C50[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.436%; route: 1.294, 68.867%; tC2Q: 0.201, 10.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R47C49[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.390</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C50[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.436%; route: 1.294, 68.867%; tC2Q: 0.201, 10.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R47C49[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.390</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C50[1][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C50[1][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.436%; route: 1.294, 68.867%; tC2Q: 0.201, 10.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C49[0][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R47C49[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.836</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C49[1][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.220</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>108</td>
<td>R47C49[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.390</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3177</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C51[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.436%; route: 1.294, 68.867%; tC2Q: 0.201, 10.697%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>led_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>led_3_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>led_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>led_0_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cdc_phi1/i_sync1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>cdc_phi1/i_sync1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>cdc_phi1/i_sync1_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/port_rd_prev_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_rd_prev_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_rd_prev_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/port_q[3]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_q[3]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_q[3]_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/SDRAM_DQM_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/SDRAM_DQM_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/SDRAM_DQM_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/port_byte_en_queue_port_byte_en_queue_RAMREG_2_G[2]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_byte_en_queue_port_byte_en_queue_RAMREG_2_G[2]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_byte_en_queue_port_byte_en_queue_RAMREG_2_G[2]_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sg/doc5503/wave_address_o_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sg/doc5503/wave_address_o_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sg/doc5503/wave_address_o_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3177</td>
<td>clk_logic_w</td>
<td>5.409</td>
<td>2.274</td>
</tr>
<tr>
<td>1748</td>
<td>clk_pixel_w</td>
<td>9.754</td>
<td>2.442</td>
</tr>
<tr>
<td>447</td>
<td>n29_11</td>
<td>15.310</td>
<td>2.225</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current</td>
<td>32.802</td>
<td>1.170</td>
</tr>
<tr>
<td>208</td>
<td>a2bus_if.addr[0]</td>
<td>8.689</td>
<td>4.390</td>
</tr>
<tr>
<td>206</td>
<td>clk_audio_w</td>
<td>34.194</td>
<td>1.420</td>
</tr>
<tr>
<td>168</td>
<td>out_l_15_7</td>
<td>33.363</td>
<td>1.422</td>
</tr>
<tr>
<td>164</td>
<td>n931_6</td>
<td>13.981</td>
<td>1.975</td>
</tr>
<tr>
<td>157</td>
<td>reset_n_r</td>
<td>12.904</td>
<td>2.035</td>
</tr>
<tr>
<td>148</td>
<td>gpu_pause</td>
<td>10.975</td>
<td>1.446</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R38C24</td>
<td>91.67%</td>
</tr>
<tr>
<td>R39C24</td>
<td>91.67%</td>
</tr>
<tr>
<td>R45C38</td>
<td>91.67%</td>
</tr>
<tr>
<td>R30C6</td>
<td>90.28%</td>
</tr>
<tr>
<td>R41C48</td>
<td>88.89%</td>
</tr>
<tr>
<td>R47C33</td>
<td>88.89%</td>
</tr>
<tr>
<td>R25C52</td>
<td>87.50%</td>
</tr>
<tr>
<td>R48C45</td>
<td>87.50%</td>
</tr>
<tr>
<td>R8C46</td>
<td>87.50%</td>
</tr>
<tr>
<td>R9C43</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 2 -add [get_nets {clk_logic_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_nets {clk_logic_w}] -master_clock clk_logic -divide_by 2 -multiply_by 1 -add [get_nets {clk_pixel_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_hdmi -source [get_nets {clk_pixel_w}] -master_clock clk_pixel -divide_by 1 -multiply_by 5 -add [get_nets {clk_hdmi_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
