

================================================================
== Vitis HLS Report for 'zeropad2d_cl_array_array_ap_fixed_8u_config20_Pipeline_PadBottomWidth'
================================================================
* Date:           Mon May 20 13:40:45 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  2.233 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.250 us|  0.250 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadBottomWidth  |        8|        8|         2|          1|          1|     8|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1"   --->   Operation 5 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer20_out, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.53ns)   --->   "%store_ln0 = store i4 0, i4 %j_2"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc50"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = load i4 %j_2" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 9 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.94ns)   --->   "%icmp_ln77 = icmp_eq  i4 %j, i4 8" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 11 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.94ns)   --->   "%j_5 = add i4 %j, i4 1" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 12 'add' 'j_5' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %for.inc50.split, void %for.end55.exitStub" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 13 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.53ns)   --->   "%store_ln77 = store i4 %j_5, i4 %j_2" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 14 'store' 'store_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.53>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln77 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 16 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.23ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %layer20_out, i128 0" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:78]   --->   Operation 17 'write' 'write_ln15' <Predicate = true> <Delay = 2.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 48> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc50" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 18 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 25.000ns, clock uncertainty: 6.750ns.

 <State 1>: 1.484ns
The critical path consists of the following:
	'alloca' operation ('j') [2]  (0.000 ns)
	'load' operation ('j', firmware/nnet_utils/nnet_padding_stream.h:77) on local variable 'j' [7]  (0.000 ns)
	'add' operation ('j', firmware/nnet_utils/nnet_padding_stream.h:77) [10]  (0.946 ns)
	'store' operation ('store_ln77', firmware/nnet_utils/nnet_padding_stream.h:77) of variable 'j', firmware/nnet_utils/nnet_padding_stream.h:77 on local variable 'j' [16]  (0.538 ns)

 <State 2>: 2.233ns
The critical path consists of the following:
	fifo write operation ('write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:78) on port 'layer20_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:78) [15]  (2.233 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
