

================================================================
== Vivado HLS Report for 'kernel_fdtd_2d'
================================================================
* Date:           Tue Aug  7 15:01:53 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       my_version
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.334|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------------+------------+------------+------------+---------+
    |         Latency         |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+---------+
    |  3245651601|  3245651601|  3245651601|  3245651601|   none  |
    +------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------------+------------+----------+-----------+-----------+------+----------+
        |                 |         Latency         | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------------+------------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  3245651600|  3245651600|  64913032|          -|          -|    50|    no    |
        | + Loop 1.1      |        3000|        3000|         3|          -|          -|  1000|    no    |
        | + Loop 1.2      |    16984998|    16984998|     17002|          -|          -|   999|    no    |
        |  ++ Loop 1.2.1  |       17000|       17000|        17|          -|          -|  1000|    no    |
        | + Loop 1.3      |    16985000|    16985000|     16985|          -|          -|  1000|    no    |
        |  ++ Loop 1.3.1  |       16983|       16983|        17|          -|          -|   999|    no    |
        | + Loop 1.4      |    30940029|    30940029|     30971|          -|          -|   999|    no    |
        |  ++ Loop 1.4.1  |       30969|       30969|        31|          -|          -|   999|    no    |
        +-----------------+------------+------------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7)
3 --> 
	4  / (!exitcond6)
	6  / (exitcond6)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / (!exitcond5)
	24  / (exitcond5)
7 --> 
	8  / (!exitcond4)
	6  / (exitcond4)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	7  / true
24 --> 
	25  / (!exitcond3)
	42  / (exitcond3)
25 --> 
	26  / (!exitcond2)
	24  / (exitcond2)
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	25  / true
42 --> 
	43  / (!exitcond1)
	2  / (exitcond1)
43 --> 
	44  / (!exitcond)
	42  / (exitcond)
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	43  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %tmax) nounwind, !map !155"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nx) nounwind, !map !161"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ny) nounwind, !map !165"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %ex) nounwind, !map !169"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %ey) nounwind, !map !175"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %hz) nounwind, !map !179"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([50 x double]* %p_fict_s) nounwind, !map !183"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @kernel_fdtd_2d_str) nounwind"   --->   Operation 81 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.06ns)   --->   "br label %.loopexit" [my_version/fdtd-2d.cpp:169]   --->   Operation 82 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%t = phi i6 [ 0, %0 ], [ %t_1, %.loopexit.loopexit ]"   --->   Operation 83 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.15ns)   --->   "%exitcond7 = icmp eq i6 %t, -14" [my_version/fdtd-2d.cpp:169]   --->   Operation 84 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 85 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.35ns)   --->   "%t_1 = add i6 %t, 1" [my_version/fdtd-2d.cpp:169]   --->   Operation 86 'add' 't_1' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %6, label %.preheader13.preheader" [my_version/fdtd-2d.cpp:169]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp = zext i6 %t to i64" [my_version/fdtd-2d.cpp:172]   --->   Operation 88 'zext' 'tmp' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_fict_addr = getelementptr [50 x double]* %p_fict_s, i64 0, i64 %tmp" [my_version/fdtd-2d.cpp:172]   --->   Operation 89 'getelementptr' 'p_fict_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.06ns)   --->   "br label %.preheader13" [my_version/fdtd-2d.cpp:171]   --->   Operation 90 'br' <Predicate = (!exitcond7)> <Delay = 1.06>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "ret void" [my_version/fdtd-2d.cpp:188]   --->   Operation 91 'ret' <Predicate = (exitcond7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_4, %1 ], [ 0, %.preheader13.preheader ]"   --->   Operation 92 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.29ns)   --->   "%exitcond6 = icmp eq i10 %j, -24" [my_version/fdtd-2d.cpp:171]   --->   Operation 93 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 94 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.41ns)   --->   "%j_4 = add i10 %j, 1" [my_version/fdtd-2d.cpp:171]   --->   Operation 95 'add' 'j_4' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader12.preheader, label %1" [my_version/fdtd-2d.cpp:171]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [2/2] (2.66ns)   --->   "%p_fict_load = load double* %p_fict_addr, align 8" [my_version/fdtd-2d.cpp:172]   --->   Operation 97 'load' 'p_fict_load' <Predicate = (!exitcond6)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_3 : Operation 98 [1/1] (1.06ns)   --->   "br label %.preheader12" [my_version/fdtd-2d.cpp:174]   --->   Operation 98 'br' <Predicate = (exitcond6)> <Delay = 1.06>

State 4 <SV = 3> <Delay = 5.32>
ST_4 : Operation 99 [1/2] (2.66ns)   --->   "%p_fict_load = load double* %p_fict_addr, align 8" [my_version/fdtd-2d.cpp:172]   --->   Operation 99 'load' 'p_fict_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %j to i64" [my_version/fdtd-2d.cpp:172]   --->   Operation 100 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%ey_addr = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_s" [my_version/fdtd-2d.cpp:172]   --->   Operation 101 'getelementptr' 'ey_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [2/2] (2.66ns)   --->   "store double %p_fict_load, double* %ey_addr, align 8" [my_version/fdtd-2d.cpp:172]   --->   Operation 102 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 103 [1/2] (2.66ns)   --->   "store double %p_fict_load, double* %ey_addr, align 8" [my_version/fdtd-2d.cpp:172]   --->   Operation 103 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "br label %.preheader13" [my_version/fdtd-2d.cpp:171]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 7.20>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%i = phi i10 [ %i_3, %3 ], [ 1, %.preheader12.preheader ]"   --->   Operation 105 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.29ns)   --->   "%exitcond5 = icmp eq i10 %i, -24" [my_version/fdtd-2d.cpp:174]   --->   Operation 106 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind"   --->   Operation 107 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader10.preheader, label %.preheader11.preheader" [my_version/fdtd-2d.cpp:174]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i10 %i to i20" [my_version/fdtd-2d.cpp:176]   --->   Operation 109 'zext' 'tmp_1_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (5.79ns)   --->   "%tmp_1 = mul i20 %tmp_1_cast, 1000" [my_version/fdtd-2d.cpp:176]   --->   Operation 110 'mul' 'tmp_1' <Predicate = (!exitcond5)> <Delay = 5.79> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 111 [1/1] (1.41ns)   --->   "%tmp_2 = add i10 %i, -1" [my_version/fdtd-2d.cpp:176]   --->   Operation 111 'add' 'tmp_2' <Predicate = (!exitcond5)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i10 %tmp_2 to i20" [my_version/fdtd-2d.cpp:176]   --->   Operation 112 'zext' 'tmp_3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (5.79ns)   --->   "%tmp_3 = mul i20 %tmp_3_cast, 1000" [my_version/fdtd-2d.cpp:176]   --->   Operation 113 'mul' 'tmp_3' <Predicate = (!exitcond5)> <Delay = 5.79> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 114 [1/1] (1.06ns)   --->   "br label %.preheader11" [my_version/fdtd-2d.cpp:175]   --->   Operation 114 'br' <Predicate = (!exitcond5)> <Delay = 1.06>
ST_6 : Operation 115 [1/1] (1.06ns)   --->   "br label %.preheader10"   --->   Operation 115 'br' <Predicate = (exitcond5)> <Delay = 1.06>

State 7 <SV = 4> <Delay = 4.22>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%j_1 = phi i10 [ %j_5, %2 ], [ 0, %.preheader11.preheader ]"   --->   Operation 116 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (1.29ns)   --->   "%exitcond4 = icmp eq i10 %j_1, -24" [my_version/fdtd-2d.cpp:175]   --->   Operation 117 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 118 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (1.41ns)   --->   "%j_5 = add i10 %j_1, 1" [my_version/fdtd-2d.cpp:175]   --->   Operation 119 'add' 'j_5' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %3, label %2" [my_version/fdtd-2d.cpp:175]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i10 %j_1 to i20" [my_version/fdtd-2d.cpp:176]   --->   Operation 121 'zext' 'tmp_5_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (1.56ns)   --->   "%tmp_4 = add i20 %tmp_5_cast, %tmp_1" [my_version/fdtd-2d.cpp:176]   --->   Operation 122 'add' 'tmp_4' <Predicate = (!exitcond4)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_33_cast = zext i20 %tmp_4 to i64" [my_version/fdtd-2d.cpp:176]   --->   Operation 123 'zext' 'tmp_33_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%ey_addr_1 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_33_cast" [my_version/fdtd-2d.cpp:176]   --->   Operation 124 'getelementptr' 'ey_addr_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%hz_addr = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_33_cast" [my_version/fdtd-2d.cpp:176]   --->   Operation 125 'getelementptr' 'hz_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (1.56ns)   --->   "%tmp_5 = add i20 %tmp_5_cast, %tmp_3" [my_version/fdtd-2d.cpp:176]   --->   Operation 126 'add' 'tmp_5' <Predicate = (!exitcond4)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i20 %tmp_5 to i64" [my_version/fdtd-2d.cpp:176]   --->   Operation 127 'zext' 'tmp_34_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%hz_addr_1 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_34_cast" [my_version/fdtd-2d.cpp:176]   --->   Operation 128 'getelementptr' 'hz_addr_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 129 [4/4] (2.66ns)   --->   "%hz_load = load double* %hz_addr, align 8" [my_version/fdtd-2d.cpp:176]   --->   Operation 129 'load' 'hz_load' <Predicate = (!exitcond4)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_7 : Operation 130 [4/4] (2.66ns)   --->   "%hz_load_1 = load double* %hz_addr_1, align 8" [my_version/fdtd-2d.cpp:176]   --->   Operation 130 'load' 'hz_load_1' <Predicate = (!exitcond4)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_7 : Operation 131 [1/1] (1.41ns)   --->   "%i_3 = add i10 %i, 1" [my_version/fdtd-2d.cpp:174]   --->   Operation 131 'add' 'i_3' <Predicate = (exitcond4)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "br label %.preheader12" [my_version/fdtd-2d.cpp:174]   --->   Operation 132 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 2.66>
ST_8 : Operation 133 [3/4] (2.66ns)   --->   "%hz_load = load double* %hz_addr, align 8" [my_version/fdtd-2d.cpp:176]   --->   Operation 133 'load' 'hz_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_8 : Operation 134 [3/4] (2.66ns)   --->   "%hz_load_1 = load double* %hz_addr_1, align 8" [my_version/fdtd-2d.cpp:176]   --->   Operation 134 'load' 'hz_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 9 <SV = 6> <Delay = 2.66>
ST_9 : Operation 135 [2/4] (2.66ns)   --->   "%hz_load = load double* %hz_addr, align 8" [my_version/fdtd-2d.cpp:176]   --->   Operation 135 'load' 'hz_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_9 : Operation 136 [2/4] (2.66ns)   --->   "%hz_load_1 = load double* %hz_addr_1, align 8" [my_version/fdtd-2d.cpp:176]   --->   Operation 136 'load' 'hz_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 10 <SV = 7> <Delay = 2.66>
ST_10 : Operation 137 [1/4] (2.66ns)   --->   "%hz_load = load double* %hz_addr, align 8" [my_version/fdtd-2d.cpp:176]   --->   Operation 137 'load' 'hz_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_10 : Operation 138 [1/4] (2.66ns)   --->   "%hz_load_1 = load double* %hz_addr_1, align 8" [my_version/fdtd-2d.cpp:176]   --->   Operation 138 'load' 'hz_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 11 <SV = 8> <Delay = 6.91>
ST_11 : Operation 139 [5/5] (6.91ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [my_version/fdtd-2d.cpp:176]   --->   Operation 139 'dsub' 'in_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 6.91>
ST_12 : Operation 140 [4/5] (6.91ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [my_version/fdtd-2d.cpp:176]   --->   Operation 140 'dsub' 'in_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 6.91>
ST_13 : Operation 141 [4/4] (2.66ns)   --->   "%ey_load = load double* %ey_addr_1, align 8" [my_version/fdtd-2d.cpp:176]   --->   Operation 141 'load' 'ey_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_13 : Operation 142 [3/5] (6.91ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [my_version/fdtd-2d.cpp:176]   --->   Operation 142 'dsub' 'in_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 6.91>
ST_14 : Operation 143 [3/4] (2.66ns)   --->   "%ey_load = load double* %ey_addr_1, align 8" [my_version/fdtd-2d.cpp:176]   --->   Operation 143 'load' 'ey_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_14 : Operation 144 [2/5] (6.91ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [my_version/fdtd-2d.cpp:176]   --->   Operation 144 'dsub' 'in_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 6.91>
ST_15 : Operation 145 [2/4] (2.66ns)   --->   "%ey_load = load double* %ey_addr_1, align 8" [my_version/fdtd-2d.cpp:176]   --->   Operation 145 'load' 'ey_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_15 : Operation 146 [1/5] (6.91ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [my_version/fdtd-2d.cpp:176]   --->   Operation 146 'dsub' 'in_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 5.66>
ST_16 : Operation 147 [1/4] (2.66ns)   --->   "%ey_load = load double* %ey_addr_1, align 8" [my_version/fdtd-2d.cpp:176]   --->   Operation 147 'load' 'ey_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_assign to i64" [my_version/fdtd-2d.cpp:45->my_version/fdtd-2d.cpp:89->my_version/fdtd-2d.cpp:176]   --->   Operation 148 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [my_version/fdtd-2d.cpp:46->my_version/fdtd-2d.cpp:89->my_version/fdtd-2d.cpp:176]   --->   Operation 149 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%new_exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [my_version/fdtd-2d.cpp:47->my_version/fdtd-2d.cpp:89->my_version/fdtd-2d.cpp:176]   --->   Operation 150 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i64 %p_Val2_s to i52" [my_version/fdtd-2d.cpp:48->my_version/fdtd-2d.cpp:89->my_version/fdtd-2d.cpp:176]   --->   Operation 151 'trunc' 'new_mant_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%xf_V_4_i_cast = zext i52 %new_mant_V to i53" [my_version/fdtd-2d.cpp:94->my_version/fdtd-2d.cpp:176]   --->   Operation 152 'zext' 'xf_V_4_i_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (1.32ns)   --->   "%tmp_i = icmp eq i11 %new_exp_V, -1" [my_version/fdtd-2d.cpp:97->my_version/fdtd-2d.cpp:176]   --->   Operation 153 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [1/1] (1.32ns)   --->   "%tmp_1_i = icmp eq i11 %new_exp_V, 0" [my_version/fdtd-2d.cpp:98->my_version/fdtd-2d.cpp:176]   --->   Operation 154 'icmp' 'tmp_1_i' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 155 [1/1] (1.42ns)   --->   "%new_exp_V_1 = add i11 -1, %new_exp_V" [my_version/fdtd-2d.cpp:101->my_version/fdtd-2d.cpp:176]   --->   Operation 155 'add' 'new_exp_V_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_new_exp_V_1_i = select i1 %tmp_i, i11 -1, i11 0" [my_version/fdtd-2d.cpp:71->my_version/fdtd-2d.cpp:122->my_version/fdtd-2d.cpp:176]   --->   Operation 156 'select' 'p_new_exp_V_1_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_6 = or i1 %tmp_i, %tmp_1_i" [my_version/fdtd-2d.cpp:71->my_version/fdtd-2d.cpp:122->my_version/fdtd-2d.cpp:176]   --->   Operation 157 'or' 'tmp_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_6, i11 %p_new_exp_V_1_i, i11 %new_exp_V_1" [my_version/fdtd-2d.cpp:71->my_version/fdtd-2d.cpp:122->my_version/fdtd-2d.cpp:176]   --->   Operation 158 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)" [my_version/fdtd-2d.cpp:106->my_version/fdtd-2d.cpp:176]   --->   Operation 159 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (1.29ns)   --->   "%icmp = icmp ne i10 %tmp_11, 0" [my_version/fdtd-2d.cpp:106->my_version/fdtd-2d.cpp:176]   --->   Operation 160 'icmp' 'icmp' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_7 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 53)" [my_version/fdtd-2d.cpp:108->my_version/fdtd-2d.cpp:176]   --->   Operation 161 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (1.00ns)   --->   "%shift_V_i_cast = sub i2 -2, %tmp_7" [my_version/fdtd-2d.cpp:108->my_version/fdtd-2d.cpp:176]   --->   Operation 162 'sub' 'shift_V_i_cast' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node p_0274_2_i)   --->   "%p_shift_V_i = zext i1 %tmp_1_i to i2" [my_version/fdtd-2d.cpp:98->my_version/fdtd-2d.cpp:176]   --->   Operation 163 'zext' 'p_shift_V_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node p_0274_2_i)   --->   "%tmp_9 = or i1 %tmp_1_i, %icmp" [my_version/fdtd-2d.cpp:98->my_version/fdtd-2d.cpp:176]   --->   Operation 164 'or' 'tmp_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (0.62ns) (out node of the LUT)   --->   "%p_0274_2_i = select i1 %tmp_9, i2 %p_shift_V_i, i2 %shift_V_i_cast" [my_version/fdtd-2d.cpp:98->my_version/fdtd-2d.cpp:176]   --->   Operation 165 'select' 'p_0274_2_i' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_2_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %new_mant_V) nounwind" [my_version/fdtd-2d.cpp:114->my_version/fdtd-2d.cpp:176]   --->   Operation 166 'bitconcatenate' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.70ns)   --->   "%xf_V = select i1 %tmp_1_i, i53 %xf_V_4_i_cast, i53 %tmp_2_i" [my_version/fdtd-2d.cpp:98->my_version/fdtd-2d.cpp:176]   --->   Operation 167 'select' 'xf_V' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%p_i_cast = zext i53 %xf_V to i55" [my_version/fdtd-2d.cpp:98->my_version/fdtd-2d.cpp:176]   --->   Operation 168 'zext' 'p_i_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (1.32ns)   --->   "%tmp_8_i = icmp ult i11 %new_exp_V, 3" [my_version/fdtd-2d.cpp:115->my_version/fdtd-2d.cpp:176]   --->   Operation 169 'icmp' 'tmp_8_i' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%tmp_9_i = zext i2 %p_0274_2_i to i55" [my_version/fdtd-2d.cpp:116->my_version/fdtd-2d.cpp:176]   --->   Operation 170 'zext' 'tmp_9_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%tmp_9_i_cast = zext i2 %p_0274_2_i to i53" [my_version/fdtd-2d.cpp:116->my_version/fdtd-2d.cpp:176]   --->   Operation 171 'zext' 'tmp_9_i_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%r_V = lshr i53 %xf_V, %tmp_9_i_cast" [my_version/fdtd-2d.cpp:116->my_version/fdtd-2d.cpp:176]   --->   Operation 172 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%r_V_1 = shl i55 %p_i_cast, %tmp_9_i" [my_version/fdtd-2d.cpp:118->my_version/fdtd-2d.cpp:176]   --->   Operation 173 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%tmp_13 = trunc i53 %r_V to i52" [my_version/fdtd-2d.cpp:115->my_version/fdtd-2d.cpp:176]   --->   Operation 174 'trunc' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%tmp_14 = trunc i55 %r_V_1 to i52" [my_version/fdtd-2d.cpp:115->my_version/fdtd-2d.cpp:176]   --->   Operation 175 'trunc' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (2.92ns) (out node of the LUT)   --->   "%new_mant_V_1 = select i1 %tmp_8_i, i52 %tmp_13, i52 %tmp_14" [my_version/fdtd-2d.cpp:115->my_version/fdtd-2d.cpp:176]   --->   Operation 176 'select' 'new_mant_V_1' <Predicate = true> <Delay = 2.92> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 177 [1/1] (0.70ns) (out node of the LUT)   --->   "%new_mant_V_6 = select i1 %tmp_i, i52 %new_mant_V, i52 %new_mant_V_1" [my_version/fdtd-2d.cpp:71->my_version/fdtd-2d.cpp:122->my_version/fdtd-2d.cpp:176]   --->   Operation 177 'select' 'new_mant_V_6' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 14> <Delay = 6.91>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %new_mant_V_6) nounwind" [my_version/fdtd-2d.cpp:72->my_version/fdtd-2d.cpp:122->my_version/fdtd-2d.cpp:176]   --->   Operation 178 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_s to double" [my_version/fdtd-2d.cpp:73->my_version/fdtd-2d.cpp:122->my_version/fdtd-2d.cpp:176]   --->   Operation 179 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 180 [5/5] (6.91ns)   --->   "%tmp_8 = fsub double %ey_load, %out" [my_version/fdtd-2d.cpp:176]   --->   Operation 180 'dsub' 'tmp_8' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 6.91>
ST_18 : Operation 181 [4/5] (6.91ns)   --->   "%tmp_8 = fsub double %ey_load, %out" [my_version/fdtd-2d.cpp:176]   --->   Operation 181 'dsub' 'tmp_8' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 6.91>
ST_19 : Operation 182 [3/5] (6.91ns)   --->   "%tmp_8 = fsub double %ey_load, %out" [my_version/fdtd-2d.cpp:176]   --->   Operation 182 'dsub' 'tmp_8' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 6.91>
ST_20 : Operation 183 [2/5] (6.91ns)   --->   "%tmp_8 = fsub double %ey_load, %out" [my_version/fdtd-2d.cpp:176]   --->   Operation 183 'dsub' 'tmp_8' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 6.91>
ST_21 : Operation 184 [1/5] (6.91ns)   --->   "%tmp_8 = fsub double %ey_load, %out" [my_version/fdtd-2d.cpp:176]   --->   Operation 184 'dsub' 'tmp_8' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 2.66>
ST_22 : Operation 185 [2/2] (2.66ns)   --->   "store double %tmp_8, double* %ey_addr_1, align 8" [my_version/fdtd-2d.cpp:176]   --->   Operation 185 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 23 <SV = 20> <Delay = 2.66>
ST_23 : Operation 186 [1/2] (2.66ns)   --->   "store double %tmp_8, double* %ey_addr_1, align 8" [my_version/fdtd-2d.cpp:176]   --->   Operation 186 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "br label %.preheader11" [my_version/fdtd-2d.cpp:175]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 4> <Delay = 1.56>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%i_1 = phi i10 [ %i_5, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]"   --->   Operation 188 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%phi_mul = phi i20 [ %next_mul, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]"   --->   Operation 189 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (1.56ns)   --->   "%next_mul = add i20 %phi_mul, 1000"   --->   Operation 190 'add' 'next_mul' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 191 [1/1] (1.29ns)   --->   "%exitcond3 = icmp eq i10 %i_1, -24" [my_version/fdtd-2d.cpp:178]   --->   Operation 191 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 192 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (1.41ns)   --->   "%i_5 = add i10 %i_1, 1" [my_version/fdtd-2d.cpp:178]   --->   Operation 193 'add' 'i_5' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader8.preheader, label %.preheader9.preheader" [my_version/fdtd-2d.cpp:178]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (1.06ns)   --->   "br label %.preheader9" [my_version/fdtd-2d.cpp:179]   --->   Operation 195 'br' <Predicate = (!exitcond3)> <Delay = 1.06>
ST_24 : Operation 196 [1/1] (1.06ns)   --->   "br label %.preheader8"   --->   Operation 196 'br' <Predicate = (exitcond3)> <Delay = 1.06>

State 25 <SV = 5> <Delay = 5.64>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%j_2 = phi i10 [ %j_6, %4 ], [ 1, %.preheader9.preheader ]"   --->   Operation 197 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (1.29ns)   --->   "%exitcond2 = icmp eq i10 %j_2, -24" [my_version/fdtd-2d.cpp:179]   --->   Operation 198 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind"   --->   Operation 199 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader10.loopexit, label %4" [my_version/fdtd-2d.cpp:179]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i10 %j_2 to i20" [my_version/fdtd-2d.cpp:180]   --->   Operation 201 'zext' 'tmp_11_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_25 : Operation 202 [1/1] (1.56ns)   --->   "%tmp_15 = add i20 %tmp_11_cast, %phi_mul" [my_version/fdtd-2d.cpp:180]   --->   Operation 202 'add' 'tmp_15' <Predicate = (!exitcond2)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i20 %tmp_15 to i64" [my_version/fdtd-2d.cpp:180]   --->   Operation 203 'zext' 'tmp_37_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%ex_addr = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_37_cast" [my_version/fdtd-2d.cpp:180]   --->   Operation 204 'getelementptr' 'ex_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%hz_addr_2 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_37_cast" [my_version/fdtd-2d.cpp:180]   --->   Operation 205 'getelementptr' 'hz_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_25 : Operation 206 [4/4] (2.66ns)   --->   "%hz_load_2 = load double* %hz_addr_2, align 8" [my_version/fdtd-2d.cpp:180]   --->   Operation 206 'load' 'hz_load_2' <Predicate = (!exitcond2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_25 : Operation 207 [1/1] (1.41ns)   --->   "%tmp_12 = add i10 -1, %j_2" [my_version/fdtd-2d.cpp:180]   --->   Operation 207 'add' 'tmp_12' <Predicate = (!exitcond2)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i10 %tmp_12 to i20" [my_version/fdtd-2d.cpp:180]   --->   Operation 208 'zext' 'tmp_13_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (1.56ns)   --->   "%tmp_17 = add i20 %tmp_13_cast, %phi_mul" [my_version/fdtd-2d.cpp:180]   --->   Operation 209 'add' 'tmp_17' <Predicate = (!exitcond2)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i20 %tmp_17 to i64" [my_version/fdtd-2d.cpp:180]   --->   Operation 210 'zext' 'tmp_38_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_25 : Operation 211 [1/1] (0.00ns)   --->   "%hz_addr_3 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_38_cast" [my_version/fdtd-2d.cpp:180]   --->   Operation 211 'getelementptr' 'hz_addr_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_25 : Operation 212 [4/4] (2.66ns)   --->   "%hz_load_3 = load double* %hz_addr_3, align 8" [my_version/fdtd-2d.cpp:180]   --->   Operation 212 'load' 'hz_load_3' <Predicate = (!exitcond2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_25 : Operation 213 [1/1] (1.41ns)   --->   "%j_6 = add i10 1, %j_2" [my_version/fdtd-2d.cpp:179]   --->   Operation 213 'add' 'j_6' <Predicate = (!exitcond2)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 214 [1/1] (0.00ns)   --->   "br label %.preheader10"   --->   Operation 214 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 26 <SV = 6> <Delay = 2.66>
ST_26 : Operation 215 [3/4] (2.66ns)   --->   "%hz_load_2 = load double* %hz_addr_2, align 8" [my_version/fdtd-2d.cpp:180]   --->   Operation 215 'load' 'hz_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_26 : Operation 216 [3/4] (2.66ns)   --->   "%hz_load_3 = load double* %hz_addr_3, align 8" [my_version/fdtd-2d.cpp:180]   --->   Operation 216 'load' 'hz_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 27 <SV = 7> <Delay = 2.66>
ST_27 : Operation 217 [2/4] (2.66ns)   --->   "%hz_load_2 = load double* %hz_addr_2, align 8" [my_version/fdtd-2d.cpp:180]   --->   Operation 217 'load' 'hz_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_27 : Operation 218 [2/4] (2.66ns)   --->   "%hz_load_3 = load double* %hz_addr_3, align 8" [my_version/fdtd-2d.cpp:180]   --->   Operation 218 'load' 'hz_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 28 <SV = 8> <Delay = 2.66>
ST_28 : Operation 219 [1/4] (2.66ns)   --->   "%hz_load_2 = load double* %hz_addr_2, align 8" [my_version/fdtd-2d.cpp:180]   --->   Operation 219 'load' 'hz_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_28 : Operation 220 [1/4] (2.66ns)   --->   "%hz_load_3 = load double* %hz_addr_3, align 8" [my_version/fdtd-2d.cpp:180]   --->   Operation 220 'load' 'hz_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 29 <SV = 9> <Delay = 6.91>
ST_29 : Operation 221 [5/5] (6.91ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [my_version/fdtd-2d.cpp:180]   --->   Operation 221 'dsub' 'in_assign_1' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 10> <Delay = 6.91>
ST_30 : Operation 222 [4/5] (6.91ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [my_version/fdtd-2d.cpp:180]   --->   Operation 222 'dsub' 'in_assign_1' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 11> <Delay = 6.91>
ST_31 : Operation 223 [4/4] (2.66ns)   --->   "%ex_load = load double* %ex_addr, align 8" [my_version/fdtd-2d.cpp:180]   --->   Operation 223 'load' 'ex_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_31 : Operation 224 [3/5] (6.91ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [my_version/fdtd-2d.cpp:180]   --->   Operation 224 'dsub' 'in_assign_1' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 12> <Delay = 6.91>
ST_32 : Operation 225 [3/4] (2.66ns)   --->   "%ex_load = load double* %ex_addr, align 8" [my_version/fdtd-2d.cpp:180]   --->   Operation 225 'load' 'ex_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_32 : Operation 226 [2/5] (6.91ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [my_version/fdtd-2d.cpp:180]   --->   Operation 226 'dsub' 'in_assign_1' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 13> <Delay = 6.91>
ST_33 : Operation 227 [2/4] (2.66ns)   --->   "%ex_load = load double* %ex_addr, align 8" [my_version/fdtd-2d.cpp:180]   --->   Operation 227 'load' 'ex_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_33 : Operation 228 [1/5] (6.91ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [my_version/fdtd-2d.cpp:180]   --->   Operation 228 'dsub' 'in_assign_1' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 14> <Delay = 5.66>
ST_34 : Operation 229 [1/4] (2.66ns)   --->   "%ex_load = load double* %ex_addr, align 8" [my_version/fdtd-2d.cpp:180]   --->   Operation 229 'load' 'ex_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_34 : Operation 230 [1/1] (0.00ns)   --->   "%p_Val2_1 = bitcast double %in_assign_1 to i64" [my_version/fdtd-2d.cpp:45->my_version/fdtd-2d.cpp:89->my_version/fdtd-2d.cpp:180]   --->   Operation 230 'bitcast' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 231 [1/1] (0.00ns)   --->   "%p_Repl2_5 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_1, i32 63)" [my_version/fdtd-2d.cpp:46->my_version/fdtd-2d.cpp:89->my_version/fdtd-2d.cpp:180]   --->   Operation 231 'bitselect' 'p_Repl2_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 232 [1/1] (0.00ns)   --->   "%new_exp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_1, i32 52, i32 62) nounwind" [my_version/fdtd-2d.cpp:47->my_version/fdtd-2d.cpp:89->my_version/fdtd-2d.cpp:180]   --->   Operation 232 'partselect' 'new_exp_V_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 233 [1/1] (0.00ns)   --->   "%new_mant_V_4 = trunc i64 %p_Val2_1 to i52" [my_version/fdtd-2d.cpp:48->my_version/fdtd-2d.cpp:89->my_version/fdtd-2d.cpp:180]   --->   Operation 233 'trunc' 'new_mant_V_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 234 [1/1] (0.00ns)   --->   "%xf_V_4_i5_cast = zext i52 %new_mant_V_4 to i53" [my_version/fdtd-2d.cpp:94->my_version/fdtd-2d.cpp:180]   --->   Operation 234 'zext' 'xf_V_4_i5_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 235 [1/1] (1.32ns)   --->   "%tmp_i6 = icmp eq i11 %new_exp_V_2, -1" [my_version/fdtd-2d.cpp:97->my_version/fdtd-2d.cpp:180]   --->   Operation 235 'icmp' 'tmp_i6' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 236 [1/1] (1.32ns)   --->   "%tmp_1_i7 = icmp eq i11 %new_exp_V_2, 0" [my_version/fdtd-2d.cpp:98->my_version/fdtd-2d.cpp:180]   --->   Operation 236 'icmp' 'tmp_1_i7' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 237 [1/1] (1.42ns)   --->   "%new_exp_V_3 = add i11 -1, %new_exp_V_2" [my_version/fdtd-2d.cpp:101->my_version/fdtd-2d.cpp:180]   --->   Operation 237 'add' 'new_exp_V_3' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4)   --->   "%p_new_exp_V_1_i9 = select i1 %tmp_i6, i11 -1, i11 0" [my_version/fdtd-2d.cpp:71->my_version/fdtd-2d.cpp:122->my_version/fdtd-2d.cpp:180]   --->   Operation 238 'select' 'p_new_exp_V_1_i9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4)   --->   "%tmp_18 = or i1 %tmp_i6, %tmp_1_i7" [my_version/fdtd-2d.cpp:71->my_version/fdtd-2d.cpp:122->my_version/fdtd-2d.cpp:180]   --->   Operation 239 'or' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 240 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_4 = select i1 %tmp_18, i11 %p_new_exp_V_1_i9, i11 %new_exp_V_3" [my_version/fdtd-2d.cpp:71->my_version/fdtd-2d.cpp:122->my_version/fdtd-2d.cpp:180]   --->   Operation 240 'select' 'p_Repl2_4' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_25 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_1, i32 53, i32 62)" [my_version/fdtd-2d.cpp:106->my_version/fdtd-2d.cpp:180]   --->   Operation 241 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 242 [1/1] (1.29ns)   --->   "%icmp5 = icmp ne i10 %tmp_25, 0" [my_version/fdtd-2d.cpp:106->my_version/fdtd-2d.cpp:180]   --->   Operation 242 'icmp' 'icmp5' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_24 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_1, i32 52, i32 53)" [my_version/fdtd-2d.cpp:108->my_version/fdtd-2d.cpp:180]   --->   Operation 243 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 244 [1/1] (1.00ns)   --->   "%shift_V_i12_cast = sub i2 -2, %tmp_24" [my_version/fdtd-2d.cpp:108->my_version/fdtd-2d.cpp:180]   --->   Operation 244 'sub' 'shift_V_i12_cast' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node p_0274_2_i1)   --->   "%p_shift_V_i1 = zext i1 %tmp_1_i7 to i2" [my_version/fdtd-2d.cpp:98->my_version/fdtd-2d.cpp:180]   --->   Operation 245 'zext' 'p_shift_V_i1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node p_0274_2_i1)   --->   "%tmp_26 = or i1 %tmp_1_i7, %icmp5" [my_version/fdtd-2d.cpp:98->my_version/fdtd-2d.cpp:180]   --->   Operation 246 'or' 'tmp_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 247 [1/1] (0.62ns) (out node of the LUT)   --->   "%p_0274_2_i1 = select i1 %tmp_26, i2 %p_shift_V_i1, i2 %shift_V_i12_cast" [my_version/fdtd-2d.cpp:98->my_version/fdtd-2d.cpp:180]   --->   Operation 247 'select' 'p_0274_2_i1' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_2_i1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %new_mant_V_4) nounwind" [my_version/fdtd-2d.cpp:114->my_version/fdtd-2d.cpp:180]   --->   Operation 248 'bitconcatenate' 'tmp_2_i1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 249 [1/1] (0.70ns)   --->   "%xf_V_3 = select i1 %tmp_1_i7, i53 %xf_V_4_i5_cast, i53 %tmp_2_i1" [my_version/fdtd-2d.cpp:98->my_version/fdtd-2d.cpp:180]   --->   Operation 249 'select' 'xf_V_3' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_3)   --->   "%p_i17_cast = zext i53 %xf_V_3 to i55" [my_version/fdtd-2d.cpp:98->my_version/fdtd-2d.cpp:180]   --->   Operation 250 'zext' 'p_i17_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 251 [1/1] (1.32ns)   --->   "%tmp_8_i1 = icmp ult i11 %new_exp_V_2, 3" [my_version/fdtd-2d.cpp:115->my_version/fdtd-2d.cpp:180]   --->   Operation 251 'icmp' 'tmp_8_i1' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_3)   --->   "%tmp_9_i1 = zext i2 %p_0274_2_i1 to i55" [my_version/fdtd-2d.cpp:116->my_version/fdtd-2d.cpp:180]   --->   Operation 252 'zext' 'tmp_9_i1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_3)   --->   "%tmp_9_i19_cast = zext i2 %p_0274_2_i1 to i53" [my_version/fdtd-2d.cpp:116->my_version/fdtd-2d.cpp:180]   --->   Operation 253 'zext' 'tmp_9_i19_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_3)   --->   "%r_V_2 = lshr i53 %xf_V_3, %tmp_9_i19_cast" [my_version/fdtd-2d.cpp:116->my_version/fdtd-2d.cpp:180]   --->   Operation 254 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_3)   --->   "%r_V_3 = shl i55 %p_i17_cast, %tmp_9_i1" [my_version/fdtd-2d.cpp:118->my_version/fdtd-2d.cpp:180]   --->   Operation 255 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_3)   --->   "%tmp_27 = trunc i53 %r_V_2 to i52" [my_version/fdtd-2d.cpp:115->my_version/fdtd-2d.cpp:180]   --->   Operation 256 'trunc' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_3)   --->   "%tmp_28 = trunc i55 %r_V_3 to i52" [my_version/fdtd-2d.cpp:115->my_version/fdtd-2d.cpp:180]   --->   Operation 257 'trunc' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 258 [1/1] (2.92ns) (out node of the LUT)   --->   "%new_mant_V_3 = select i1 %tmp_8_i1, i52 %tmp_27, i52 %tmp_28" [my_version/fdtd-2d.cpp:115->my_version/fdtd-2d.cpp:180]   --->   Operation 258 'select' 'new_mant_V_3' <Predicate = true> <Delay = 2.92> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 259 [1/1] (0.70ns) (out node of the LUT)   --->   "%new_mant_V_7 = select i1 %tmp_i6, i52 %new_mant_V_4, i52 %new_mant_V_3" [my_version/fdtd-2d.cpp:71->my_version/fdtd-2d.cpp:122->my_version/fdtd-2d.cpp:180]   --->   Operation 259 'select' 'new_mant_V_7' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 35 <SV = 15> <Delay = 6.91>
ST_35 : Operation 260 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_5, i11 %p_Repl2_4, i52 %new_mant_V_7) nounwind" [my_version/fdtd-2d.cpp:72->my_version/fdtd-2d.cpp:122->my_version/fdtd-2d.cpp:180]   --->   Operation 260 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 261 [1/1] (0.00ns)   --->   "%out_1 = bitcast i64 %p_Result_1 to double" [my_version/fdtd-2d.cpp:73->my_version/fdtd-2d.cpp:122->my_version/fdtd-2d.cpp:180]   --->   Operation 261 'bitcast' 'out_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 262 [5/5] (6.91ns)   --->   "%tmp_16 = fsub double %ex_load, %out_1" [my_version/fdtd-2d.cpp:180]   --->   Operation 262 'dsub' 'tmp_16' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 16> <Delay = 6.91>
ST_36 : Operation 263 [4/5] (6.91ns)   --->   "%tmp_16 = fsub double %ex_load, %out_1" [my_version/fdtd-2d.cpp:180]   --->   Operation 263 'dsub' 'tmp_16' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 17> <Delay = 6.91>
ST_37 : Operation 264 [3/5] (6.91ns)   --->   "%tmp_16 = fsub double %ex_load, %out_1" [my_version/fdtd-2d.cpp:180]   --->   Operation 264 'dsub' 'tmp_16' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 18> <Delay = 6.91>
ST_38 : Operation 265 [2/5] (6.91ns)   --->   "%tmp_16 = fsub double %ex_load, %out_1" [my_version/fdtd-2d.cpp:180]   --->   Operation 265 'dsub' 'tmp_16' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 19> <Delay = 6.91>
ST_39 : Operation 266 [1/5] (6.91ns)   --->   "%tmp_16 = fsub double %ex_load, %out_1" [my_version/fdtd-2d.cpp:180]   --->   Operation 266 'dsub' 'tmp_16' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 20> <Delay = 2.66>
ST_40 : Operation 267 [2/2] (2.66ns)   --->   "store double %tmp_16, double* %ex_addr, align 8" [my_version/fdtd-2d.cpp:180]   --->   Operation 267 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 41 <SV = 21> <Delay = 2.66>
ST_41 : Operation 268 [1/2] (2.66ns)   --->   "store double %tmp_16, double* %ex_addr, align 8" [my_version/fdtd-2d.cpp:180]   --->   Operation 268 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_41 : Operation 269 [1/1] (0.00ns)   --->   "br label %.preheader9" [my_version/fdtd-2d.cpp:179]   --->   Operation 269 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 5> <Delay = 7.20>
ST_42 : Operation 270 [1/1] (0.00ns)   --->   "%i_2 = phi i10 [ %i_4, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]"   --->   Operation 270 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 271 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i20 [ %next_mul2, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]"   --->   Operation 271 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 272 [1/1] (1.56ns)   --->   "%next_mul2 = add i20 %phi_mul1, 1000"   --->   Operation 272 'add' 'next_mul2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 273 [1/1] (1.29ns)   --->   "%exitcond1 = icmp eq i10 %i_2, -25" [my_version/fdtd-2d.cpp:182]   --->   Operation 273 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 274 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind"   --->   Operation 274 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 275 [1/1] (1.41ns)   --->   "%i_4 = add i10 %i_2, 1" [my_version/fdtd-2d.cpp:184]   --->   Operation 275 'add' 'i_4' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 276 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader" [my_version/fdtd-2d.cpp:182]   --->   Operation 276 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i10 %i_4 to i20" [my_version/fdtd-2d.cpp:184]   --->   Operation 277 'zext' 'tmp_10_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_42 : Operation 278 [1/1] (5.79ns)   --->   "%tmp_10 = mul i20 %tmp_10_cast, 1000" [my_version/fdtd-2d.cpp:184]   --->   Operation 278 'mul' 'tmp_10' <Predicate = (!exitcond1)> <Delay = 5.79> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 279 [1/1] (1.06ns)   --->   "br label %.preheader" [my_version/fdtd-2d.cpp:183]   --->   Operation 279 'br' <Predicate = (!exitcond1)> <Delay = 1.06>
ST_42 : Operation 280 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 280 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 43 <SV = 6> <Delay = 5.64>
ST_43 : Operation 281 [1/1] (0.00ns)   --->   "%j_3 = phi i10 [ %j_7, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 281 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 282 [1/1] (1.29ns)   --->   "%exitcond = icmp eq i10 %j_3, -25" [my_version/fdtd-2d.cpp:183]   --->   Operation 282 'icmp' 'exitcond' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 283 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind"   --->   Operation 283 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 284 [1/1] (1.41ns)   --->   "%j_7 = add i10 %j_3, 1" [my_version/fdtd-2d.cpp:184]   --->   Operation 284 'add' 'j_7' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 285 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader8.loopexit, label %5" [my_version/fdtd-2d.cpp:183]   --->   Operation 285 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i10 %j_3 to i20" [my_version/fdtd-2d.cpp:184]   --->   Operation 286 'zext' 'tmp_17_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_43 : Operation 287 [1/1] (1.56ns)   --->   "%tmp_29 = add i20 %phi_mul1, %tmp_17_cast" [my_version/fdtd-2d.cpp:184]   --->   Operation 287 'add' 'tmp_29' <Predicate = (!exitcond)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_39_cast = zext i20 %tmp_29 to i64" [my_version/fdtd-2d.cpp:184]   --->   Operation 288 'zext' 'tmp_39_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_43 : Operation 289 [1/1] (0.00ns)   --->   "%ex_addr_2 = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_39_cast" [my_version/fdtd-2d.cpp:184]   --->   Operation 289 'getelementptr' 'ex_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_43 : Operation 290 [1/1] (1.56ns)   --->   "%tmp_30 = add i20 %tmp_10, %tmp_17_cast" [my_version/fdtd-2d.cpp:184]   --->   Operation 290 'add' 'tmp_30' <Predicate = (!exitcond)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i10 %j_7 to i20" [my_version/fdtd-2d.cpp:184]   --->   Operation 291 'zext' 'tmp_18_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_43 : Operation 292 [1/1] (1.56ns)   --->   "%tmp_31 = add i20 %phi_mul1, %tmp_18_cast" [my_version/fdtd-2d.cpp:184]   --->   Operation 292 'add' 'tmp_31' <Predicate = (!exitcond)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_41_cast = zext i20 %tmp_31 to i64" [my_version/fdtd-2d.cpp:184]   --->   Operation 293 'zext' 'tmp_41_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_43 : Operation 294 [1/1] (0.00ns)   --->   "%ex_addr_1 = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_41_cast" [my_version/fdtd-2d.cpp:184]   --->   Operation 294 'getelementptr' 'ex_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_43 : Operation 295 [4/4] (2.66ns)   --->   "%ex_load_1 = load double* %ex_addr_1, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 295 'load' 'ex_load_1' <Predicate = (!exitcond)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_43 : Operation 296 [4/4] (2.66ns)   --->   "%ex_load_2 = load double* %ex_addr_2, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 296 'load' 'ex_load_2' <Predicate = (!exitcond)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_43 : Operation 297 [1/1] (0.00ns)   --->   "br label %.preheader8"   --->   Operation 297 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 44 <SV = 7> <Delay = 2.66>
ST_44 : Operation 298 [3/4] (2.66ns)   --->   "%ex_load_1 = load double* %ex_addr_1, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 298 'load' 'ex_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_44 : Operation 299 [3/4] (2.66ns)   --->   "%ex_load_2 = load double* %ex_addr_2, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 299 'load' 'ex_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 45 <SV = 8> <Delay = 2.66>
ST_45 : Operation 300 [2/4] (2.66ns)   --->   "%ex_load_1 = load double* %ex_addr_1, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 300 'load' 'ex_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_45 : Operation 301 [2/4] (2.66ns)   --->   "%ex_load_2 = load double* %ex_addr_2, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 301 'load' 'ex_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 46 <SV = 9> <Delay = 2.66>
ST_46 : Operation 302 [1/4] (2.66ns)   --->   "%ex_load_1 = load double* %ex_addr_1, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 302 'load' 'ex_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_46 : Operation 303 [1/4] (2.66ns)   --->   "%ex_load_2 = load double* %ex_addr_2, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 303 'load' 'ex_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 47 <SV = 10> <Delay = 6.91>
ST_47 : Operation 304 [5/5] (6.91ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [my_version/fdtd-2d.cpp:184]   --->   Operation 304 'dsub' 'tmp_19' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 11> <Delay = 6.91>
ST_48 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i20 %tmp_30 to i64" [my_version/fdtd-2d.cpp:184]   --->   Operation 305 'zext' 'tmp_40_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 306 [1/1] (0.00ns)   --->   "%ey_addr_2 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_40_cast" [my_version/fdtd-2d.cpp:184]   --->   Operation 306 'getelementptr' 'ey_addr_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 307 [4/5] (6.91ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [my_version/fdtd-2d.cpp:184]   --->   Operation 307 'dsub' 'tmp_19' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 308 [4/4] (2.66ns)   --->   "%ey_load_1 = load double* %ey_addr_2, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 308 'load' 'ey_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 49 <SV = 12> <Delay = 6.91>
ST_49 : Operation 309 [3/5] (6.91ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [my_version/fdtd-2d.cpp:184]   --->   Operation 309 'dsub' 'tmp_19' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 310 [3/4] (2.66ns)   --->   "%ey_load_1 = load double* %ey_addr_2, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 310 'load' 'ey_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 50 <SV = 13> <Delay = 6.91>
ST_50 : Operation 311 [2/5] (6.91ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [my_version/fdtd-2d.cpp:184]   --->   Operation 311 'dsub' 'tmp_19' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 312 [2/4] (2.66ns)   --->   "%ey_load_1 = load double* %ey_addr_2, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 312 'load' 'ey_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 51 <SV = 14> <Delay = 6.91>
ST_51 : Operation 313 [1/5] (6.91ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [my_version/fdtd-2d.cpp:184]   --->   Operation 313 'dsub' 'tmp_19' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 314 [1/4] (2.66ns)   --->   "%ey_load_1 = load double* %ey_addr_2, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 314 'load' 'ey_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 52 <SV = 15> <Delay = 6.91>
ST_52 : Operation 315 [5/5] (6.91ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [my_version/fdtd-2d.cpp:184]   --->   Operation 315 'dadd' 'tmp_20' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 16> <Delay = 6.91>
ST_53 : Operation 316 [1/1] (0.00ns)   --->   "%ey_addr_3 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_39_cast" [my_version/fdtd-2d.cpp:184]   --->   Operation 316 'getelementptr' 'ey_addr_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 317 [1/1] (0.00ns)   --->   "%hz_addr_4 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_39_cast" [my_version/fdtd-2d.cpp:184]   --->   Operation 317 'getelementptr' 'hz_addr_4' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 318 [4/5] (6.91ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [my_version/fdtd-2d.cpp:184]   --->   Operation 318 'dadd' 'tmp_20' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 319 [4/4] (2.66ns)   --->   "%ey_load_2 = load double* %ey_addr_3, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 319 'load' 'ey_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 54 <SV = 17> <Delay = 6.91>
ST_54 : Operation 320 [3/5] (6.91ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [my_version/fdtd-2d.cpp:184]   --->   Operation 320 'dadd' 'tmp_20' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 321 [3/4] (2.66ns)   --->   "%ey_load_2 = load double* %ey_addr_3, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 321 'load' 'ey_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 55 <SV = 18> <Delay = 6.91>
ST_55 : Operation 322 [2/5] (6.91ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [my_version/fdtd-2d.cpp:184]   --->   Operation 322 'dadd' 'tmp_20' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 323 [2/4] (2.66ns)   --->   "%ey_load_2 = load double* %ey_addr_3, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 323 'load' 'ey_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 56 <SV = 19> <Delay = 6.91>
ST_56 : Operation 324 [1/5] (6.91ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [my_version/fdtd-2d.cpp:184]   --->   Operation 324 'dadd' 'tmp_20' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 325 [1/4] (2.66ns)   --->   "%ey_load_2 = load double* %ey_addr_3, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 325 'load' 'ey_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 57 <SV = 20> <Delay = 6.91>
ST_57 : Operation 326 [5/5] (6.91ns)   --->   "%tmp_21 = fsub double %tmp_20, %ey_load_2" [my_version/fdtd-2d.cpp:184]   --->   Operation 326 'dsub' 'tmp_21' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 21> <Delay = 6.91>
ST_58 : Operation 327 [4/5] (6.91ns)   --->   "%tmp_21 = fsub double %tmp_20, %ey_load_2" [my_version/fdtd-2d.cpp:184]   --->   Operation 327 'dsub' 'tmp_21' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 22> <Delay = 6.91>
ST_59 : Operation 328 [3/5] (6.91ns)   --->   "%tmp_21 = fsub double %tmp_20, %ey_load_2" [my_version/fdtd-2d.cpp:184]   --->   Operation 328 'dsub' 'tmp_21' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 23> <Delay = 6.91>
ST_60 : Operation 329 [2/5] (6.91ns)   --->   "%tmp_21 = fsub double %tmp_20, %ey_load_2" [my_version/fdtd-2d.cpp:184]   --->   Operation 329 'dsub' 'tmp_21' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 24> <Delay = 6.91>
ST_61 : Operation 330 [1/5] (6.91ns)   --->   "%tmp_21 = fsub double %tmp_20, %ey_load_2" [my_version/fdtd-2d.cpp:184]   --->   Operation 330 'dsub' 'tmp_21' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 25> <Delay = 8.33>
ST_62 : Operation 331 [5/5] (8.33ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [my_version/fdtd-2d.cpp:184]   --->   Operation 331 'dmul' 'tmp_22' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 26> <Delay = 8.33>
ST_63 : Operation 332 [4/4] (2.66ns)   --->   "%hz_load_4 = load double* %hz_addr_4, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 332 'load' 'hz_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_63 : Operation 333 [4/5] (8.33ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [my_version/fdtd-2d.cpp:184]   --->   Operation 333 'dmul' 'tmp_22' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 27> <Delay = 8.33>
ST_64 : Operation 334 [3/4] (2.66ns)   --->   "%hz_load_4 = load double* %hz_addr_4, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 334 'load' 'hz_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_64 : Operation 335 [3/5] (8.33ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [my_version/fdtd-2d.cpp:184]   --->   Operation 335 'dmul' 'tmp_22' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 28> <Delay = 8.33>
ST_65 : Operation 336 [2/4] (2.66ns)   --->   "%hz_load_4 = load double* %hz_addr_4, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 336 'load' 'hz_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_65 : Operation 337 [2/5] (8.33ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [my_version/fdtd-2d.cpp:184]   --->   Operation 337 'dmul' 'tmp_22' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 29> <Delay = 8.33>
ST_66 : Operation 338 [1/4] (2.66ns)   --->   "%hz_load_4 = load double* %hz_addr_4, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 338 'load' 'hz_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_66 : Operation 339 [1/5] (8.33ns)   --->   "%tmp_22 = fmul double %tmp_21, 7.000000e-01" [my_version/fdtd-2d.cpp:184]   --->   Operation 339 'dmul' 'tmp_22' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 110 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 30> <Delay = 6.91>
ST_67 : Operation 340 [5/5] (6.91ns)   --->   "%tmp_23 = fsub double %hz_load_4, %tmp_22" [my_version/fdtd-2d.cpp:184]   --->   Operation 340 'dsub' 'tmp_23' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 31> <Delay = 6.91>
ST_68 : Operation 341 [4/5] (6.91ns)   --->   "%tmp_23 = fsub double %hz_load_4, %tmp_22" [my_version/fdtd-2d.cpp:184]   --->   Operation 341 'dsub' 'tmp_23' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 32> <Delay = 6.91>
ST_69 : Operation 342 [3/5] (6.91ns)   --->   "%tmp_23 = fsub double %hz_load_4, %tmp_22" [my_version/fdtd-2d.cpp:184]   --->   Operation 342 'dsub' 'tmp_23' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 33> <Delay = 6.91>
ST_70 : Operation 343 [2/5] (6.91ns)   --->   "%tmp_23 = fsub double %hz_load_4, %tmp_22" [my_version/fdtd-2d.cpp:184]   --->   Operation 343 'dsub' 'tmp_23' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 34> <Delay = 6.91>
ST_71 : Operation 344 [1/5] (6.91ns)   --->   "%tmp_23 = fsub double %hz_load_4, %tmp_22" [my_version/fdtd-2d.cpp:184]   --->   Operation 344 'dsub' 'tmp_23' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 35> <Delay = 2.66>
ST_72 : Operation 345 [2/2] (2.66ns)   --->   "store double %tmp_23, double* %hz_addr_4, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 345 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 73 <SV = 36> <Delay = 2.66>
ST_73 : Operation 346 [1/2] (2.66ns)   --->   "store double %tmp_23, double* %hz_addr_4, align 8" [my_version/fdtd-2d.cpp:184]   --->   Operation 346 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_73 : Operation 347 [1/1] (0.00ns)   --->   "br label %.preheader" [my_version/fdtd-2d.cpp:183]   --->   Operation 347 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('t') with incoming values : ('t', my_version/fdtd-2d.cpp:169) [18]  (1.06 ns)

 <State 2>: 1.36ns
The critical path consists of the following:
	'phi' operation ('t') with incoming values : ('t', my_version/fdtd-2d.cpp:169) [18]  (0 ns)
	'add' operation ('t', my_version/fdtd-2d.cpp:169) [21]  (1.36 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'load' operation ('p_fict_load', my_version/fdtd-2d.cpp:172) on array 'p_fict_s' [34]  (2.66 ns)

 <State 4>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_fict_load', my_version/fdtd-2d.cpp:172) on array 'p_fict_s' [34]  (2.66 ns)
	'store' operation (my_version/fdtd-2d.cpp:172) of variable 'p_fict_load', my_version/fdtd-2d.cpp:172 on array 'ey' [37]  (2.66 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'store' operation (my_version/fdtd-2d.cpp:172) of variable 'p_fict_load', my_version/fdtd-2d.cpp:172 on array 'ey' [37]  (2.66 ns)

 <State 6>: 7.21ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', my_version/fdtd-2d.cpp:174) [42]  (0 ns)
	'add' operation ('tmp_2', my_version/fdtd-2d.cpp:176) [49]  (1.42 ns)
	'mul' operation ('tmp_3', my_version/fdtd-2d.cpp:176) [51]  (5.79 ns)

 <State 7>: 4.23ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', my_version/fdtd-2d.cpp:175) [54]  (0 ns)
	'add' operation ('tmp_4', my_version/fdtd-2d.cpp:176) [61]  (1.56 ns)
	'getelementptr' operation ('hz_addr', my_version/fdtd-2d.cpp:176) [64]  (0 ns)
	'load' operation ('hz_load', my_version/fdtd-2d.cpp:176) on array 'hz' [69]  (2.66 ns)

 <State 8>: 2.66ns
The critical path consists of the following:
	'load' operation ('hz_load', my_version/fdtd-2d.cpp:176) on array 'hz' [69]  (2.66 ns)

 <State 9>: 2.66ns
The critical path consists of the following:
	'load' operation ('hz_load', my_version/fdtd-2d.cpp:176) on array 'hz' [69]  (2.66 ns)

 <State 10>: 2.66ns
The critical path consists of the following:
	'load' operation ('hz_load', my_version/fdtd-2d.cpp:176) on array 'hz' [69]  (2.66 ns)

 <State 11>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('in', my_version/fdtd-2d.cpp:176) [71]  (6.92 ns)

 <State 12>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('in', my_version/fdtd-2d.cpp:176) [71]  (6.92 ns)

 <State 13>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('in', my_version/fdtd-2d.cpp:176) [71]  (6.92 ns)

 <State 14>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('in', my_version/fdtd-2d.cpp:176) [71]  (6.92 ns)

 <State 15>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('in', my_version/fdtd-2d.cpp:176) [71]  (6.92 ns)

 <State 16>: 5.66ns
The critical path consists of the following:
	'icmp' operation ('tmp_1_i', my_version/fdtd-2d.cpp:98->my_version/fdtd-2d.cpp:176) [78]  (1.33 ns)
	'select' operation ('xf.V', my_version/fdtd-2d.cpp:98->my_version/fdtd-2d.cpp:176) [91]  (0.702 ns)
	'lshr' operation ('r.V', my_version/fdtd-2d.cpp:116->my_version/fdtd-2d.cpp:176) [96]  (0 ns)
	'select' operation ('new_mant.V', my_version/fdtd-2d.cpp:115->my_version/fdtd-2d.cpp:176) [100]  (2.93 ns)
	'select' operation ('new_mant.V', my_version/fdtd-2d.cpp:71->my_version/fdtd-2d.cpp:122->my_version/fdtd-2d.cpp:176) [101]  (0.708 ns)

 <State 17>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_8', my_version/fdtd-2d.cpp:176) [104]  (6.92 ns)

 <State 18>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_8', my_version/fdtd-2d.cpp:176) [104]  (6.92 ns)

 <State 19>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_8', my_version/fdtd-2d.cpp:176) [104]  (6.92 ns)

 <State 20>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_8', my_version/fdtd-2d.cpp:176) [104]  (6.92 ns)

 <State 21>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_8', my_version/fdtd-2d.cpp:176) [104]  (6.92 ns)

 <State 22>: 2.66ns
The critical path consists of the following:
	'store' operation (my_version/fdtd-2d.cpp:176) of variable 'tmp_8', my_version/fdtd-2d.cpp:176 on array 'ey' [105]  (2.66 ns)

 <State 23>: 2.66ns
The critical path consists of the following:
	'store' operation (my_version/fdtd-2d.cpp:176) of variable 'tmp_8', my_version/fdtd-2d.cpp:176 on array 'ey' [105]  (2.66 ns)

 <State 24>: 1.56ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [114]  (0 ns)
	'add' operation ('next_mul') [115]  (1.56 ns)

 <State 25>: 5.64ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', my_version/fdtd-2d.cpp:179) [123]  (0 ns)
	'add' operation ('tmp_12', my_version/fdtd-2d.cpp:180) [135]  (1.42 ns)
	'add' operation ('tmp_17', my_version/fdtd-2d.cpp:180) [137]  (1.56 ns)
	'getelementptr' operation ('hz_addr_3', my_version/fdtd-2d.cpp:180) [139]  (0 ns)
	'load' operation ('hz_load_3', my_version/fdtd-2d.cpp:180) on array 'hz' [140]  (2.66 ns)

 <State 26>: 2.66ns
The critical path consists of the following:
	'load' operation ('hz_load_2', my_version/fdtd-2d.cpp:180) on array 'hz' [134]  (2.66 ns)

 <State 27>: 2.66ns
The critical path consists of the following:
	'load' operation ('hz_load_2', my_version/fdtd-2d.cpp:180) on array 'hz' [134]  (2.66 ns)

 <State 28>: 2.66ns
The critical path consists of the following:
	'load' operation ('hz_load_2', my_version/fdtd-2d.cpp:180) on array 'hz' [134]  (2.66 ns)

 <State 29>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('in', my_version/fdtd-2d.cpp:180) [141]  (6.92 ns)

 <State 30>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('in', my_version/fdtd-2d.cpp:180) [141]  (6.92 ns)

 <State 31>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('in', my_version/fdtd-2d.cpp:180) [141]  (6.92 ns)

 <State 32>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('in', my_version/fdtd-2d.cpp:180) [141]  (6.92 ns)

 <State 33>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('in', my_version/fdtd-2d.cpp:180) [141]  (6.92 ns)

 <State 34>: 5.66ns
The critical path consists of the following:
	'icmp' operation ('tmp_1_i7', my_version/fdtd-2d.cpp:98->my_version/fdtd-2d.cpp:180) [148]  (1.33 ns)
	'select' operation ('xf.V', my_version/fdtd-2d.cpp:98->my_version/fdtd-2d.cpp:180) [161]  (0.702 ns)
	'lshr' operation ('r.V', my_version/fdtd-2d.cpp:116->my_version/fdtd-2d.cpp:180) [166]  (0 ns)
	'select' operation ('new_mant.V', my_version/fdtd-2d.cpp:115->my_version/fdtd-2d.cpp:180) [170]  (2.93 ns)
	'select' operation ('new_mant.V', my_version/fdtd-2d.cpp:71->my_version/fdtd-2d.cpp:122->my_version/fdtd-2d.cpp:180) [171]  (0.708 ns)

 <State 35>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_16', my_version/fdtd-2d.cpp:180) [174]  (6.92 ns)

 <State 36>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_16', my_version/fdtd-2d.cpp:180) [174]  (6.92 ns)

 <State 37>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_16', my_version/fdtd-2d.cpp:180) [174]  (6.92 ns)

 <State 38>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_16', my_version/fdtd-2d.cpp:180) [174]  (6.92 ns)

 <State 39>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_16', my_version/fdtd-2d.cpp:180) [174]  (6.92 ns)

 <State 40>: 2.66ns
The critical path consists of the following:
	'store' operation (my_version/fdtd-2d.cpp:180) of variable 'tmp_16', my_version/fdtd-2d.cpp:180 on array 'ex' [175]  (2.66 ns)

 <State 41>: 2.66ns
The critical path consists of the following:
	'store' operation (my_version/fdtd-2d.cpp:180) of variable 'tmp_16', my_version/fdtd-2d.cpp:180 on array 'ex' [175]  (2.66 ns)

 <State 42>: 7.21ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', my_version/fdtd-2d.cpp:184) [183]  (0 ns)
	'add' operation ('i', my_version/fdtd-2d.cpp:184) [188]  (1.42 ns)
	'mul' operation ('tmp_10', my_version/fdtd-2d.cpp:184) [192]  (5.79 ns)

 <State 43>: 5.64ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', my_version/fdtd-2d.cpp:184) [195]  (0 ns)
	'add' operation ('j', my_version/fdtd-2d.cpp:184) [198]  (1.42 ns)
	'add' operation ('tmp_31', my_version/fdtd-2d.cpp:184) [212]  (1.56 ns)
	'getelementptr' operation ('ex_addr_1', my_version/fdtd-2d.cpp:184) [214]  (0 ns)
	'load' operation ('ex_load_1', my_version/fdtd-2d.cpp:184) on array 'ex' [215]  (2.66 ns)

 <State 44>: 2.66ns
The critical path consists of the following:
	'load' operation ('ex_load_1', my_version/fdtd-2d.cpp:184) on array 'ex' [215]  (2.66 ns)

 <State 45>: 2.66ns
The critical path consists of the following:
	'load' operation ('ex_load_1', my_version/fdtd-2d.cpp:184) on array 'ex' [215]  (2.66 ns)

 <State 46>: 2.66ns
The critical path consists of the following:
	'load' operation ('ex_load_1', my_version/fdtd-2d.cpp:184) on array 'ex' [215]  (2.66 ns)

 <State 47>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', my_version/fdtd-2d.cpp:184) [217]  (6.92 ns)

 <State 48>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', my_version/fdtd-2d.cpp:184) [217]  (6.92 ns)

 <State 49>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', my_version/fdtd-2d.cpp:184) [217]  (6.92 ns)

 <State 50>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', my_version/fdtd-2d.cpp:184) [217]  (6.92 ns)

 <State 51>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', my_version/fdtd-2d.cpp:184) [217]  (6.92 ns)

 <State 52>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', my_version/fdtd-2d.cpp:184) [219]  (6.92 ns)

 <State 53>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', my_version/fdtd-2d.cpp:184) [219]  (6.92 ns)

 <State 54>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', my_version/fdtd-2d.cpp:184) [219]  (6.92 ns)

 <State 55>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', my_version/fdtd-2d.cpp:184) [219]  (6.92 ns)

 <State 56>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', my_version/fdtd-2d.cpp:184) [219]  (6.92 ns)

 <State 57>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_21', my_version/fdtd-2d.cpp:184) [221]  (6.92 ns)

 <State 58>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_21', my_version/fdtd-2d.cpp:184) [221]  (6.92 ns)

 <State 59>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_21', my_version/fdtd-2d.cpp:184) [221]  (6.92 ns)

 <State 60>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_21', my_version/fdtd-2d.cpp:184) [221]  (6.92 ns)

 <State 61>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_21', my_version/fdtd-2d.cpp:184) [221]  (6.92 ns)

 <State 62>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', my_version/fdtd-2d.cpp:184) [222]  (8.33 ns)

 <State 63>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', my_version/fdtd-2d.cpp:184) [222]  (8.33 ns)

 <State 64>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', my_version/fdtd-2d.cpp:184) [222]  (8.33 ns)

 <State 65>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', my_version/fdtd-2d.cpp:184) [222]  (8.33 ns)

 <State 66>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_22', my_version/fdtd-2d.cpp:184) [222]  (8.33 ns)

 <State 67>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', my_version/fdtd-2d.cpp:184) [223]  (6.92 ns)

 <State 68>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', my_version/fdtd-2d.cpp:184) [223]  (6.92 ns)

 <State 69>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', my_version/fdtd-2d.cpp:184) [223]  (6.92 ns)

 <State 70>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', my_version/fdtd-2d.cpp:184) [223]  (6.92 ns)

 <State 71>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', my_version/fdtd-2d.cpp:184) [223]  (6.92 ns)

 <State 72>: 2.66ns
The critical path consists of the following:
	'store' operation (my_version/fdtd-2d.cpp:184) of variable 'tmp_23', my_version/fdtd-2d.cpp:184 on array 'hz' [224]  (2.66 ns)

 <State 73>: 2.66ns
The critical path consists of the following:
	'store' operation (my_version/fdtd-2d.cpp:184) of variable 'tmp_23', my_version/fdtd-2d.cpp:184 on array 'hz' [224]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
