Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Jun 13 03:24:37 2021
| Host         : Home-PC-Linux running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file top_audio_control_sets_placed.rpt
| Design       : top_audio
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            5 |
|      6 |            1 |
|      7 |            1 |
|      8 |            6 |
|     12 |            2 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           17 |
| No           | No                    | Yes                    |              20 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              90 |           35 |
| Yes          | No                    | Yes                    |              98 |           33 |
| Yes          | Yes                   | No                     |             114 |           36 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------------------------------------+------------------------------------------------+------------------+----------------+
|      Clock Signal     |                       Enable Signal                       |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-----------------------+-----------------------------------------------------------+------------------------------------------------+------------------+----------------+
|  ch1_sampleClock_BUFG |                                                           | channel1/controller/r_reset_reg_0              |                2 |              2 |
|  clk_50MHz            | IR1_channel/ADC/i2c_master_0/E[1]                         |                                                |                1 |              4 |
|  clk_50MHz            | IR1_channel/ADC/i2c_master_0/FSM_onehot_state_reg[1]_2[1] |                                                |                2 |              4 |
|  clk_50MHz            | IR1_channel/ADC/busy_prev                                 | channel1/controller/r_reset_reg_0              |                3 |              4 |
|  clk_IBUF_BUFG        | EPP/FSM_sequential_state[3]_i_2_n_0                       | EPP/SR[0]                                      |                2 |              4 |
|  clk_50MHz            | IR1_channel/ADC/i2c_master_0/FSM_onehot_state_reg[1]_1[1] |                                                |                2 |              4 |
|  clk_50MHz            | IR1_channel/ADC/i2c_master_0/FSM_onehot_state_reg[1]_0[1] |                                                |                2 |              6 |
|  clk_50MHz            | IR1_channel/ADC/i2c_master_0/busy1                        | channel1/controller/r_reset_reg_0              |                2 |              7 |
|  clk_50MHz            | IR1_channel/ADC/i2c_master_0/FSM_onehot_state_reg[1]_2[0] |                                                |                4 |              8 |
|  clk_50MHz            | IR1_channel/ADC/i2c_master_0/FSM_onehot_state_reg[1]_1[0] |                                                |                2 |              8 |
|  clk_IBUF_BUFG        | EPP/r_data_out[7]_i_1_n_0                                 |                                                |                4 |              8 |
|  clk_50MHz            | IR1_channel/ADC/i2c_master_0/data_rd[7]_i_1_n_0           | channel1/controller/r_reset_reg_0              |                3 |              8 |
|  clk_50MHz            | IR1_channel/ADC/i2c_master_0/E[0]                         |                                                |                2 |              8 |
|  clk_50MHz            | IR1_channel/ADC/i2c_master_0/FSM_onehot_state_reg[1]_0[0] |                                                |                3 |              8 |
|  clk_IBUF_BUFG        | channel1/controller/E[0]                                  | channel1/controller/r_reset_reg_0              |                5 |             12 |
|  clk_50MHz            |                                                           |                                                |                4 |             12 |
|  clk_50MHz            |                                                           | channel1/controller/r_reset_reg_0              |                9 |             18 |
|  clk_IBUF_BUFG        |                                                           |                                                |               13 |             21 |
|  clk_50MHz            | IR1_channel/ADC/counter                                   | channel1/controller/r_reset_reg_0              |                6 |             23 |
|  clk_50MHz            | IR1_channel/ADC/FSM_onehot_state_reg_n_0_[2]              | channel1/controller/r_reset_reg_0              |               11 |             24 |
|  clk_IBUF_BUFG        | EPP/E[0]                                                  |                                                |               13 |             32 |
|  clk_IBUF_BUFG        | channel1/controller/r_startSampling_reg_n_0               | channel1/controller/clockCount[0]_i_1_n_0      |                8 |             32 |
|  ch1_sampleClock_BUFG | channel1/controller/sel                                   | channel1/controller/r_reset_reg_0              |                8 |             32 |
|  clk_IBUF_BUFG        | channel1/memory_buffer/BRAM/w_read_en                     | channel1/memory_buffer/r_read_addr[16]_i_1_n_0 |               11 |             33 |
|  clk_IBUF_BUFG        | IR1_channel/w_write_en                                    | IR1_channel/writeEnable_reg_0                  |               10 |             33 |
+-----------------------+-----------------------------------------------------------+------------------------------------------------+------------------+----------------+


