<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step7\impl\gwsynthesis\tangnano20k_vdp_cartridge.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step7\src\tangnano20k_vdp_cartridge.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Sep  4 06:56:08 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>13182</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6580</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk14m</td>
<td>Base</td>
<td>69.842</td>
<td>14.318
<td>0.000</td>
<td>34.921</td>
<td></td>
<td></td>
<td>clk14m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.656</td>
<td>214.770
<td>0.000</td>
<td>2.328</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.656</td>
<td>214.770
<td>0.000</td>
<td>2.328</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>9.312</td>
<td>107.385
<td>0.000</td>
<td>4.656</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>13.968</td>
<td>71.590
<td>0.000</td>
<td>6.984</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.640</td>
<td>85.908
<td>0.000</td>
<td>5.820</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.640</td>
<td>85.908
<td>5.820</td>
<td>0.000</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.281</td>
<td>42.954
<td>0.000</td>
<td>11.640</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.921</td>
<td>28.636
<td>0.000</td>
<td>17.461</td>
<td>clk14m_ibuf/I</td>
<td>clk14m</td>
<td>u_pll2/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>23.281</td>
<td>42.954
<td>0.000</td>
<td>11.640</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>85.908(MHz)</td>
<td>92.302(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>42.954(MHz)</td>
<td>124.000(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk14m!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk14m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk14m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.806</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
<td>u_v9958/u_command/ff_dy_2_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.799</td>
</tr>
<tr>
<td>2</td>
<td>0.806</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
<td>u_v9958/u_command/ff_dy_3_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.799</td>
</tr>
<tr>
<td>3</td>
<td>0.806</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
<td>u_v9958/u_command/ff_dy_4_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.799</td>
</tr>
<tr>
<td>4</td>
<td>0.806</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
<td>u_v9958/u_command/ff_dy_5_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.799</td>
</tr>
<tr>
<td>5</td>
<td>1.322</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
<td>u_v9958/u_command/ff_dy_0_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.283</td>
</tr>
<tr>
<td>6</td>
<td>1.339</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
<td>u_v9958/u_command/ff_dy_1_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.266</td>
</tr>
<tr>
<td>7</td>
<td>1.339</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
<td>u_v9958/u_command/ff_dy_6_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.266</td>
</tr>
<tr>
<td>8</td>
<td>1.339</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
<td>u_v9958/u_command/ff_dy_7_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.266</td>
</tr>
<tr>
<td>9</td>
<td>1.380</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.226</td>
</tr>
<tr>
<td>10</td>
<td>1.412</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
<td>u_v9958/u_command/ff_dy_8_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.193</td>
</tr>
<tr>
<td>11</td>
<td>1.412</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
<td>u_v9958/u_command/ff_dy_9_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.193</td>
</tr>
<tr>
<td>12</td>
<td>1.482</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_7_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.124</td>
</tr>
<tr>
<td>13</td>
<td>1.497</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_8_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.108</td>
</tr>
<tr>
<td>14</td>
<td>1.538</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_15_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.067</td>
</tr>
<tr>
<td>15</td>
<td>1.546</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_0_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.059</td>
</tr>
<tr>
<td>16</td>
<td>1.554</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.051</td>
</tr>
<tr>
<td>17</td>
<td>1.554</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.051</td>
</tr>
<tr>
<td>18</td>
<td>1.573</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.033</td>
</tr>
<tr>
<td>19</td>
<td>1.578</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_5_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.027</td>
</tr>
<tr>
<td>20</td>
<td>1.591</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_3_s0/Q</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_7_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>10.014</td>
</tr>
<tr>
<td>21</td>
<td>1.608</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
<td>u_v9958/u_command/ff_ny_2_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.998</td>
</tr>
<tr>
<td>22</td>
<td>1.635</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_2_s0/Q</td>
<td>u_v9958/u_command/ff_state_1_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.971</td>
</tr>
<tr>
<td>23</td>
<td>1.662</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_10_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.944</td>
</tr>
<tr>
<td>24</td>
<td>1.662</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_13_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.944</td>
</tr>
<tr>
<td>25</td>
<td>1.666</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_4_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>0.000</td>
<td>9.940</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.208</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[12]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>2</td>
<td>0.208</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_5_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[9]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>3</td>
<td>0.211</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_4_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/ADA[8]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>4</td>
<td>0.211</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[11]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>5</td>
<td>0.214</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/ADA[10]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.332</td>
</tr>
<tr>
<td>6</td>
<td>0.214</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_2_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[6]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.332</td>
</tr>
<tr>
<td>7</td>
<td>0.313</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_6_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s/DI[2]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>8</td>
<td>0.313</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_4_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s/DI[0]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>9</td>
<td>0.313</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_3_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s/DI[3]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>10</td>
<td>0.313</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_0_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s/DI[0]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>11</td>
<td>0.315</td>
<td>u_v9958/u_color_palette/ff_display_color_oe_s0/Q</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ff_display_g_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>12</td>
<td>0.316</td>
<td>u_v9958/u_video_out/ff_tap0_b_0_s0/Q</td>
<td>u_v9958/u_video_out/ff_tap1_b_0_s4/DI[0]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>13</td>
<td>0.318</td>
<td>u_v9958/u_color_palette/ff_display_color_oe_s0/Q</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ff_display_r_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>14</td>
<td>0.318</td>
<td>u_v9958/u_color_palette/ff_display_color_oe_s0/Q</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ff_display_g_0_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>15</td>
<td>0.318</td>
<td>u_v9958/u_color_palette/ff_display_color_oe_s0/Q</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ff_display_g_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>16</td>
<td>0.318</td>
<td>u_v9958/u_color_palette/ff_display_color_oe_s0/Q</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ff_display_r_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>17</td>
<td>0.323</td>
<td>u_v9958/u_color_palette/ff_rgb_load_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_g_5_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>18</td>
<td>0.323</td>
<td>u_v9958/u_color_palette/ff_rgb_load_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_g_7_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>19</td>
<td>0.330</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[8]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.448</td>
</tr>
<tr>
<td>20</td>
<td>0.333</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
<td>u_v9958/u_color_palette/ff_palette_num_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.344</td>
</tr>
<tr>
<td>21</td>
<td>0.333</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
<td>u_v9958/u_color_palette/ff_palette_num_2_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.344</td>
</tr>
<tr>
<td>22</td>
<td>0.333</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
<td>u_v9958/u_color_palette/ff_palette_num_3_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.344</td>
</tr>
<tr>
<td>23</td>
<td>0.334</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_3_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[7]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.452</td>
</tr>
<tr>
<td>24</td>
<td>0.334</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_0_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[4]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.452</td>
</tr>
<tr>
<td>25</td>
<td>0.346</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_0_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[4]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.313</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.328</td>
<td>2.157</td>
<td>3.296</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.313</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.328</td>
<td>2.157</td>
<td>3.296</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.313</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.328</td>
<td>2.157</td>
<td>3.296</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.313</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.328</td>
<td>2.157</td>
<td>3.296</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.305</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>2.151</td>
<td>3.296</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.305</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>2.151</td>
<td>3.296</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.305</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>2.151</td>
<td>3.296</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.305</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>2.151</td>
<td>3.296</td>
</tr>
<tr>
<td>9</td>
<td>4.654</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.296</td>
</tr>
<tr>
<td>10</td>
<td>4.654</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.296</td>
</tr>
<tr>
<td>11</td>
<td>4.654</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.296</td>
</tr>
<tr>
<td>12</td>
<td>4.654</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.296</td>
</tr>
<tr>
<td>13</td>
<td>4.772</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/PRESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.296</td>
</tr>
<tr>
<td>14</td>
<td>4.772</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.296</td>
</tr>
<tr>
<td>15</td>
<td>4.772</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.296</td>
</tr>
<tr>
<td>16</td>
<td>4.772</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.296</td>
</tr>
<tr>
<td>17</td>
<td>4.772</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.296</td>
</tr>
<tr>
<td>18</td>
<td>4.772</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.296</td>
</tr>
<tr>
<td>19</td>
<td>4.772</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.296</td>
</tr>
<tr>
<td>20</td>
<td>4.772</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.296</td>
</tr>
<tr>
<td>21</td>
<td>4.772</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.296</td>
</tr>
<tr>
<td>22</td>
<td>4.772</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.296</td>
</tr>
<tr>
<td>23</td>
<td>4.772</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.296</td>
</tr>
<tr>
<td>24</td>
<td>4.772</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.296</td>
</tr>
<tr>
<td>25</td>
<td>4.772</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.640</td>
<td>3.503</td>
<td>3.296</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_25_s3/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>2</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_blue_5_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>3</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_green_4_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>4</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_green_5_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>5</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_red_5_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>6</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_on_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>7</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_wr_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>8</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_0_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>9</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_1_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>10</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_2_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>11</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_3_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>12</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_4_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>13</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_5_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>14</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_6_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>15</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_7_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>16</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_8_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>17</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_9_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>18</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_10_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>19</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_11_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>20</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_12_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>21</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_13_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>22</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_14_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>23</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_15_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>24</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_16_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
<tr>
<td>25</td>
<td>2.103</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_debugger/ff_counter_17_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.114</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_31_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_30_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_29_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_28_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_27_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_26_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_20_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.057</td>
<td>5.057</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>u_sdram/ff_sdr_read_data_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_dy_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.271</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][B]</td>
<td>u_v9958/u_color_palette/w_4colors_mode_s2/I1</td>
</tr>
<tr>
<td>7.826</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R17C13[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_color_palette/w_4colors_mode_s2/F</td>
</tr>
<tr>
<td>9.345</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>u_v9958/u_command/w_next_2_s3/I3</td>
</tr>
<tr>
<td>9.900</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_2_s3/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>u_v9958/u_command/w_next_sx[2]_1_s/I1</td>
</tr>
<tr>
<td>11.382</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[2]_1_s/COUT</td>
</tr>
<tr>
<td>11.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>u_v9958/u_command/w_next_sx[3]_1_s/CIN</td>
</tr>
<tr>
<td>11.418</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[3]_1_s/COUT</td>
</tr>
<tr>
<td>11.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>u_v9958/u_command/w_next_sx[4]_1_s/CIN</td>
</tr>
<tr>
<td>11.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[4]_1_s/COUT</td>
</tr>
<tr>
<td>11.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>u_v9958/u_command/w_next_sx[5]_1_s/CIN</td>
</tr>
<tr>
<td>11.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[5]_1_s/COUT</td>
</tr>
<tr>
<td>11.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>u_v9958/u_command/w_next_sx[6]_1_s/CIN</td>
</tr>
<tr>
<td>11.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[6]_1_s/COUT</td>
</tr>
<tr>
<td>11.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>u_v9958/u_command/w_next_sx[7]_1_s/CIN</td>
</tr>
<tr>
<td>11.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[7]_1_s/COUT</td>
</tr>
<tr>
<td>11.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>u_v9958/u_command/w_next_sx[8]_1_s/CIN</td>
</tr>
<tr>
<td>11.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[8]_1_s/COUT</td>
</tr>
<tr>
<td>11.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>u_v9958/u_command/w_next_sx[9]_1_s/CIN</td>
</tr>
<tr>
<td>12.064</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[9]_1_s/SUM</td>
</tr>
<tr>
<td>12.315</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_v9958/u_command/n307_s7/I2</td>
</tr>
<tr>
<td>12.885</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s7/F</td>
</tr>
<tr>
<td>12.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>u_v9958/u_command/n307_s5/I2</td>
</tr>
<tr>
<td>13.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s5/F</td>
</tr>
<tr>
<td>13.867</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>u_v9958/u_command/n668_s2/I2</td>
</tr>
<tr>
<td>14.238</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s2/F</td>
</tr>
<tr>
<td>14.242</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>u_v9958/u_command/n668_s1/I1</td>
</tr>
<tr>
<td>14.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s1/F</td>
</tr>
<tr>
<td>15.700</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>u_v9958/u_command/n676_s0/I2</td>
</tr>
<tr>
<td>16.027</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n676_s0/F</td>
</tr>
<tr>
<td>16.902</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_dy_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td>u_v9958/u_command/ff_dy_2_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C28[1][B]</td>
<td>u_v9958/u_command/ff_dy_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.637, 42.941%; route: 5.930, 54.911%; tC2Q: 0.232, 2.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_dy_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.271</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][B]</td>
<td>u_v9958/u_color_palette/w_4colors_mode_s2/I1</td>
</tr>
<tr>
<td>7.826</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R17C13[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_color_palette/w_4colors_mode_s2/F</td>
</tr>
<tr>
<td>9.345</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>u_v9958/u_command/w_next_2_s3/I3</td>
</tr>
<tr>
<td>9.900</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_2_s3/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>u_v9958/u_command/w_next_sx[2]_1_s/I1</td>
</tr>
<tr>
<td>11.382</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[2]_1_s/COUT</td>
</tr>
<tr>
<td>11.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>u_v9958/u_command/w_next_sx[3]_1_s/CIN</td>
</tr>
<tr>
<td>11.418</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[3]_1_s/COUT</td>
</tr>
<tr>
<td>11.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>u_v9958/u_command/w_next_sx[4]_1_s/CIN</td>
</tr>
<tr>
<td>11.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[4]_1_s/COUT</td>
</tr>
<tr>
<td>11.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>u_v9958/u_command/w_next_sx[5]_1_s/CIN</td>
</tr>
<tr>
<td>11.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[5]_1_s/COUT</td>
</tr>
<tr>
<td>11.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>u_v9958/u_command/w_next_sx[6]_1_s/CIN</td>
</tr>
<tr>
<td>11.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[6]_1_s/COUT</td>
</tr>
<tr>
<td>11.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>u_v9958/u_command/w_next_sx[7]_1_s/CIN</td>
</tr>
<tr>
<td>11.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[7]_1_s/COUT</td>
</tr>
<tr>
<td>11.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>u_v9958/u_command/w_next_sx[8]_1_s/CIN</td>
</tr>
<tr>
<td>11.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[8]_1_s/COUT</td>
</tr>
<tr>
<td>11.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>u_v9958/u_command/w_next_sx[9]_1_s/CIN</td>
</tr>
<tr>
<td>12.064</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[9]_1_s/SUM</td>
</tr>
<tr>
<td>12.315</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_v9958/u_command/n307_s7/I2</td>
</tr>
<tr>
<td>12.885</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s7/F</td>
</tr>
<tr>
<td>12.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>u_v9958/u_command/n307_s5/I2</td>
</tr>
<tr>
<td>13.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s5/F</td>
</tr>
<tr>
<td>13.867</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>u_v9958/u_command/n668_s2/I2</td>
</tr>
<tr>
<td>14.238</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s2/F</td>
</tr>
<tr>
<td>14.242</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>u_v9958/u_command/n668_s1/I1</td>
</tr>
<tr>
<td>14.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s1/F</td>
</tr>
<tr>
<td>15.700</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>u_v9958/u_command/n676_s0/I2</td>
</tr>
<tr>
<td>16.027</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n676_s0/F</td>
</tr>
<tr>
<td>16.902</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_dy_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td>u_v9958/u_command/ff_dy_3_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C28[0][B]</td>
<td>u_v9958/u_command/ff_dy_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.637, 42.941%; route: 5.930, 54.911%; tC2Q: 0.232, 2.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_dy_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.271</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][B]</td>
<td>u_v9958/u_color_palette/w_4colors_mode_s2/I1</td>
</tr>
<tr>
<td>7.826</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R17C13[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_color_palette/w_4colors_mode_s2/F</td>
</tr>
<tr>
<td>9.345</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>u_v9958/u_command/w_next_2_s3/I3</td>
</tr>
<tr>
<td>9.900</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_2_s3/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>u_v9958/u_command/w_next_sx[2]_1_s/I1</td>
</tr>
<tr>
<td>11.382</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[2]_1_s/COUT</td>
</tr>
<tr>
<td>11.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>u_v9958/u_command/w_next_sx[3]_1_s/CIN</td>
</tr>
<tr>
<td>11.418</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[3]_1_s/COUT</td>
</tr>
<tr>
<td>11.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>u_v9958/u_command/w_next_sx[4]_1_s/CIN</td>
</tr>
<tr>
<td>11.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[4]_1_s/COUT</td>
</tr>
<tr>
<td>11.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>u_v9958/u_command/w_next_sx[5]_1_s/CIN</td>
</tr>
<tr>
<td>11.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[5]_1_s/COUT</td>
</tr>
<tr>
<td>11.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>u_v9958/u_command/w_next_sx[6]_1_s/CIN</td>
</tr>
<tr>
<td>11.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[6]_1_s/COUT</td>
</tr>
<tr>
<td>11.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>u_v9958/u_command/w_next_sx[7]_1_s/CIN</td>
</tr>
<tr>
<td>11.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[7]_1_s/COUT</td>
</tr>
<tr>
<td>11.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>u_v9958/u_command/w_next_sx[8]_1_s/CIN</td>
</tr>
<tr>
<td>11.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[8]_1_s/COUT</td>
</tr>
<tr>
<td>11.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>u_v9958/u_command/w_next_sx[9]_1_s/CIN</td>
</tr>
<tr>
<td>12.064</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[9]_1_s/SUM</td>
</tr>
<tr>
<td>12.315</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_v9958/u_command/n307_s7/I2</td>
</tr>
<tr>
<td>12.885</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s7/F</td>
</tr>
<tr>
<td>12.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>u_v9958/u_command/n307_s5/I2</td>
</tr>
<tr>
<td>13.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s5/F</td>
</tr>
<tr>
<td>13.867</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>u_v9958/u_command/n668_s2/I2</td>
</tr>
<tr>
<td>14.238</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s2/F</td>
</tr>
<tr>
<td>14.242</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>u_v9958/u_command/n668_s1/I1</td>
</tr>
<tr>
<td>14.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s1/F</td>
</tr>
<tr>
<td>15.700</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>u_v9958/u_command/n676_s0/I2</td>
</tr>
<tr>
<td>16.027</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n676_s0/F</td>
</tr>
<tr>
<td>16.902</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_dy_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>u_v9958/u_command/ff_dy_4_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>u_v9958/u_command/ff_dy_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.637, 42.941%; route: 5.930, 54.911%; tC2Q: 0.232, 2.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_dy_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.271</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][B]</td>
<td>u_v9958/u_color_palette/w_4colors_mode_s2/I1</td>
</tr>
<tr>
<td>7.826</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R17C13[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_color_palette/w_4colors_mode_s2/F</td>
</tr>
<tr>
<td>9.345</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>u_v9958/u_command/w_next_2_s3/I3</td>
</tr>
<tr>
<td>9.900</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_2_s3/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>u_v9958/u_command/w_next_sx[2]_1_s/I1</td>
</tr>
<tr>
<td>11.382</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[2]_1_s/COUT</td>
</tr>
<tr>
<td>11.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>u_v9958/u_command/w_next_sx[3]_1_s/CIN</td>
</tr>
<tr>
<td>11.418</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[3]_1_s/COUT</td>
</tr>
<tr>
<td>11.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>u_v9958/u_command/w_next_sx[4]_1_s/CIN</td>
</tr>
<tr>
<td>11.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[4]_1_s/COUT</td>
</tr>
<tr>
<td>11.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>u_v9958/u_command/w_next_sx[5]_1_s/CIN</td>
</tr>
<tr>
<td>11.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[5]_1_s/COUT</td>
</tr>
<tr>
<td>11.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>u_v9958/u_command/w_next_sx[6]_1_s/CIN</td>
</tr>
<tr>
<td>11.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[6]_1_s/COUT</td>
</tr>
<tr>
<td>11.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>u_v9958/u_command/w_next_sx[7]_1_s/CIN</td>
</tr>
<tr>
<td>11.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[7]_1_s/COUT</td>
</tr>
<tr>
<td>11.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>u_v9958/u_command/w_next_sx[8]_1_s/CIN</td>
</tr>
<tr>
<td>11.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[8]_1_s/COUT</td>
</tr>
<tr>
<td>11.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>u_v9958/u_command/w_next_sx[9]_1_s/CIN</td>
</tr>
<tr>
<td>12.064</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[9]_1_s/SUM</td>
</tr>
<tr>
<td>12.315</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_v9958/u_command/n307_s7/I2</td>
</tr>
<tr>
<td>12.885</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s7/F</td>
</tr>
<tr>
<td>12.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>u_v9958/u_command/n307_s5/I2</td>
</tr>
<tr>
<td>13.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s5/F</td>
</tr>
<tr>
<td>13.867</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>u_v9958/u_command/n668_s2/I2</td>
</tr>
<tr>
<td>14.238</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s2/F</td>
</tr>
<tr>
<td>14.242</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>u_v9958/u_command/n668_s1/I1</td>
</tr>
<tr>
<td>14.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s1/F</td>
</tr>
<tr>
<td>15.700</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>u_v9958/u_command/n676_s0/I2</td>
</tr>
<tr>
<td>16.027</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n676_s0/F</td>
</tr>
<tr>
<td>16.902</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_dy_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>u_v9958/u_command/ff_dy_5_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>u_v9958/u_command/ff_dy_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.637, 42.941%; route: 5.930, 54.911%; tC2Q: 0.232, 2.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_dy_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.271</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][B]</td>
<td>u_v9958/u_color_palette/w_4colors_mode_s2/I1</td>
</tr>
<tr>
<td>7.826</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R17C13[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_color_palette/w_4colors_mode_s2/F</td>
</tr>
<tr>
<td>9.345</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>u_v9958/u_command/w_next_2_s3/I3</td>
</tr>
<tr>
<td>9.900</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_2_s3/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>u_v9958/u_command/w_next_sx[2]_1_s/I1</td>
</tr>
<tr>
<td>11.382</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[2]_1_s/COUT</td>
</tr>
<tr>
<td>11.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>u_v9958/u_command/w_next_sx[3]_1_s/CIN</td>
</tr>
<tr>
<td>11.418</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[3]_1_s/COUT</td>
</tr>
<tr>
<td>11.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>u_v9958/u_command/w_next_sx[4]_1_s/CIN</td>
</tr>
<tr>
<td>11.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[4]_1_s/COUT</td>
</tr>
<tr>
<td>11.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>u_v9958/u_command/w_next_sx[5]_1_s/CIN</td>
</tr>
<tr>
<td>11.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[5]_1_s/COUT</td>
</tr>
<tr>
<td>11.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>u_v9958/u_command/w_next_sx[6]_1_s/CIN</td>
</tr>
<tr>
<td>11.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[6]_1_s/COUT</td>
</tr>
<tr>
<td>11.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>u_v9958/u_command/w_next_sx[7]_1_s/CIN</td>
</tr>
<tr>
<td>11.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[7]_1_s/COUT</td>
</tr>
<tr>
<td>11.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>u_v9958/u_command/w_next_sx[8]_1_s/CIN</td>
</tr>
<tr>
<td>11.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[8]_1_s/COUT</td>
</tr>
<tr>
<td>11.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>u_v9958/u_command/w_next_sx[9]_1_s/CIN</td>
</tr>
<tr>
<td>12.064</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[9]_1_s/SUM</td>
</tr>
<tr>
<td>12.315</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_v9958/u_command/n307_s7/I2</td>
</tr>
<tr>
<td>12.885</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s7/F</td>
</tr>
<tr>
<td>12.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>u_v9958/u_command/n307_s5/I2</td>
</tr>
<tr>
<td>13.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s5/F</td>
</tr>
<tr>
<td>13.867</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>u_v9958/u_command/n668_s2/I2</td>
</tr>
<tr>
<td>14.238</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s2/F</td>
</tr>
<tr>
<td>14.242</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>u_v9958/u_command/n668_s1/I1</td>
</tr>
<tr>
<td>14.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s1/F</td>
</tr>
<tr>
<td>15.700</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>u_v9958/u_command/n676_s0/I2</td>
</tr>
<tr>
<td>16.027</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n676_s0/F</td>
</tr>
<tr>
<td>16.386</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_dy_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_v9958/u_command/ff_dy_0_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>u_v9958/u_command/ff_dy_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.637, 45.096%; route: 5.414, 52.648%; tC2Q: 0.232, 2.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_dy_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.271</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][B]</td>
<td>u_v9958/u_color_palette/w_4colors_mode_s2/I1</td>
</tr>
<tr>
<td>7.826</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R17C13[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_color_palette/w_4colors_mode_s2/F</td>
</tr>
<tr>
<td>9.345</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>u_v9958/u_command/w_next_2_s3/I3</td>
</tr>
<tr>
<td>9.900</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_2_s3/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>u_v9958/u_command/w_next_sx[2]_1_s/I1</td>
</tr>
<tr>
<td>11.382</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[2]_1_s/COUT</td>
</tr>
<tr>
<td>11.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>u_v9958/u_command/w_next_sx[3]_1_s/CIN</td>
</tr>
<tr>
<td>11.418</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[3]_1_s/COUT</td>
</tr>
<tr>
<td>11.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>u_v9958/u_command/w_next_sx[4]_1_s/CIN</td>
</tr>
<tr>
<td>11.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[4]_1_s/COUT</td>
</tr>
<tr>
<td>11.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>u_v9958/u_command/w_next_sx[5]_1_s/CIN</td>
</tr>
<tr>
<td>11.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[5]_1_s/COUT</td>
</tr>
<tr>
<td>11.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>u_v9958/u_command/w_next_sx[6]_1_s/CIN</td>
</tr>
<tr>
<td>11.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[6]_1_s/COUT</td>
</tr>
<tr>
<td>11.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>u_v9958/u_command/w_next_sx[7]_1_s/CIN</td>
</tr>
<tr>
<td>11.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[7]_1_s/COUT</td>
</tr>
<tr>
<td>11.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>u_v9958/u_command/w_next_sx[8]_1_s/CIN</td>
</tr>
<tr>
<td>11.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[8]_1_s/COUT</td>
</tr>
<tr>
<td>11.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>u_v9958/u_command/w_next_sx[9]_1_s/CIN</td>
</tr>
<tr>
<td>12.064</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[9]_1_s/SUM</td>
</tr>
<tr>
<td>12.315</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_v9958/u_command/n307_s7/I2</td>
</tr>
<tr>
<td>12.885</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s7/F</td>
</tr>
<tr>
<td>12.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>u_v9958/u_command/n307_s5/I2</td>
</tr>
<tr>
<td>13.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s5/F</td>
</tr>
<tr>
<td>13.867</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>u_v9958/u_command/n668_s2/I2</td>
</tr>
<tr>
<td>14.238</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s2/F</td>
</tr>
<tr>
<td>14.242</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>u_v9958/u_command/n668_s1/I1</td>
</tr>
<tr>
<td>14.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s1/F</td>
</tr>
<tr>
<td>15.700</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>u_v9958/u_command/n676_s0/I2</td>
</tr>
<tr>
<td>16.027</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n676_s0/F</td>
</tr>
<tr>
<td>16.370</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_dy_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>u_v9958/u_command/ff_dy_1_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>u_v9958/u_command/ff_dy_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.637, 45.169%; route: 5.397, 52.571%; tC2Q: 0.232, 2.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_dy_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.271</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][B]</td>
<td>u_v9958/u_color_palette/w_4colors_mode_s2/I1</td>
</tr>
<tr>
<td>7.826</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R17C13[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_color_palette/w_4colors_mode_s2/F</td>
</tr>
<tr>
<td>9.345</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>u_v9958/u_command/w_next_2_s3/I3</td>
</tr>
<tr>
<td>9.900</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_2_s3/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>u_v9958/u_command/w_next_sx[2]_1_s/I1</td>
</tr>
<tr>
<td>11.382</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[2]_1_s/COUT</td>
</tr>
<tr>
<td>11.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>u_v9958/u_command/w_next_sx[3]_1_s/CIN</td>
</tr>
<tr>
<td>11.418</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[3]_1_s/COUT</td>
</tr>
<tr>
<td>11.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>u_v9958/u_command/w_next_sx[4]_1_s/CIN</td>
</tr>
<tr>
<td>11.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[4]_1_s/COUT</td>
</tr>
<tr>
<td>11.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>u_v9958/u_command/w_next_sx[5]_1_s/CIN</td>
</tr>
<tr>
<td>11.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[5]_1_s/COUT</td>
</tr>
<tr>
<td>11.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>u_v9958/u_command/w_next_sx[6]_1_s/CIN</td>
</tr>
<tr>
<td>11.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[6]_1_s/COUT</td>
</tr>
<tr>
<td>11.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>u_v9958/u_command/w_next_sx[7]_1_s/CIN</td>
</tr>
<tr>
<td>11.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[7]_1_s/COUT</td>
</tr>
<tr>
<td>11.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>u_v9958/u_command/w_next_sx[8]_1_s/CIN</td>
</tr>
<tr>
<td>11.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[8]_1_s/COUT</td>
</tr>
<tr>
<td>11.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>u_v9958/u_command/w_next_sx[9]_1_s/CIN</td>
</tr>
<tr>
<td>12.064</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[9]_1_s/SUM</td>
</tr>
<tr>
<td>12.315</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_v9958/u_command/n307_s7/I2</td>
</tr>
<tr>
<td>12.885</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s7/F</td>
</tr>
<tr>
<td>12.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>u_v9958/u_command/n307_s5/I2</td>
</tr>
<tr>
<td>13.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s5/F</td>
</tr>
<tr>
<td>13.867</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>u_v9958/u_command/n668_s2/I2</td>
</tr>
<tr>
<td>14.238</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s2/F</td>
</tr>
<tr>
<td>14.242</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>u_v9958/u_command/n668_s1/I1</td>
</tr>
<tr>
<td>14.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s1/F</td>
</tr>
<tr>
<td>15.700</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>u_v9958/u_command/n676_s0/I2</td>
</tr>
<tr>
<td>16.027</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n676_s0/F</td>
</tr>
<tr>
<td>16.370</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_dy_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>u_v9958/u_command/ff_dy_6_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>u_v9958/u_command/ff_dy_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.637, 45.169%; route: 5.397, 52.571%; tC2Q: 0.232, 2.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_dy_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.271</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][B]</td>
<td>u_v9958/u_color_palette/w_4colors_mode_s2/I1</td>
</tr>
<tr>
<td>7.826</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R17C13[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_color_palette/w_4colors_mode_s2/F</td>
</tr>
<tr>
<td>9.345</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>u_v9958/u_command/w_next_2_s3/I3</td>
</tr>
<tr>
<td>9.900</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_2_s3/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>u_v9958/u_command/w_next_sx[2]_1_s/I1</td>
</tr>
<tr>
<td>11.382</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[2]_1_s/COUT</td>
</tr>
<tr>
<td>11.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>u_v9958/u_command/w_next_sx[3]_1_s/CIN</td>
</tr>
<tr>
<td>11.418</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[3]_1_s/COUT</td>
</tr>
<tr>
<td>11.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>u_v9958/u_command/w_next_sx[4]_1_s/CIN</td>
</tr>
<tr>
<td>11.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[4]_1_s/COUT</td>
</tr>
<tr>
<td>11.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>u_v9958/u_command/w_next_sx[5]_1_s/CIN</td>
</tr>
<tr>
<td>11.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[5]_1_s/COUT</td>
</tr>
<tr>
<td>11.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>u_v9958/u_command/w_next_sx[6]_1_s/CIN</td>
</tr>
<tr>
<td>11.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[6]_1_s/COUT</td>
</tr>
<tr>
<td>11.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>u_v9958/u_command/w_next_sx[7]_1_s/CIN</td>
</tr>
<tr>
<td>11.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[7]_1_s/COUT</td>
</tr>
<tr>
<td>11.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>u_v9958/u_command/w_next_sx[8]_1_s/CIN</td>
</tr>
<tr>
<td>11.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[8]_1_s/COUT</td>
</tr>
<tr>
<td>11.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>u_v9958/u_command/w_next_sx[9]_1_s/CIN</td>
</tr>
<tr>
<td>12.064</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[9]_1_s/SUM</td>
</tr>
<tr>
<td>12.315</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_v9958/u_command/n307_s7/I2</td>
</tr>
<tr>
<td>12.885</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s7/F</td>
</tr>
<tr>
<td>12.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>u_v9958/u_command/n307_s5/I2</td>
</tr>
<tr>
<td>13.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s5/F</td>
</tr>
<tr>
<td>13.867</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>u_v9958/u_command/n668_s2/I2</td>
</tr>
<tr>
<td>14.238</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s2/F</td>
</tr>
<tr>
<td>14.242</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>u_v9958/u_command/n668_s1/I1</td>
</tr>
<tr>
<td>14.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s1/F</td>
</tr>
<tr>
<td>15.700</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[3][B]</td>
<td>u_v9958/u_command/n676_s0/I2</td>
</tr>
<tr>
<td>16.027</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R17C28[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n676_s0/F</td>
</tr>
<tr>
<td>16.370</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_dy_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[2][B]</td>
<td>u_v9958/u_command/ff_dy_7_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C27[2][B]</td>
<td>u_v9958/u_command/ff_dy_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.637, 45.169%; route: 5.397, 52.571%; tC2Q: 0.232, 2.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
</tr>
<tr>
<td>7.346</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/I1</td>
</tr>
<tr>
<td>7.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>7.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C40[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>9.660</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>u_v9958/u_command/u_cache/n6693_s9/I2</td>
</tr>
<tr>
<td>10.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s9/F</td>
</tr>
<tr>
<td>11.150</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_31_s9/I1</td>
</tr>
<tr>
<td>11.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_wdata_31_s9/F</td>
</tr>
<tr>
<td>12.666</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_address_16_s8/I2</td>
</tr>
<tr>
<td>13.037</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_address_16_s8/F</td>
</tr>
<tr>
<td>13.442</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s11/I3</td>
</tr>
<tr>
<td>13.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s11/F</td>
</tr>
<tr>
<td>13.818</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s8/I2</td>
</tr>
<tr>
<td>14.373</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s8/F</td>
</tr>
<tr>
<td>15.144</td>
<td>0.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C39[1][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_1_s6/I0</td>
</tr>
<tr>
<td>15.606</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C39[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_data_mask_1_s6/F</td>
</tr>
<tr>
<td>16.329</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_cache1_data_mask_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C39[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_1_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C39[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.823, 37.390%; route: 6.170, 60.341%; tC2Q: 0.232, 2.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_dy_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.271</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][B]</td>
<td>u_v9958/u_color_palette/w_4colors_mode_s2/I1</td>
</tr>
<tr>
<td>7.826</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R17C13[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_color_palette/w_4colors_mode_s2/F</td>
</tr>
<tr>
<td>9.345</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>u_v9958/u_command/w_next_2_s3/I3</td>
</tr>
<tr>
<td>9.900</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_2_s3/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>u_v9958/u_command/w_next_sx[2]_1_s/I1</td>
</tr>
<tr>
<td>11.382</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[2]_1_s/COUT</td>
</tr>
<tr>
<td>11.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>u_v9958/u_command/w_next_sx[3]_1_s/CIN</td>
</tr>
<tr>
<td>11.418</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[3]_1_s/COUT</td>
</tr>
<tr>
<td>11.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>u_v9958/u_command/w_next_sx[4]_1_s/CIN</td>
</tr>
<tr>
<td>11.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[4]_1_s/COUT</td>
</tr>
<tr>
<td>11.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>u_v9958/u_command/w_next_sx[5]_1_s/CIN</td>
</tr>
<tr>
<td>11.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[5]_1_s/COUT</td>
</tr>
<tr>
<td>11.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>u_v9958/u_command/w_next_sx[6]_1_s/CIN</td>
</tr>
<tr>
<td>11.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[6]_1_s/COUT</td>
</tr>
<tr>
<td>11.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>u_v9958/u_command/w_next_sx[7]_1_s/CIN</td>
</tr>
<tr>
<td>11.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[7]_1_s/COUT</td>
</tr>
<tr>
<td>11.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>u_v9958/u_command/w_next_sx[8]_1_s/CIN</td>
</tr>
<tr>
<td>11.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[8]_1_s/COUT</td>
</tr>
<tr>
<td>11.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>u_v9958/u_command/w_next_sx[9]_1_s/CIN</td>
</tr>
<tr>
<td>12.064</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[9]_1_s/SUM</td>
</tr>
<tr>
<td>12.315</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_v9958/u_command/n307_s7/I2</td>
</tr>
<tr>
<td>12.885</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s7/F</td>
</tr>
<tr>
<td>12.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>u_v9958/u_command/n307_s5/I2</td>
</tr>
<tr>
<td>13.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s5/F</td>
</tr>
<tr>
<td>13.867</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>u_v9958/u_command/n668_s2/I2</td>
</tr>
<tr>
<td>14.238</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s2/F</td>
</tr>
<tr>
<td>14.242</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>u_v9958/u_command/n668_s1/I1</td>
</tr>
<tr>
<td>14.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s1/F</td>
</tr>
<tr>
<td>15.636</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>u_v9958/u_command/n668_s0/I2</td>
</tr>
<tr>
<td>15.963</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s0/F</td>
</tr>
<tr>
<td>16.296</td>
<td>0.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_dy_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>u_v9958/u_command/ff_dy_8_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>u_v9958/u_command/ff_dy_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.637, 45.494%; route: 5.324, 52.230%; tC2Q: 0.232, 2.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_dy_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.271</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][B]</td>
<td>u_v9958/u_color_palette/w_4colors_mode_s2/I1</td>
</tr>
<tr>
<td>7.826</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R17C13[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_color_palette/w_4colors_mode_s2/F</td>
</tr>
<tr>
<td>9.345</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>u_v9958/u_command/w_next_2_s3/I3</td>
</tr>
<tr>
<td>9.900</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_2_s3/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>u_v9958/u_command/w_next_sx[2]_1_s/I1</td>
</tr>
<tr>
<td>11.382</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[2]_1_s/COUT</td>
</tr>
<tr>
<td>11.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>u_v9958/u_command/w_next_sx[3]_1_s/CIN</td>
</tr>
<tr>
<td>11.418</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[3]_1_s/COUT</td>
</tr>
<tr>
<td>11.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>u_v9958/u_command/w_next_sx[4]_1_s/CIN</td>
</tr>
<tr>
<td>11.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[4]_1_s/COUT</td>
</tr>
<tr>
<td>11.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>u_v9958/u_command/w_next_sx[5]_1_s/CIN</td>
</tr>
<tr>
<td>11.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[5]_1_s/COUT</td>
</tr>
<tr>
<td>11.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>u_v9958/u_command/w_next_sx[6]_1_s/CIN</td>
</tr>
<tr>
<td>11.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[6]_1_s/COUT</td>
</tr>
<tr>
<td>11.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>u_v9958/u_command/w_next_sx[7]_1_s/CIN</td>
</tr>
<tr>
<td>11.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[7]_1_s/COUT</td>
</tr>
<tr>
<td>11.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>u_v9958/u_command/w_next_sx[8]_1_s/CIN</td>
</tr>
<tr>
<td>11.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[8]_1_s/COUT</td>
</tr>
<tr>
<td>11.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>u_v9958/u_command/w_next_sx[9]_1_s/CIN</td>
</tr>
<tr>
<td>12.064</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[9]_1_s/SUM</td>
</tr>
<tr>
<td>12.315</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_v9958/u_command/n307_s7/I2</td>
</tr>
<tr>
<td>12.885</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s7/F</td>
</tr>
<tr>
<td>12.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>u_v9958/u_command/n307_s5/I2</td>
</tr>
<tr>
<td>13.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s5/F</td>
</tr>
<tr>
<td>13.867</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>u_v9958/u_command/n668_s2/I2</td>
</tr>
<tr>
<td>14.238</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s2/F</td>
</tr>
<tr>
<td>14.242</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>u_v9958/u_command/n668_s1/I1</td>
</tr>
<tr>
<td>14.797</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s1/F</td>
</tr>
<tr>
<td>15.636</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][B]</td>
<td>u_v9958/u_command/n668_s0/I2</td>
</tr>
<tr>
<td>15.963</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C27[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n668_s0/F</td>
</tr>
<tr>
<td>16.296</td>
<td>0.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_dy_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_v9958/u_command/ff_dy_9_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_v9958/u_command/ff_dy_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.637, 45.494%; route: 5.324, 52.230%; tC2Q: 0.232, 2.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
</tr>
<tr>
<td>7.346</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/I1</td>
</tr>
<tr>
<td>7.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>7.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C40[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>9.660</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>u_v9958/u_command/u_cache/n6693_s9/I2</td>
</tr>
<tr>
<td>10.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s9/F</td>
</tr>
<tr>
<td>11.640</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9/I3</td>
</tr>
<tr>
<td>12.157</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9/F</td>
</tr>
<tr>
<td>12.568</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8/I0</td>
</tr>
<tr>
<td>13.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s7/I3</td>
</tr>
<tr>
<td>13.865</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s7/F</td>
</tr>
<tr>
<td>14.112</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I2</td>
</tr>
<tr>
<td>14.483</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.658</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I0</td>
</tr>
<tr>
<td>15.228</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>16.227</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_7_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.130, 40.800%; route: 5.761, 56.908%; tC2Q: 0.232, 2.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
</tr>
<tr>
<td>7.346</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/I1</td>
</tr>
<tr>
<td>7.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>7.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C40[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>9.660</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>u_v9958/u_command/u_cache/n6693_s9/I2</td>
</tr>
<tr>
<td>10.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s9/F</td>
</tr>
<tr>
<td>11.640</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9/I3</td>
</tr>
<tr>
<td>12.157</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9/F</td>
</tr>
<tr>
<td>12.568</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8/I0</td>
</tr>
<tr>
<td>13.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s7/I3</td>
</tr>
<tr>
<td>13.865</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s7/F</td>
</tr>
<tr>
<td>14.112</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I2</td>
</tr>
<tr>
<td>14.483</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.658</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I0</td>
</tr>
<tr>
<td>15.228</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>16.212</td>
<td>0.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[2][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_8_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C45[2][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.130, 40.862%; route: 5.746, 56.843%; tC2Q: 0.232, 2.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
</tr>
<tr>
<td>7.346</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/I1</td>
</tr>
<tr>
<td>7.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>7.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C40[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>9.660</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>u_v9958/u_command/u_cache/n6693_s9/I2</td>
</tr>
<tr>
<td>10.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s9/F</td>
</tr>
<tr>
<td>11.640</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9/I3</td>
</tr>
<tr>
<td>12.157</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9/F</td>
</tr>
<tr>
<td>12.568</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8/I0</td>
</tr>
<tr>
<td>13.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s7/I3</td>
</tr>
<tr>
<td>13.865</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s7/F</td>
</tr>
<tr>
<td>14.112</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I2</td>
</tr>
<tr>
<td>14.483</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.658</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I0</td>
</tr>
<tr>
<td>15.228</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>16.171</td>
<td>0.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_15_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C40[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.130, 41.027%; route: 5.705, 56.668%; tC2Q: 0.232, 2.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
</tr>
<tr>
<td>7.346</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/I1</td>
</tr>
<tr>
<td>7.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>7.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C40[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>9.660</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>u_v9958/u_command/u_cache/n6693_s9/I2</td>
</tr>
<tr>
<td>10.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s9/F</td>
</tr>
<tr>
<td>11.640</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9/I3</td>
</tr>
<tr>
<td>12.157</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9/F</td>
</tr>
<tr>
<td>12.568</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8/I0</td>
</tr>
<tr>
<td>13.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s7/I3</td>
</tr>
<tr>
<td>13.865</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s7/F</td>
</tr>
<tr>
<td>14.112</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I2</td>
</tr>
<tr>
<td>14.483</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.658</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I0</td>
</tr>
<tr>
<td>15.228</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>16.163</td>
<td>0.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_data_mask_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_0_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.130, 41.061%; route: 5.697, 56.633%; tC2Q: 0.232, 2.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
</tr>
<tr>
<td>7.346</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/I1</td>
</tr>
<tr>
<td>7.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>7.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C40[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>9.660</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>u_v9958/u_command/u_cache/n6693_s9/I2</td>
</tr>
<tr>
<td>10.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s9/F</td>
</tr>
<tr>
<td>11.150</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_31_s9/I1</td>
</tr>
<tr>
<td>11.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_wdata_31_s9/F</td>
</tr>
<tr>
<td>12.666</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_address_16_s8/I2</td>
</tr>
<tr>
<td>13.037</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_address_16_s8/F</td>
</tr>
<tr>
<td>13.442</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s11/I3</td>
</tr>
<tr>
<td>13.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s11/F</td>
</tr>
<tr>
<td>13.818</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s8/I2</td>
</tr>
<tr>
<td>14.373</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s8/F</td>
</tr>
<tr>
<td>15.462</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_2_s6/I0</td>
</tr>
<tr>
<td>16.011</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_data_mask_2_s6/F</td>
</tr>
<tr>
<td>16.155</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_cache1_data_mask_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_2_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C38[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.910, 38.904%; route: 5.909, 58.788%; tC2Q: 0.232, 2.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
</tr>
<tr>
<td>7.346</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/I1</td>
</tr>
<tr>
<td>7.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>7.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C40[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>9.660</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>u_v9958/u_command/u_cache/n6693_s9/I2</td>
</tr>
<tr>
<td>10.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s9/F</td>
</tr>
<tr>
<td>11.150</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_wdata_31_s9/I1</td>
</tr>
<tr>
<td>11.667</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R25C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_wdata_31_s9/F</td>
</tr>
<tr>
<td>12.666</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_address_16_s8/I2</td>
</tr>
<tr>
<td>13.037</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_address_16_s8/F</td>
</tr>
<tr>
<td>13.442</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s11/I3</td>
</tr>
<tr>
<td>13.813</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s11/F</td>
</tr>
<tr>
<td>13.818</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C33[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s8/I2</td>
</tr>
<tr>
<td>14.373</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C33[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s8/F</td>
</tr>
<tr>
<td>15.462</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[2][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s7/I0</td>
</tr>
<tr>
<td>16.011</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s7/F</td>
</tr>
<tr>
<td>16.155</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C38[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache1_data_mask_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.910, 38.904%; route: 5.909, 58.788%; tC2Q: 0.232, 2.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
</tr>
<tr>
<td>7.346</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/I1</td>
</tr>
<tr>
<td>7.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>7.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C40[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>9.660</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>u_v9958/u_command/u_cache/n6693_s9/I2</td>
</tr>
<tr>
<td>10.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s9/F</td>
</tr>
<tr>
<td>11.640</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9/I3</td>
</tr>
<tr>
<td>12.157</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9/F</td>
</tr>
<tr>
<td>12.568</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8/I0</td>
</tr>
<tr>
<td>13.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s7/I3</td>
</tr>
<tr>
<td>13.865</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s7/F</td>
</tr>
<tr>
<td>14.112</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I2</td>
</tr>
<tr>
<td>14.483</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.658</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I0</td>
</tr>
<tr>
<td>15.228</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>16.136</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_data_mask_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_2_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C43[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_data_mask_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.130, 41.169%; route: 5.670, 56.518%; tC2Q: 0.232, 2.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
</tr>
<tr>
<td>7.346</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/I1</td>
</tr>
<tr>
<td>7.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>7.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C40[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>9.660</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>u_v9958/u_command/u_cache/n6693_s9/I2</td>
</tr>
<tr>
<td>10.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s9/F</td>
</tr>
<tr>
<td>11.640</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9/I3</td>
</tr>
<tr>
<td>12.157</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9/F</td>
</tr>
<tr>
<td>12.568</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8/I0</td>
</tr>
<tr>
<td>13.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s7/I3</td>
</tr>
<tr>
<td>13.865</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s7/F</td>
</tr>
<tr>
<td>14.112</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I2</td>
</tr>
<tr>
<td>14.483</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.658</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I0</td>
</tr>
<tr>
<td>15.228</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>16.131</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_5_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.130, 41.192%; route: 5.665, 56.494%; tC2Q: 0.232, 2.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_3_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R16C14[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_3_s0/Q</td>
</tr>
<tr>
<td>8.484</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[0][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n776_s28/I3</td>
</tr>
<tr>
<td>8.855</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R35C13[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n776_s28/F</td>
</tr>
<tr>
<td>9.661</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C17[3][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n776_s22/I0</td>
</tr>
<tr>
<td>10.178</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R40C17[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n776_s22/F</td>
</tr>
<tr>
<td>11.887</td>
<td>1.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C13[3][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n991_s14/I2</td>
</tr>
<tr>
<td>12.340</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R33C13[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n991_s14/F</td>
</tr>
<tr>
<td>12.767</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C13[1][B]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n706_s5/I0</td>
</tr>
<tr>
<td>13.322</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R35C13[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n706_s5/F</td>
</tr>
<tr>
<td>14.444</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n699_s4/I3</td>
</tr>
<tr>
<td>14.999</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C18[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n699_s4/F</td>
</tr>
<tr>
<td>15.655</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n699_s1/I2</td>
</tr>
<tr>
<td>16.117</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C21[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n699_s1/F</td>
</tr>
<tr>
<td>16.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C21[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_screen_mode/ff_vram_address_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C21[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_7_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C21[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_vram_address_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.913, 29.090%; route: 6.869, 68.594%; tC2Q: 0.232, 2.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_ny_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C18[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_1_s0/Q</td>
</tr>
<tr>
<td>7.271</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[3][B]</td>
<td>u_v9958/u_color_palette/w_4colors_mode_s2/I1</td>
</tr>
<tr>
<td>7.826</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R17C13[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_color_palette/w_4colors_mode_s2/F</td>
</tr>
<tr>
<td>9.345</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>u_v9958/u_command/w_next_2_s3/I3</td>
</tr>
<tr>
<td>9.900</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_2_s3/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>u_v9958/u_command/w_next_sx[2]_1_s/I1</td>
</tr>
<tr>
<td>11.382</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[2]_1_s/COUT</td>
</tr>
<tr>
<td>11.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>u_v9958/u_command/w_next_sx[3]_1_s/CIN</td>
</tr>
<tr>
<td>11.418</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[3]_1_s/COUT</td>
</tr>
<tr>
<td>11.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>u_v9958/u_command/w_next_sx[4]_1_s/CIN</td>
</tr>
<tr>
<td>11.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[4]_1_s/COUT</td>
</tr>
<tr>
<td>11.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>u_v9958/u_command/w_next_sx[5]_1_s/CIN</td>
</tr>
<tr>
<td>11.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[5]_1_s/COUT</td>
</tr>
<tr>
<td>11.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>u_v9958/u_command/w_next_sx[6]_1_s/CIN</td>
</tr>
<tr>
<td>11.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[6]_1_s/COUT</td>
</tr>
<tr>
<td>11.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>u_v9958/u_command/w_next_sx[7]_1_s/CIN</td>
</tr>
<tr>
<td>11.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[7]_1_s/COUT</td>
</tr>
<tr>
<td>11.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>u_v9958/u_command/w_next_sx[8]_1_s/CIN</td>
</tr>
<tr>
<td>11.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[8]_1_s/COUT</td>
</tr>
<tr>
<td>11.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>u_v9958/u_command/w_next_sx[9]_1_s/CIN</td>
</tr>
<tr>
<td>12.064</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_sx[9]_1_s/SUM</td>
</tr>
<tr>
<td>12.315</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td>u_v9958/u_command/n307_s7/I2</td>
</tr>
<tr>
<td>12.885</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C35[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s7/F</td>
</tr>
<tr>
<td>12.886</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[3][B]</td>
<td>u_v9958/u_command/n307_s5/I2</td>
</tr>
<tr>
<td>13.339</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C35[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s5/F</td>
</tr>
<tr>
<td>13.779</td>
<td>0.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[3][B]</td>
<td>u_v9958/u_command/n1054_s3/I0</td>
</tr>
<tr>
<td>14.349</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C33[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n1054_s3/F</td>
</tr>
<tr>
<td>14.350</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[3][A]</td>
<td>u_v9958/u_command/n1054_s2/I2</td>
</tr>
<tr>
<td>14.899</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C33[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n1054_s2/F</td>
</tr>
<tr>
<td>15.075</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[2][B]</td>
<td>u_v9958/u_command/n1056_s1/I2</td>
</tr>
<tr>
<td>15.402</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R13C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n1056_s1/F</td>
</tr>
<tr>
<td>16.101</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_ny_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>u_v9958/u_command/ff_ny_2_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>u_v9958/u_command/ff_ny_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.830, 48.313%; route: 4.936, 49.366%; tC2Q: 0.232, 2.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C15[2][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_2_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R16C15[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_2_s0/Q</td>
</tr>
<tr>
<td>7.033</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][B]</td>
<td>u_v9958/u_command/w_next_0_s1/I2</td>
</tr>
<tr>
<td>7.550</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R14C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s1/F</td>
</tr>
<tr>
<td>8.938</td>
<td>1.388</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[3][A]</td>
<td>u_v9958/u_command/w_next_0_s0/I0</td>
</tr>
<tr>
<td>9.487</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R14C34[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s0/F</td>
</tr>
<tr>
<td>9.493</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[3][B]</td>
<td>u_v9958/u_command/w_next_1_s3/I2</td>
</tr>
<tr>
<td>9.946</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C34[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s3/F</td>
</tr>
<tr>
<td>10.595</td>
<td>0.648</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>11.165</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>11.165</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C38[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>11.200</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C38[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>11.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>11.235</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>11.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>11.271</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>11.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>11.306</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>11.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>11.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>11.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>11.376</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>11.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C39[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>11.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>11.886</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[3][B]</td>
<td>u_v9958/u_command/n307_s9/I3</td>
</tr>
<tr>
<td>12.441</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C39[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n307_s9/F</td>
</tr>
<tr>
<td>12.863</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[3][B]</td>
<td>u_v9958/u_command/n1906_s19/I0</td>
</tr>
<tr>
<td>13.234</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C40[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n1906_s19/F</td>
</tr>
<tr>
<td>13.238</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C40[1][A]</td>
<td>u_v9958/u_command/n1906_s14/I0</td>
</tr>
<tr>
<td>13.755</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n1906_s14/F</td>
</tr>
<tr>
<td>14.736</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>u_v9958/u_command/n1906_s7/I1</td>
</tr>
<tr>
<td>15.107</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n1906_s7/F</td>
</tr>
<tr>
<td>15.504</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td>u_v9958/u_command/n1906_s5/I1</td>
</tr>
<tr>
<td>16.074</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n1906_s5/F</td>
</tr>
<tr>
<td>16.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td>u_v9958/u_command/ff_state_1_s1/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C44[1][B]</td>
<td>u_v9958/u_command/ff_state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.719, 47.333%; route: 5.019, 50.340%; tC2Q: 0.232, 2.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
</tr>
<tr>
<td>7.346</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/I1</td>
</tr>
<tr>
<td>7.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>7.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C40[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>9.660</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>u_v9958/u_command/u_cache/n6693_s9/I2</td>
</tr>
<tr>
<td>10.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s9/F</td>
</tr>
<tr>
<td>11.640</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9/I3</td>
</tr>
<tr>
<td>12.157</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9/F</td>
</tr>
<tr>
<td>12.568</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8/I0</td>
</tr>
<tr>
<td>13.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s7/I3</td>
</tr>
<tr>
<td>13.865</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s7/F</td>
</tr>
<tr>
<td>14.112</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I2</td>
</tr>
<tr>
<td>14.483</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.658</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I0</td>
</tr>
<tr>
<td>15.228</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>16.047</td>
<td>0.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_10_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C45[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.130, 41.539%; route: 5.581, 56.128%; tC2Q: 0.232, 2.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
</tr>
<tr>
<td>7.346</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/I1</td>
</tr>
<tr>
<td>7.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>7.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C40[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>9.660</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>u_v9958/u_command/u_cache/n6693_s9/I2</td>
</tr>
<tr>
<td>10.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s9/F</td>
</tr>
<tr>
<td>11.640</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9/I3</td>
</tr>
<tr>
<td>12.157</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9/F</td>
</tr>
<tr>
<td>12.568</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8/I0</td>
</tr>
<tr>
<td>13.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s7/I3</td>
</tr>
<tr>
<td>13.865</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s7/F</td>
</tr>
<tr>
<td>14.112</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I2</td>
</tr>
<tr>
<td>14.483</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.658</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I0</td>
</tr>
<tr>
<td>15.228</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>16.047</td>
<td>0.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_13_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C45[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.130, 41.539%; route: 5.581, 56.128%; tC2Q: 0.232, 2.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.709</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C39[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_4_s0/Q</td>
</tr>
<tr>
<td>7.346</td>
<td>1.010</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[1][A]</td>
<td>u_v9958/u_command/u_cache/n6_s0/I1</td>
</tr>
<tr>
<td>7.916</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6_s0/COUT</td>
</tr>
<tr>
<td>7.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C40[1][B]</td>
<td>u_v9958/u_command/u_cache/n7_s0/CIN</td>
</tr>
<tr>
<td>7.951</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n7_s0/COUT</td>
</tr>
<tr>
<td>7.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][A]</td>
<td>u_v9958/u_command/u_cache/n8_s0/CIN</td>
</tr>
<tr>
<td>7.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n8_s0/COUT</td>
</tr>
<tr>
<td>7.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C40[2][B]</td>
<td>u_v9958/u_command/u_cache/n9_s0/CIN</td>
</tr>
<tr>
<td>8.021</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n9_s0/COUT</td>
</tr>
<tr>
<td>8.021</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][A]</td>
<td>u_v9958/u_command/u_cache/n10_s0/CIN</td>
</tr>
<tr>
<td>8.056</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n10_s0/COUT</td>
</tr>
<tr>
<td>8.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[0][B]</td>
<td>u_v9958/u_command/u_cache/n11_s0/CIN</td>
</tr>
<tr>
<td>8.092</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n11_s0/COUT</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][A]</td>
<td>u_v9958/u_command/u_cache/n12_s0/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n12_s0/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[1][B]</td>
<td>u_v9958/u_command/u_cache/n13_s0/CIN</td>
</tr>
<tr>
<td>8.162</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n13_s0/COUT</td>
</tr>
<tr>
<td>8.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][A]</td>
<td>u_v9958/u_command/u_cache/n14_s0/CIN</td>
</tr>
<tr>
<td>8.197</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n14_s0/COUT</td>
</tr>
<tr>
<td>8.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C41[2][B]</td>
<td>u_v9958/u_command/u_cache/n15_s0/CIN</td>
</tr>
<tr>
<td>8.232</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n15_s0/COUT</td>
</tr>
<tr>
<td>8.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][A]</td>
<td>u_v9958/u_command/u_cache/n16_s0/CIN</td>
</tr>
<tr>
<td>8.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n16_s0/COUT</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[0][B]</td>
<td>u_v9958/u_command/u_cache/n17_s0/CIN</td>
</tr>
<tr>
<td>8.303</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n17_s0/COUT</td>
</tr>
<tr>
<td>8.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td>u_v9958/u_command/u_cache/n18_s0/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n18_s0/COUT</td>
</tr>
<tr>
<td>9.660</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[0][A]</td>
<td>u_v9958/u_command/u_cache/n6693_s9/I2</td>
</tr>
<tr>
<td>10.215</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R25C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/n6693_s9/F</td>
</tr>
<tr>
<td>11.640</td>
<td>1.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[3][B]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9/I3</td>
</tr>
<tr>
<td>12.157</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R26C38[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s9/F</td>
</tr>
<tr>
<td>12.568</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td>u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8/I0</td>
</tr>
<tr>
<td>13.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_cache_vram_rdata_en_s8/F</td>
</tr>
<tr>
<td>13.310</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s7/I3</td>
</tr>
<tr>
<td>13.865</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s7/F</td>
</tr>
<tr>
<td>14.112</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_valid_s5/I2</td>
</tr>
<tr>
<td>14.483</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C34[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_valid_s5/F</td>
</tr>
<tr>
<td>14.658</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][B]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_16_s13/I0</td>
</tr>
<tr>
<td>15.228</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R27C34[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/u_cache/ff_vram_address_16_s13/F</td>
</tr>
<tr>
<td>16.043</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/u_cache/ff_vram_address_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_4_s0/CLK</td>
</tr>
<tr>
<td>17.709</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C41[0][A]</td>
<td>u_v9958/u_command/u_cache/ff_vram_address_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.130, 41.554%; route: 5.577, 56.112%; tC2Q: 0.232, 2.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[1][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R29C24[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0/Q</td>
</tr>
<tr>
<td>5.669</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_5_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R29C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_5_s0/Q</td>
</tr>
<tr>
<td>5.669</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[2][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_4_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R45C29[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_odd_4_s0/Q</td>
</tr>
<tr>
<td>5.673</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.990%; tC2Q: 0.201, 61.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R29C23[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_7_s0/Q</td>
</tr>
<tr>
<td>5.673</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.990%; tC2Q: 0.201, 61.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[1][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R45C29[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0/Q</td>
</tr>
<tr>
<td>5.675</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.420%; tC2Q: 0.201, 60.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C26[2][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_2_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R45C26[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_odd_2_s0/Q</td>
</tr>
<tr>
<td>5.675</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.420%; tC2Q: 0.201, 60.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_6_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C23[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_6_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C23</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_4_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C23[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_4_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C23</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_3_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_3_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C23</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_0_s0/CLK</td>
</tr>
<tr>
<td>5.544</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C22[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_x_0_s0/Q</td>
</tr>
<tr>
<td>5.666</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C23</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_display_color_oe_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ff_display_g_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[0][B]</td>
<td>u_v9958/u_color_palette/ff_display_color_oe_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R34C43[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color_oe_s0/Q</td>
</tr>
<tr>
<td>5.670</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/u_color_palette_ram/ff_display_g_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[0][A]</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ff_display_g_2_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C43[0][A]</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ff_display_g_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.121%; tC2Q: 0.202, 61.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/ff_tap0_b_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_tap1_b_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[1][B]</td>
<td>u_v9958/u_video_out/ff_tap0_b_0_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C34[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap0_b_0_s0/Q</td>
</tr>
<tr>
<td>5.670</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C34</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_tap1_b_0_s4/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C34</td>
<td>u_v9958/u_video_out/ff_tap1_b_0_s4/CLK</td>
</tr>
<tr>
<td>5.353</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C34</td>
<td>u_v9958/u_video_out/ff_tap1_b_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.121%; tC2Q: 0.202, 61.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_display_color_oe_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ff_display_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[0][B]</td>
<td>u_v9958/u_color_palette/ff_display_color_oe_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R34C43[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color_oe_s0/Q</td>
</tr>
<tr>
<td>5.673</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/u_color_palette_ram/ff_display_r_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ff_display_r_2_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C43[0][B]</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ff_display_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.685%; tC2Q: 0.202, 61.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_display_color_oe_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ff_display_g_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[0][B]</td>
<td>u_v9958/u_color_palette/ff_display_color_oe_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R34C43[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color_oe_s0/Q</td>
</tr>
<tr>
<td>5.673</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/u_color_palette_ram/ff_display_g_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[1][A]</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ff_display_g_0_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C43[1][A]</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ff_display_g_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.685%; tC2Q: 0.202, 61.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_display_color_oe_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ff_display_g_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[0][B]</td>
<td>u_v9958/u_color_palette/ff_display_color_oe_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R34C43[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color_oe_s0/Q</td>
</tr>
<tr>
<td>5.673</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/u_color_palette_ram/ff_display_g_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[1][B]</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ff_display_g_1_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C43[1][B]</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ff_display_g_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.685%; tC2Q: 0.202, 61.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_display_color_oe_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ff_display_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[0][B]</td>
<td>u_v9958/u_color_palette/ff_display_color_oe_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R34C43[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color_oe_s0/Q</td>
</tr>
<tr>
<td>5.673</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/u_color_palette_ram/ff_display_r_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[0][A]</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ff_display_r_1_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C43[0][A]</td>
<td>u_v9958/u_color_palette/u_color_palette_ram/ff_display_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.685%; tC2Q: 0.202, 61.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_rgb_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_g_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td>u_v9958/u_color_palette/ff_rgb_load_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R35C39[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_rgb_load_s0/Q</td>
</tr>
<tr>
<td>5.677</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_5_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C39[2][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.536%; tC2Q: 0.202, 60.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_rgb_load_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_g_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td>u_v9958/u_color_palette/ff_rgb_load_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R35C39[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_rgb_load_s0/Q</td>
</tr>
<tr>
<td>5.677</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_7_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C39[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.536%; tC2Q: 0.202, 60.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R32C23[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_4_s0/Q</td>
</tr>
<tr>
<td>5.792</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 54.955%; tC2Q: 0.202, 45.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_palette_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[2][B]</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R35C38[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
</tr>
<tr>
<td>5.687</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_1_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 41.283%; tC2Q: 0.202, 58.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_palette_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[2][B]</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R35C38[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
</tr>
<tr>
<td>5.687</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[0][B]</td>
<td>u_v9958/u_color_palette/ff_palette_num_2_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C38[0][B]</td>
<td>u_v9958/u_color_palette/ff_palette_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 41.283%; tC2Q: 0.202, 58.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_palette_num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[2][B]</td>
<td>u_v9958/u_color_palette/ff_palette_num_4_s1/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R35C38[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_4_s1/Q</td>
</tr>
<tr>
<td>5.687</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C38[1][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_3_s0/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C38[1][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.142, 41.283%; tC2Q: 0.202, 58.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_3_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C23[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_3_s0/Q</td>
</tr>
<tr>
<td>5.796</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.351%; tC2Q: 0.202, 44.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C24[2][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_0_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C24[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_0_s0/Q</td>
</tr>
<tr>
<td>5.796</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.351%; tC2Q: 0.202, 44.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C26[0][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_0_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C26[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_odd_0_s0/Q</td>
</tr>
<tr>
<td>5.807</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.461</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.424%; tC2Q: 0.202, 43.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.968</td>
<td>13.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.800</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>17.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.968</td>
<td>13.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.800</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>17.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.968</td>
<td>13.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.800</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>17.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.968</td>
<td>13.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>17.800</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.915</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>17.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>17.727</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>7.319</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.772</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>9.399</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.281</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>6.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>6.095</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>7.319</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.772</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>9.399</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.281</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>6.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>6.095</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>7.319</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.772</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>9.399</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.281</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>6.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>6.095</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.103</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>6.335</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>7.319</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.772</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>9.399</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.160</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.281</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>6.246</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>6.095</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>25.693</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>25.693</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>25.693</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>25.693</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C34[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C34[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/c0_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C39[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C39[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C39[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C39[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C39[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C39[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C39[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C40[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C39[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C39[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C40[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C39[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C39[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.640</td>
<td>11.640</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.640</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.472</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.744</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>17.976</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>18.959</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>19.412</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>21.040</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C46[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.281</td>
<td>23.281</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.281</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.610</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.881</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C46[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>25.846</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
<tr>
<td>25.811</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C46[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.503</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.640</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 13.744%; route: 2.611, 79.217%; tC2Q: 0.232, 7.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_25_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[1][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_25_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[1][A]</td>
<td>u_debugger/ff_counter_25_s3/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C18[1][A]</td>
<td>u_debugger/ff_counter_25_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_blue_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_blue_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[2][A]</td>
<td>u_debugger/ff_blue_5_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C17[2][A]</td>
<td>u_debugger/ff_blue_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_green_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_green_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>u_debugger/ff_green_4_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C17[0][A]</td>
<td>u_debugger/ff_green_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_green_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_green_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][B]</td>
<td>u_debugger/ff_green_5_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C19[0][B]</td>
<td>u_debugger/ff_green_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_red_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_red_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_debugger/ff_red_5_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_debugger/ff_red_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_on_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_on_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>u_debugger/ff_on_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>u_debugger/ff_on_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>u_debugger/ff_wr_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C17[1][A]</td>
<td>u_debugger/ff_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[2][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[2][A]</td>
<td>u_debugger/ff_counter_0_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C19[2][A]</td>
<td>u_debugger/ff_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td>u_debugger/ff_counter_1_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C19[2][A]</td>
<td>u_debugger/ff_counter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td>u_debugger/ff_counter_2_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C19[1][A]</td>
<td>u_debugger/ff_counter_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>u_debugger/ff_counter_3_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>u_debugger/ff_counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[2][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[2][B]</td>
<td>u_debugger/ff_counter_4_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[2][B]</td>
<td>u_debugger/ff_counter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>u_debugger/ff_counter_5_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>u_debugger/ff_counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>u_debugger/ff_counter_6_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[1][B]</td>
<td>u_debugger/ff_counter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[1][A]</td>
<td>u_debugger/ff_counter_7_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[1][A]</td>
<td>u_debugger/ff_counter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_debugger/ff_counter_8_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>u_debugger/ff_counter_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][A]</td>
<td>u_debugger/ff_counter_9_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C18[0][A]</td>
<td>u_debugger/ff_counter_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[2][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[2][B]</td>
<td>u_debugger/ff_counter_10_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[2][B]</td>
<td>u_debugger/ff_counter_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[2][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[2][A]</td>
<td>u_debugger/ff_counter_11_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[2][A]</td>
<td>u_debugger/ff_counter_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][B]</td>
<td>u_debugger/ff_counter_12_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[1][B]</td>
<td>u_debugger/ff_counter_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[1][A]</td>
<td>u_debugger/ff_counter_13_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[1][A]</td>
<td>u_debugger/ff_counter_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][B]</td>
<td>u_debugger/ff_counter_14_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[0][B]</td>
<td>u_debugger/ff_counter_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>u_debugger/ff_counter_15_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>u_debugger/ff_counter_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>u_debugger/ff_counter_16_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C19[0][A]</td>
<td>u_debugger/ff_counter_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/ff_counter_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[2][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.545</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R17C16[2][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.115</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[3][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>6.425</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1736</td>
<td>R12C21[3][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>7.457</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td style=" font-weight:bold;">u_debugger/ff_counter_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>2150</td>
<td>PLL_R[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.343</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C18[2][B]</td>
<td>u_debugger/ff_counter_17_s1/CLK</td>
</tr>
<tr>
<td>5.354</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C18[2][B]</td>
<td>u_debugger/ff_counter_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 14.663%; route: 1.602, 75.783%; tC2Q: 0.202, 9.555%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_31_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_30_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_29_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_28_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_27_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_26_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_20_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_4_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.057</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.057</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_sdram/ff_sdr_read_data_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>3.830</td>
<td>3.830</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>6.104</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_sdr_read_data_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.820</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
</tr>
<tr>
<td>9.650</td>
<td>3.830</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUTP</td>
</tr>
<tr>
<td>11.161</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_sdr_read_data_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2150</td>
<td>clk85m</td>
<td>-3.313</td>
<td>2.274</td>
</tr>
<tr>
<td>1736</td>
<td>n36_6</td>
<td>-3.313</td>
<td>1.628</td>
</tr>
<tr>
<td>168</td>
<td>u_v9958/u_command/u_cache/ff_priority[0]</td>
<td>4.840</td>
<td>2.148</td>
</tr>
<tr>
<td>121</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane[0]</td>
<td>3.328</td>
<td>1.006</td>
</tr>
<tr>
<td>118</td>
<td>u_v9958/u_command/u_cache/ff_priority[1]</td>
<td>4.312</td>
<td>1.843</td>
</tr>
<tr>
<td>115</td>
<td>u_v9958/w_vram_interleave</td>
<td>2.470</td>
<td>2.109</td>
</tr>
<tr>
<td>112</td>
<td>u_v9958/u_command/ff_cache_vram_address[0]</td>
<td>3.972</td>
<td>1.257</td>
</tr>
<tr>
<td>103</td>
<td>u_v9958/u_command/n5284_7</td>
<td>3.617</td>
<td>2.356</td>
</tr>
<tr>
<td>97</td>
<td>u_v9958/u_command/ff_start</td>
<td>5.104</td>
<td>2.111</td>
</tr>
<tr>
<td>97</td>
<td>u_v9958/w_h_count[0]</td>
<td>6.157</td>
<td>1.486</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C39</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C48</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R39C52</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
