<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_div_exp_dp.v.html" target="file-frame">third_party/tests/utd-sv/fpu_div_exp_dp.v</a>
time_elapsed: 0.041s
ram usage: 10952 KB
</pre>
<pre class="log">

module fpu_div_exp_dp (
	inq_in1,
	inq_in2,
	d1stg_step,
	d234stg_fdiv,
	div_expadd1_in1_dbl,
	div_expadd1_in1_sng,
	div_expadd1_in2_exp_in2_dbl,
	div_expadd1_in2_exp_in2_sng,
	d3stg_fdiv,
	d4stg_fdiv,
	div_shl_cnt,
	div_exp1_expadd1,
	div_exp1_0835,
	div_exp1_0118,
	div_exp1_zero,
	div_exp1_load,
	div_expadd2_in1_exp_out,
	d5stg_fdiva,
	d5stg_fdivd,
	d5stg_fdivs,
	d6stg_fdiv,
	d7stg_fdiv,
	div_expadd2_no_decr_inv,
	div_expadd2_cin,
	div_exp_out_expadd2,
	div_exp_out_expadd22_inv,
	div_exp_out_of,
	d7stg_to_0_inv,
	d7stg_fdivd,
	div_exp_out_exp_out,
	d7stg_rndup_inv,
	div_frac_add_52_inv,
	div_exp_out_load,
	fdiv_clken_l,
	rclk,
	div_exp1,
	div_expadd2_12,
	div_exp_out,
	div_exp_outa,
	se,
	si,
	so
);
	input [62:52] inq_in1;
	input [62:52] inq_in2;
	input d1stg_step;
	input d234stg_fdiv;
	input div_expadd1_in1_dbl;
	input div_expadd1_in1_sng;
	input div_expadd1_in2_exp_in2_dbl;
	input div_expadd1_in2_exp_in2_sng;
	input d3stg_fdiv;
	input d4stg_fdiv;
	input [5:0] div_shl_cnt;
	input div_exp1_expadd1;
	input div_exp1_0835;
	input div_exp1_0118;
	input div_exp1_zero;
	input div_exp1_load;
	input div_expadd2_in1_exp_out;
	input d5stg_fdiva;
	input d5stg_fdivd;
	input d5stg_fdivs;
	input d6stg_fdiv;
	input d7stg_fdiv;
	input div_expadd2_no_decr_inv;
	input div_expadd2_cin;
	input div_exp_out_expadd2;
	input div_exp_out_expadd22_inv;
	input div_exp_out_of;
	input d7stg_to_0_inv;
	input d7stg_fdivd;
	input div_exp_out_exp_out;
	input d7stg_rndup_inv;
	input div_frac_add_52_inv;
	input div_exp_out_load;
	input fdiv_clken_l;
	input rclk;
	output [12:0] div_exp1;
	output div_expadd2_12;
	output [12:0] div_exp_out;
	output [10:0] div_exp_outa;
	input se;
	input si;
	output so;
	wire [10:0] div_exp_in1;
	wire [10:0] div_exp_in2;
	wire [12:0] div_expadd1_in1;
	wire [12:0] div_expadd1_in2;
	wire [12:0] div_expadd1;
	wire [12:0] div_exp1_in;
	wire [12:0] div_exp1;
	wire [12:0] div_expadd2_in1;
	wire [12:0] div_expadd2_in2;
	wire [12:0] div_expadd2;
	wire div_expadd2_12;
	wire [12:0] div_exp_out_in;
	wire [12:0] div_exp_out;
	wire [10:0] div_exp_outa;
	wire se_l;
	assign se_l = ~se;
	clken_buf ckbuf_div_exp_dp(
		.clk(clk),
		.rclk(rclk),
		.enb_l(fdiv_clken_l),
		.tmb_l(se_l)
	);
	dffe_s #(11) i_div_exp_in1(
		.din(inq_in1[62:52]),
		.en(d1stg_step),
		.clk(clk),
		.q(div_exp_in1[10:0]),
		.se(se),
		.si(),
		.so()
	);
	dffe_s #(11) i_div_exp_in2(
		.din(inq_in2[62:52]),
		.en(d1stg_step),
		.clk(clk),
		.q(div_exp_in2[10:0]),
		.se(se),
		.si(),
		.so()
	);
	assign div_expadd1_in1[12:0] = ((({13 {d234stg_fdiv}} &amp; div_exp1[12:0]) | ({13 {div_expadd1_in1_dbl}} &amp; {2&#39;b0, div_exp_in1[10:0]})) | ({13 {div_expadd1_in1_sng}} &amp; {5&#39;b0, div_exp_in1[10:3]}));
	assign div_expadd1_in2[12:0] = (((((({13 {div_expadd1_in1_dbl}} &amp; 13&#39;h0436) | ({13 {div_expadd1_in1_sng}} &amp; 13&#39;h0099)) | ({13 {div_expadd1_in2_exp_in2_dbl}} &amp; ~{2&#39;b0, div_exp_in2[10:0]})) | ({13 {div_expadd1_in2_exp_in2_sng}} &amp; ~{5&#39;b0, div_exp_in2[10:3]})) | ({13 {d3stg_fdiv}} &amp; ~{7&#39;b0, div_shl_cnt[5:0]})) | ({13 {d4stg_fdiv}} &amp; {7&#39;b0, div_shl_cnt[5:0]}));
	assign div_expadd1[12:0] = (div_expadd1_in1[12:0] + div_expadd1_in2[12:0]);
	assign div_exp1_in[12:0] = (((({13 {div_exp1_expadd1}} &amp; div_expadd1[12:0]) | ({13 {div_exp1_0835}} &amp; 13&#39;h0835)) | ({13 {div_exp1_0118}} &amp; 13&#39;h0118)) | ({13 {div_exp1_zero}} &amp; 13&#39;h0000));
	dffe_s #(13) i_div_exp1(
		.din(div_exp1_in[12:0]),
		.en(div_exp1_load),
		.clk(clk),
		.q(div_exp1[12:0]),
		.se(se),
		.si(),
		.so()
	);
	assign div_expadd2_in1[12:0] = (({13 {div_expadd2_in1_exp_out}} &amp; div_exp_out[12:0]) | ({13 {d5stg_fdiva}} &amp; div_exp1[12:0]));
	assign div_expadd2_in2[12:0] = ((({13 {d5stg_fdiva}} &amp; {7&#39;h7f, d5stg_fdivs, 1&#39;b0, d5stg_fdivd, d5stg_fdivs, 1&#39;b1, d5stg_fdivs}) | ({13 {d6stg_fdiv}} &amp; {13 {div_expadd2_no_decr_inv}})) | ({13 {d7stg_fdiv}} &amp; 13&#39;h0000));
	assign div_expadd2[12:0] = ((div_expadd2_in1[12:0] + div_expadd2_in2[12:0]) + {12&#39;b0, div_expadd2_cin});
	assign div_expadd2_12 = div_expadd2[12];
	assign div_exp_out_in[12:0] = ((({13 {(div_exp_out_expadd2 &amp;&amp; !(div_frac_add_52_inv &amp;&amp; div_exp_out_expadd22_inv))}} &amp; div_expadd2[12:0]) | ({13 {div_exp_out_of}} &amp; {2&#39;b00, {3 {d7stg_fdivd}}, 7&#39;h7f, d7stg_to_0_inv})) | ({13 {(div_exp_out_exp_out &amp;&amp; (div_frac_add_52_inv || d7stg_rndup_inv))}} &amp; div_exp_out[12:0]));
	dffe_s #(13) i_div_exp_out(
		.din(div_exp_out_in[12:0]),
		.en(div_exp_out_load),
		.clk(clk),
		.q(div_exp_out[12:0]),
		.se(se),
		.si(),
		.so()
	);
	assign div_exp_outa[10:0] = div_exp_out[10:0];
endmodule

</pre>
</body>