Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 26 17:13:10 2022
| Host         : Lucas running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HPPSO_v6_control_sets_placed.rpt
| Design       : HPPSO_v6
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   271 |
|    Minimum number of control sets                        |   271 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1367 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   271 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    32 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |   226 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             125 |           71 |
| No           | No                    | Yes                    |              70 |           39 |
| No           | Yes                   | No                     |             315 |          112 |
| Yes          | No                    | No                     |             608 |          221 |
| Yes          | No                    | Yes                    |             960 |          425 |
| Yes          | Yes                   | No                     |            7491 |         2868 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------------------------------+--------------------------------+------------------+----------------+
|    Clock Signal    |                 Enable Signal                |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+--------------------+----------------------------------------------+--------------------------------+------------------+----------------+
|  FSL_Clk_IBUF_BUFG | compsoc/ready_cmpsc_reg_0                    | FSL_Rst_IBUF                   |                1 |              1 |
|  FSL_Clk_IBUF_BUFG | fit_part1/random/E[0]                        | FSL_Rst_IBUF                   |                2 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part5/adsb/FSM_onehot_state_reg[0]_0[0]  | FSL_Rst_IBUF                   |                3 |              4 |
|  FSL_Clk_IBUF_BUFG | compsoc/s_y_pj[3]_i_1_n_0                    | FSL_Rst_IBUF                   |                2 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part4/adsb/FSM_onehot_state_reg[2]_1[0]  | FSL_Rst_IBUF                   |                2 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part3/adsb/FSM_onehot_state_reg[2]_1[0]  | FSL_Rst_IBUF                   |                2 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part6/adsb/FSM_onehot_state_reg[2]_1[0]  | FSL_Rst_IBUF                   |                2 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part6/random/ready_reg_4[0]              | FSL_Rst_IBUF                   |                3 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part7/adsb/FSM_onehot_state_reg[2]_1[0]  | FSL_Rst_IBUF                   |                2 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part9/random/ready_reg_4[0]              | FSL_Rst_IBUF                   |                1 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part7/random/ready_reg_4[0]              | FSL_Rst_IBUF                   |                1 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part2/adsb/FSM_onehot_state_reg[2]_1[0]  | FSL_Rst_IBUF                   |                2 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part10/adsb/FSM_onehot_state_reg[2]_1[0] | FSL_Rst_IBUF                   |                2 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part5/random/ready_reg_4[0]              | FSL_Rst_IBUF                   |                1 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part8/adsb/FSM_onehot_state_reg[2]_1[0]  | FSL_Rst_IBUF                   |                2 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part2/random/ready_reg_4[0]              | FSL_Rst_IBUF                   |                1 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part8/random/ready_reg_4[0]              | FSL_Rst_IBUF                   |                2 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part1/adsb/FSM_onehot_state_reg[2]_2[0]  | FSL_Rst_IBUF                   |                3 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part1/adsb/FSM_onehot_state_reg[0]_0[0]  | FSL_Rst_IBUF                   |                2 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part9/adsb/FSM_onehot_state_reg[0]_0[0]  | FSL_Rst_IBUF                   |                2 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part9/adsb/FSM_onehot_state_reg[2]_1[0]  | FSL_Rst_IBUF                   |                2 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part4/adsb/FSM_onehot_state_reg[0]_0[0]  | FSL_Rst_IBUF                   |                2 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part4/random/ready_reg_4[0]              | FSL_Rst_IBUF                   |                2 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part8/adsb/FSM_onehot_state_reg[0]_0[0]  | FSL_Rst_IBUF                   |                1 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part6/adsb/FSM_onehot_state_reg[0]_0[0]  | FSL_Rst_IBUF                   |                1 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part10/adsb/FSM_onehot_state_reg[0]_0[0] | FSL_Rst_IBUF                   |                2 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part5/adsb/FSM_onehot_state_reg[2]_1[0]  | FSL_Rst_IBUF                   |                2 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part3/adsb/FSM_onehot_state_reg[0]_0[0]  | FSL_Rst_IBUF                   |                2 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part2/adsb/FSM_onehot_state_reg[0]_0[0]  | FSL_Rst_IBUF                   |                2 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part3/random/ready_reg_4[0]              | FSL_Rst_IBUF                   |                1 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part10/random/ready_reg_4[0]             | FSL_Rst_IBUF                   |                1 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part7/adsb/FSM_onehot_state_reg[0]_0[0]  | FSL_Rst_IBUF                   |                2 |              4 |
|  FSL_Clk_IBUF_BUFG | fit_part1/FSM_onehot_state_pso_reg[1][0]     | FSL_Rst_IBUF                   |                2 |              5 |
|  FSL_Clk_IBUF_BUFG | fit_part4/mul2/E[0]                          | FSL_Rst_IBUF                   |                6 |             11 |
|  FSL_Clk_IBUF_BUFG | fit_part6/mul2/E[0]                          | FSL_Rst_IBUF                   |                4 |             11 |
|  FSL_Clk_IBUF_BUFG | fit_part3/mul2/E[0]                          | FSL_Rst_IBUF                   |                6 |             11 |
|  FSL_Clk_IBUF_BUFG | fit_part10/mul2/E[0]                         | FSL_Rst_IBUF                   |                4 |             11 |
|  FSL_Clk_IBUF_BUFG | fit_part2/mul2/E[0]                          | FSL_Rst_IBUF                   |                4 |             11 |
|  FSL_Clk_IBUF_BUFG | fit_part7/mul2/E[0]                          | FSL_Rst_IBUF                   |                5 |             11 |
|  FSL_Clk_IBUF_BUFG | fit_part5/mul2/E[0]                          | FSL_Rst_IBUF                   |                6 |             11 |
|  FSL_Clk_IBUF_BUFG | fit_part9/mul2/E[0]                          | FSL_Rst_IBUF                   |                5 |             11 |
|  FSL_Clk_IBUF_BUFG | fit_part1/mul2/E[0]                          | FSL_Rst_IBUF                   |                4 |             11 |
|  FSL_Clk_IBUF_BUFG | fit_part8/mul2/E[0]                          | FSL_Rst_IBUF                   |                5 |             11 |
|  FSL_Clk_IBUF_BUFG | compsoc/FSM_onehot_state_reg_n_0_[11]        | FSL_Rst_IBUF                   |                4 |             12 |
|  FSL_Clk_IBUF_BUFG | compsoc/FSM_onehot_state_pso_reg[3]          |                                |                4 |             14 |
|  FSL_Clk_IBUF_BUFG | calc_inertia/calc_add_inertia/update         | FSL_Rst_IBUF                   |               18 |             23 |
|  FSL_Clk_IBUF_BUFG | fit_part5/random/ready_reg_0                 | fit_part5/random/dim_reg[3]    |                9 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part5/adsb/FSM_onehot_state_reg[9]       | fit_part5/adsb/dim_reg[3]      |                9 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part4/random/ready_reg_0                 | fit_part4/random/dim_reg[3]    |                9 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part10/adsb/FSM_onehot_state_reg[9]      | fit_part10/adsb/dim_reg[3]     |               11 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part4/random/ready_reg_3                 | fit_part4/random/dim_reg[3]_0  |               13 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part5/random/ready_reg_1                 | fit_part5/random/dim_reg[3]_2  |                9 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part3/random/ready_reg_0                 | fit_part3/random/dim_reg[3]    |                9 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part3/random/ready_reg_2                 | fit_part3/random/dim_reg[3]_1  |                9 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part3/random/ready_reg_3                 | fit_part3/random/dim_reg[3]_0  |                8 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part4/random/ready_reg_1                 | fit_part4/random/dim_reg[3]_2  |                8 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part10/random/ready_reg_1                | fit_part10/random/dim_reg[3]_2 |               13 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part6/random/ready_reg_1                 | fit_part6/random/dim_reg[3]_2  |                6 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part4/random/ready_reg_2                 | fit_part4/random/dim_reg[3]_1  |               10 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part10/random/ready_reg_0                | fit_part10/random/dim_reg[3]   |                8 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part10/random/ready_reg_2                | fit_part10/random/dim_reg[3]_1 |               14 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part6/random/ready_reg_0                 | fit_part6/random/dim_reg[3]    |                8 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part2/random/ready_reg_0                 | fit_part2/random/dim_reg[3]    |                9 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part2/random/ready_reg_3                 | fit_part2/random/dim_reg[3]_0  |               13 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part6/random/ready_reg_2                 | fit_part6/random/dim_reg[3]_1  |                8 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part6/random/ready_reg_3                 | fit_part6/random/dim_reg[3]_0  |               13 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part2/random/ready_reg_2                 | fit_part2/random/dim_reg[3]_1  |               10 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part2/random/ready_reg_1                 | fit_part2/random/dim_reg[3]_2  |                7 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part3/random/ready_reg_1                 | fit_part3/random/dim_reg[3]_2  |                9 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part7/random/ready_reg_2                 | fit_part7/random/dim_reg[3]_1  |                8 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part7/random/ready_reg_3                 | fit_part7/random/dim_reg[3]_0  |               10 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part7/random/ready_reg_0                 | fit_part7/random/dim_reg[3]    |                7 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part3/adsb/FSM_onehot_state_reg[9]       | fit_part3/adsb/dim_reg[3]      |                8 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part4/adsb/FSM_onehot_state_reg[9]       | fit_part4/adsb/dim_reg[3]      |                8 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part8/adsb/FSM_onehot_state_reg[9]       | fit_part8/adsb/dim_reg[3]      |                6 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part2/adsb/FSM_onehot_state_reg[9]       | fit_part2/adsb/dim_reg[3]      |                7 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part6/adsb/FSM_onehot_state_reg[9]       | fit_part6/adsb/dim_reg[3]      |               10 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part8/random/ready_reg_3                 | fit_part8/random/dim_reg[3]_0  |                8 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part8/random/ready_reg_2                 | fit_part8/random/dim_reg[3]_1  |                9 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part7/random/ready_reg_1                 | fit_part7/random/dim_reg[3]_2  |                5 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part8/random/ready_reg_1                 | fit_part8/random/dim_reg[3]_2  |                7 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part7/adsb/FSM_onehot_state_reg[9]       | fit_part7/adsb/dim_reg[3]      |                6 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part10/random/ready_reg_3                | fit_part10/random/dim_reg[3]_0 |               12 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part9/adsb/FSM_onehot_state_reg[9]       | fit_part9/adsb/dim_reg[3]      |               10 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part5/random/ready_reg_3                 | fit_part5/random/dim_reg[3]_0  |               14 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part5/random/ready_reg_2                 | fit_part5/random/dim_reg[3]_1  |               11 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part9/random/ready_reg_3                 | fit_part9/random/dim_reg[3]_0  |               12 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part9/random/ready_reg_0                 | fit_part9/random/dim_reg[3]    |               10 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part9/random/ready_reg_1                 | fit_part9/random/dim_reg[3]_2  |                9 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part9/random/ready_reg_2                 | fit_part9/random/dim_reg[3]_1  |                9 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part8/random/ready_reg_0                 | fit_part8/random/dim_reg[3]    |               10 |             25 |
|  FSL_Clk_IBUF_BUFG | fit_part5/adsb/update                        | FSL_Rst_IBUF                   |               20 |             26 |
|  FSL_Clk_IBUF_BUFG | fit_part2/adsb/update                        | FSL_Rst_IBUF                   |               19 |             26 |
|  FSL_Clk_IBUF_BUFG | fit_part4/adsb/update                        | FSL_Rst_IBUF                   |               20 |             26 |
|  FSL_Clk_IBUF_BUFG | fit_part9/adsb/update                        | FSL_Rst_IBUF                   |               22 |             26 |
|  FSL_Clk_IBUF_BUFG | fit_part10/adsb/update                       | FSL_Rst_IBUF                   |               22 |             26 |
|  FSL_Clk_IBUF_BUFG | fit_part6/adsb/update                        | FSL_Rst_IBUF                   |               19 |             26 |
|  FSL_Clk_IBUF_BUFG | fit_part8/adsb/update                        | FSL_Rst_IBUF                   |               17 |             26 |
|  FSL_Clk_IBUF_BUFG | fit_part1/adsb/update                        | FSL_Rst_IBUF                   |               18 |             26 |
|  FSL_Clk_IBUF_BUFG | fit_part3/adsb/update                        | FSL_Rst_IBUF                   |               15 |             26 |
|  FSL_Clk_IBUF_BUFG | fit_part7/adsb/update                        | FSL_Rst_IBUF                   |               17 |             26 |
|  FSL_Clk_IBUF_BUFG | compsoc/key[25]_i_1_n_0                      | FSL_Rst_IBUF                   |                9 |             26 |
|  FSL_Clk_IBUF_BUFG | fit_part7/adsb/count_reg[2][0]               | FSL_Rst_IBUF                   |                6 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part7/adsb/vdim_reg[0]_0[0]              | FSL_Rst_IBUF                   |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part7/adsb/vdim_reg[1][0]                | FSL_Rst_IBUF                   |               10 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part7/adsb/vdim_reg[2]_1[0]              | FSL_Rst_IBUF                   |               10 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part7/adsb/vdim_reg[2][0]                | FSL_Rst_IBUF                   |               15 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part7/adsb/vdim_reg[0][0]                | FSL_Rst_IBUF                   |                8 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part7/adsb/vdim_reg[2]_0[0]              | FSL_Rst_IBUF                   |               10 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part7/mul/update                         | FSL_Rst_IBUF                   |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part7/mul/FSM_onehot_state_reg[5][0]     |                                |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part2/adsb/count_reg[2][0]               | FSL_Rst_IBUF                   |                4 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part2/adsb/vdim_reg[2]_0[0]              | FSL_Rst_IBUF                   |                7 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part2/adsb/vdim_reg[0]_0[0]              | FSL_Rst_IBUF                   |               12 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part2/adsb/vdim_reg[2][0]                | FSL_Rst_IBUF                   |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part2/adsb/vdim_reg[2]_1[0]              | FSL_Rst_IBUF                   |                8 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part2/adsb/vdim_reg[0][0]                | FSL_Rst_IBUF                   |               13 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part2/adsb/vdim_reg[1][0]                | FSL_Rst_IBUF                   |               14 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part2/mul/update                         | FSL_Rst_IBUF                   |               12 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part2/mul/FSM_onehot_state_reg[5][0]     |                                |                7 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part2/random/ready_reg_5                 |                                |                9 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part3/adsb/count_reg[2][0]               | FSL_Rst_IBUF                   |                6 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part3/adsb/vdim_reg[1][0]                | FSL_Rst_IBUF                   |               10 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part3/adsb/vdim_reg[0]_0[0]              | FSL_Rst_IBUF                   |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part3/adsb/vdim_reg[2][0]                | FSL_Rst_IBUF                   |               12 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part3/adsb/vdim_reg[2]_0[0]              | FSL_Rst_IBUF                   |                8 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part3/adsb/vdim_reg[2]_1[0]              | FSL_Rst_IBUF                   |                8 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part3/adsb/vdim_reg[0][0]                | FSL_Rst_IBUF                   |                8 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part3/mul/update                         | FSL_Rst_IBUF                   |               10 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part3/mul/FSM_onehot_state_reg[5][0]     |                                |                8 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part6/adsb/count_reg[2][0]               | FSL_Rst_IBUF                   |                5 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part6/adsb/vdim_reg[0][0]                | FSL_Rst_IBUF                   |               12 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part6/adsb/vdim_reg[0]_0[0]              | FSL_Rst_IBUF                   |               10 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part6/adsb/vdim_reg[2]_1[0]              | FSL_Rst_IBUF                   |               10 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part6/adsb/vdim_reg[1][0]                | FSL_Rst_IBUF                   |               12 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part2/mul2/update                        | FSL_Rst_IBUF                   |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part6/adsb/vdim_reg[2]_0[0]              | FSL_Rst_IBUF                   |               12 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part6/mul/FSM_onehot_state_reg[5][0]     |                                |                7 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part6/mul/update                         | FSL_Rst_IBUF                   |                9 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part3/mul2/update                        | FSL_Rst_IBUF                   |               13 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part3/random/ready_reg_5                 |                                |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part4/adsb/count_reg[2][0]               | FSL_Rst_IBUF                   |                5 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part4/adsb/vdim_reg[0]_0[0]              | FSL_Rst_IBUF                   |                7 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part4/adsb/vdim_reg[0][0]                | FSL_Rst_IBUF                   |                7 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part4/adsb/vdim_reg[2][0]                | FSL_Rst_IBUF                   |               10 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part4/adsb/vdim_reg[1][0]                | FSL_Rst_IBUF                   |                9 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part4/adsb/vdim_reg[2]_1[0]              | FSL_Rst_IBUF                   |                7 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part4/adsb/vdim_reg[2]_0[0]              | FSL_Rst_IBUF                   |                8 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part4/mul/update                         | FSL_Rst_IBUF                   |               10 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part4/mul/FSM_onehot_state_reg[5][0]     |                                |                9 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part4/mul2/update                        | FSL_Rst_IBUF                   |                9 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part6/adsb/vdim_reg[2][0]                | FSL_Rst_IBUF                   |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part4/random/ready_reg_5                 |                                |                7 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part5/adsb/count_reg[2][0]               | FSL_Rst_IBUF                   |                4 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part5/adsb/vdim_reg[0][0]                | FSL_Rst_IBUF                   |               13 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part5/adsb/vdim_reg[2]_1[0]              | FSL_Rst_IBUF                   |               14 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part5/adsb/vdim_reg[2]_0[0]              | FSL_Rst_IBUF                   |               13 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part5/adsb/vdim_reg[1][0]                | FSL_Rst_IBUF                   |               14 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part5/adsb/vdim_reg[2][0]                | FSL_Rst_IBUF                   |               12 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part5/adsb/vdim_reg[0]_0[0]              | FSL_Rst_IBUF                   |               12 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part5/mul/update                         | FSL_Rst_IBUF                   |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part5/mul/FSM_onehot_state_reg[5][0]     |                                |               14 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part5/mul2/update                        | FSL_Rst_IBUF                   |               13 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part5/random/ready_reg_5                 |                                |               10 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part6/mul2/update                        | FSL_Rst_IBUF                   |               10 |             27 |
|  FSL_Clk_IBUF_BUFG | calc_inertia/calc_add_inertia/E[0]           | FSL_Rst_IBUF                   |               13 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part6/random/ready_reg_5                 |                                |                9 |             27 |
|  FSL_Clk_IBUF_BUFG | calc_inertia/s_op_a_add[26]_i_1_n_0          |                                |               12 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part1/adsb/FSM_onehot_state_reg[9]_1     | fit_part1/adsb/dim_reg[3]_1    |               13 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part1/adsb/dim_reg[0]_0                  |                                |               14 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part7/mul2/update                        | FSL_Rst_IBUF                   |               10 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part1/adsb/dim_reg[0]                    |                                |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part1/adsb/dim_reg[3]                    | fit_part1/adsb/dim_reg[3]_0    |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part7/random/ready_reg_5                 |                                |               12 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part1/adsb/FSM_onehot_state_reg[2]_1[0]  | FSL_Rst_IBUF                   |                7 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part1/adsb/vdim_reg[2][0]                | FSL_Rst_IBUF                   |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part1/adsb/vdim_reg[0][0]                | FSL_Rst_IBUF                   |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part8/mul2/update                        | FSL_Rst_IBUF                   |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part1/adsb/vdim_reg[2]_1[0]              | FSL_Rst_IBUF                   |               12 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part1/adsb/vdim_reg[2]_0[0]              | FSL_Rst_IBUF                   |               12 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part1/adsb/vdim_reg[0]_0[0]              | FSL_Rst_IBUF                   |                9 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part1/adsb/vdim_reg[1][0]                | FSL_Rst_IBUF                   |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part1/mul/update                         | FSL_Rst_IBUF                   |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part8/adsb/count_reg[2][0]               | FSL_Rst_IBUF                   |               10 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part8/adsb/vdim_reg[1][0]                | FSL_Rst_IBUF                   |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part8/adsb/vdim_reg[2]_1[0]              | FSL_Rst_IBUF                   |                7 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part8/adsb/vdim_reg[0]_0[0]              | FSL_Rst_IBUF                   |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part8/adsb/vdim_reg[2]_0[0]              | FSL_Rst_IBUF                   |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part8/adsb/vdim_reg[0][0]                | FSL_Rst_IBUF                   |                8 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part8/adsb/vdim_reg[2][0]                | FSL_Rst_IBUF                   |               10 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part8/mul/update                         | FSL_Rst_IBUF                   |                9 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part8/mul/FSM_onehot_state_reg[5][0]     |                                |                6 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part1/mul/FSM_onehot_state_reg[5][0]     |                                |               10 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part1/mul2/update                        | FSL_Rst_IBUF                   |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part1/random/ready_reg_0                 | fit_part1/random/dim_reg[3]_0  |               13 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part1/random/ready_reg_1                 | fit_part1/random/dim_reg[3]    |               13 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part8/random/ready_reg_5                 |                                |                7 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part10/mul2/update                       | FSL_Rst_IBUF                   |               12 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part9/mul2/update                        | FSL_Rst_IBUF                   |                9 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part10/adsb/count_reg[2][0]              | FSL_Rst_IBUF                   |                6 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part10/adsb/vdim_reg[2]_0[0]             | FSL_Rst_IBUF                   |                8 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part10/adsb/vdim_reg[2]_1[0]             | FSL_Rst_IBUF                   |                6 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part10/adsb/vdim_reg[0][0]               | FSL_Rst_IBUF                   |                8 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part10/adsb/vdim_reg[0]_0[0]             | FSL_Rst_IBUF                   |                7 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part9/adsb/count_reg[2][0]               | FSL_Rst_IBUF                   |                6 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part9/adsb/vdim_reg[2][0]                | FSL_Rst_IBUF                   |               13 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part9/adsb/vdim_reg[0][0]                | FSL_Rst_IBUF                   |                9 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part9/adsb/vdim_reg[0]_0[0]              | FSL_Rst_IBUF                   |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part9/adsb/vdim_reg[1][0]                | FSL_Rst_IBUF                   |               12 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part9/adsb/vdim_reg[2]_0[0]              | FSL_Rst_IBUF                   |               10 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part9/adsb/vdim_reg[2]_1[0]              | FSL_Rst_IBUF                   |                8 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part9/mul/update                         | FSL_Rst_IBUF                   |               11 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part9/mul/FSM_onehot_state_reg[5][0]     |                                |               10 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part10/adsb/vdim_reg[1][0]               | FSL_Rst_IBUF                   |                8 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part10/adsb/vdim_reg[2][0]               | FSL_Rst_IBUF                   |                7 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part10/mul/update                        | FSL_Rst_IBUF                   |               10 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part9/random/ready_reg_5                 |                                |               15 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part10/mul/FSM_onehot_state_reg[5][0]    |                                |                8 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part10/random/ready_reg_5                |                                |               10 |             27 |
|  FSL_Clk_IBUF_BUFG | fit_part9/start                              | FSL_Rst_IBUF                   |               21 |             42 |
|  FSL_Clk_IBUF_BUFG | fit_part7/start                              | FSL_Rst_IBUF                   |               20 |             42 |
|  FSL_Clk_IBUF_BUFG | fit_part5/start                              | FSL_Rst_IBUF                   |               22 |             42 |
|  FSL_Clk_IBUF_BUFG | fit_part6/start                              | FSL_Rst_IBUF                   |               20 |             42 |
|  FSL_Clk_IBUF_BUFG | fit_part1/start                              | FSL_Rst_IBUF                   |               21 |             42 |
|  FSL_Clk_IBUF_BUFG | fit_part8/start                              | FSL_Rst_IBUF                   |               23 |             42 |
|  FSL_Clk_IBUF_BUFG | fit_part2/start                              | FSL_Rst_IBUF                   |               22 |             42 |
|  FSL_Clk_IBUF_BUFG | fit_part3/start                              | FSL_Rst_IBUF                   |               22 |             42 |
|  FSL_Clk_IBUF_BUFG | fit_part4/start                              | FSL_Rst_IBUF                   |               24 |             42 |
|  FSL_Clk_IBUF_BUFG | fit_part10/start                             | FSL_Rst_IBUF                   |               17 |             42 |
|  FSL_Clk_IBUF_BUFG | fit_part8/adsb/E[0]                          | FSL_Rst_IBUF                   |               21 |             54 |
|  FSL_Clk_IBUF_BUFG | fit_part2/adsb/E[0]                          | FSL_Rst_IBUF                   |               22 |             54 |
|  FSL_Clk_IBUF_BUFG | fit_part5/adsb/E[0]                          | FSL_Rst_IBUF                   |               22 |             54 |
|  FSL_Clk_IBUF_BUFG | fit_part9/mul/FSM_onehot_state_reg[2][0]     | FSL_Rst_IBUF                   |               34 |             54 |
|  FSL_Clk_IBUF_BUFG | fit_part10/mul/FSM_onehot_state_reg[2][0]    | FSL_Rst_IBUF                   |               31 |             54 |
|  FSL_Clk_IBUF_BUFG | fit_part7/adsb/E[0]                          | FSL_Rst_IBUF                   |               19 |             54 |
|  FSL_Clk_IBUF_BUFG | fit_part10/adsb/E[0]                         | FSL_Rst_IBUF                   |               23 |             54 |
|  FSL_Clk_IBUF_BUFG | fit_part7/mul/FSM_onehot_state_reg[2][0]     | FSL_Rst_IBUF                   |               30 |             54 |
|  FSL_Clk_IBUF_BUFG | fit_part4/adsb/E[0]                          | FSL_Rst_IBUF                   |               22 |             54 |
|  FSL_Clk_IBUF_BUFG | fit_part6/adsb/E[0]                          | FSL_Rst_IBUF                   |               24 |             54 |
|  FSL_Clk_IBUF_BUFG | fit_part3/mul/FSM_onehot_state_reg[2][0]     | FSL_Rst_IBUF                   |               30 |             54 |
|  FSL_Clk_IBUF_BUFG | fit_part6/mul/FSM_onehot_state_reg[2][0]     | FSL_Rst_IBUF                   |               31 |             54 |
|  FSL_Clk_IBUF_BUFG | fit_part3/adsb/E[0]                          | FSL_Rst_IBUF                   |               24 |             54 |
|  FSL_Clk_IBUF_BUFG | fit_part5/mul/FSM_onehot_state_reg[2][0]     | FSL_Rst_IBUF                   |               32 |             54 |
|  FSL_Clk_IBUF_BUFG | fit_part8/mul/FSM_onehot_state_reg[2][0]     | FSL_Rst_IBUF                   |               28 |             54 |
|  FSL_Clk_IBUF_BUFG | fit_part2/mul/FSM_onehot_state_reg[2][0]     | FSL_Rst_IBUF                   |               32 |             54 |
|  FSL_Clk_IBUF_BUFG | fit_part9/adsb/E[0]                          | FSL_Rst_IBUF                   |               22 |             54 |
|  FSL_Clk_IBUF_BUFG | fit_part1/mul/FSM_onehot_state_reg[2][0]     | FSL_Rst_IBUF                   |               30 |             54 |
|  FSL_Clk_IBUF_BUFG | fit_part4/mul/FSM_onehot_state_reg[2][0]     | FSL_Rst_IBUF                   |               34 |             54 |
|  FSL_Clk_IBUF_BUFG | fit_part1/adsb/E[0]                          | FSL_Rst_IBUF                   |               21 |             54 |
|  FSL_Clk_IBUF_BUFG | fit_part8/adsb/FSM_onehot_state_reg[2]_0     | FSL_Rst_IBUF                   |               33 |             81 |
|  FSL_Clk_IBUF_BUFG | fit_part9/adsb/FSM_onehot_state_reg[2]_0     | FSL_Rst_IBUF                   |               36 |             81 |
|  FSL_Clk_IBUF_BUFG | fit_part1/adsb/FSM_onehot_state_reg[2]_0     | FSL_Rst_IBUF                   |               30 |             81 |
|  FSL_Clk_IBUF_BUFG | fit_part2/adsb/FSM_onehot_state_reg[2]_0     | FSL_Rst_IBUF                   |               30 |             81 |
|  FSL_Clk_IBUF_BUFG | fit_part5/adsb/FSM_onehot_state_reg[2]_0     | FSL_Rst_IBUF                   |               31 |             81 |
|  FSL_Clk_IBUF_BUFG | fit_part6/adsb/FSM_onehot_state_reg[2]_0     | FSL_Rst_IBUF                   |               32 |             81 |
|  FSL_Clk_IBUF_BUFG | fit_part7/adsb/FSM_onehot_state_reg[2]_0     | FSL_Rst_IBUF                   |               24 |             81 |
|  FSL_Clk_IBUF_BUFG | fit_part3/adsb/FSM_onehot_state_reg[2]_0     | FSL_Rst_IBUF                   |               35 |             81 |
|  FSL_Clk_IBUF_BUFG | fit_part10/adsb/FSM_onehot_state_reg[2]_0    | FSL_Rst_IBUF                   |               34 |             81 |
|  FSL_Clk_IBUF_BUFG | fit_part4/adsb/FSM_onehot_state_reg[2]_0     | FSL_Rst_IBUF                   |               33 |             81 |
|  FSL_Clk_IBUF_BUFG |                                              |                                |               71 |            125 |
|  FSL_Clk_IBUF_BUFG | fit_part1/fready_reg_6[0]                    | FSL_Rst_IBUF                   |               54 |            189 |
|  FSL_Clk_IBUF_BUFG | fit_part1/fready_reg_2[0]                    | FSL_Rst_IBUF                   |               55 |            189 |
|  FSL_Clk_IBUF_BUFG | fit_part1/fready_reg_7[0]                    | FSL_Rst_IBUF                   |               59 |            189 |
|  FSL_Clk_IBUF_BUFG | fit_part1/fready_reg_0[0]                    | FSL_Rst_IBUF                   |               48 |            189 |
|  FSL_Clk_IBUF_BUFG | fit_part1/fready_reg_5[0]                    | FSL_Rst_IBUF                   |               52 |            189 |
|  FSL_Clk_IBUF_BUFG | fit_part1/fready_reg_1[0]                    | FSL_Rst_IBUF                   |               50 |            189 |
|  FSL_Clk_IBUF_BUFG | fit_part1/fready_reg_4[0]                    | FSL_Rst_IBUF                   |               47 |            189 |
|  FSL_Clk_IBUF_BUFG | fit_part1/E[0]                               | FSL_Rst_IBUF                   |               61 |            189 |
|  FSL_Clk_IBUF_BUFG | fit_part1/fready_reg_3[0]                    | FSL_Rst_IBUF                   |               55 |            189 |
|  FSL_Clk_IBUF_BUFG | fit_part1/fready_reg_8[0]                    | FSL_Rst_IBUF                   |               58 |            189 |
|  FSL_Clk_IBUF_BUFG |                                              | FSL_Rst_IBUF                   |              151 |            385 |
+--------------------+----------------------------------------------+--------------------------------+------------------+----------------+


