

================================================================
== Vitis HLS Report for 'findCorner'
================================================================
* Date:           Sun Nov 13 19:18:47 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_harris_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  4.359 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2204|     2204|  13.224 us|  13.224 us|  2204|  2204|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                 |                                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                            |                         Module                        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2_fu_22  |findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2  |     2182|     2182|  13.092 us|  13.092 us|  2182|  2182|       no|
        |grp_findCorner_Pipeline_VITIS_LOOP_452_9_fu_30                   |findCorner_Pipeline_VITIS_LOOP_452_9                   |       18|       18|   0.108 us|   0.108 us|    18|    18|       no|
        +-----------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       22|    -|    4453|   1884|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       22|    0|    4462|   1967|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        7|    0|       4|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |                             Instance                            |                         Module                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |grp_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2_fu_22  |findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2  |       22|   0|  4445|  1812|    0|
    |grp_findCorner_Pipeline_VITIS_LOOP_452_9_fu_30                   |findCorner_Pipeline_VITIS_LOOP_452_9                   |        0|   0|     8|    72|    0|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                            |                                                       |       22|   0|  4453|  1884|    0|
    +-----------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |RStream_read     |   9|          2|    1|          2|
    |ap_NS_fsm        |  31|          6|    1|          6|
    |ap_done          |   9|          2|    1|          2|
    |outStream_din    |   9|          2|  256|        512|
    |outStream_write  |  14|          3|    1|          3|
    |real_start       |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  81|         17|  261|        527|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                     | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                     |  5|   0|    5|          0|
    |ap_done_reg                                                                   |  1|   0|    1|          0|
    |grp_findCorner_Pipeline_VITIS_LOOP_375_1_VITIS_LOOP_376_2_fu_22_ap_start_reg  |  1|   0|    1|          0|
    |grp_findCorner_Pipeline_VITIS_LOOP_452_9_fu_30_ap_start_reg                   |  1|   0|    1|          0|
    |start_once_reg                                                                |  1|   0|    1|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                         |  9|   0|    9|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+--------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------------------+-----+-----+--------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_none|    findCorner|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_none|    findCorner|  return value|
|ap_start                  |   in|    1|  ap_ctrl_none|    findCorner|  return value|
|start_full_n              |   in|    1|  ap_ctrl_none|    findCorner|  return value|
|ap_done                   |  out|    1|  ap_ctrl_none|    findCorner|  return value|
|ap_continue               |   in|    1|  ap_ctrl_none|    findCorner|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_none|    findCorner|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_none|    findCorner|  return value|
|start_out                 |  out|    1|  ap_ctrl_none|    findCorner|  return value|
|start_write               |  out|    1|  ap_ctrl_none|    findCorner|  return value|
|RStream_dout              |   in|  256|       ap_fifo|       RStream|       pointer|
|RStream_num_data_valid    |   in|    5|       ap_fifo|       RStream|       pointer|
|RStream_fifo_cap          |   in|    5|       ap_fifo|       RStream|       pointer|
|RStream_empty_n           |   in|    1|       ap_fifo|       RStream|       pointer|
|RStream_read              |  out|    1|       ap_fifo|       RStream|       pointer|
|outStream_din             |  out|  256|       ap_fifo|     outStream|       pointer|
|outStream_num_data_valid  |   in|    5|       ap_fifo|     outStream|       pointer|
|outStream_fifo_cap        |   in|    5|       ap_fifo|     outStream|       pointer|
|outStream_full_n          |   in|    1|       ap_fifo|     outStream|       pointer|
|outStream_write           |  out|    1|       ap_fifo|     outStream|       pointer|
+--------------------------+-----+-----+--------------+--------------+--------------+

