[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"verilog"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~PLC|PLC>io_flushStageID",
    "sources":[
      "~PLC|PLC>io_flushReqOfID",
      "~PLC|PLC>io_stallReqOfID"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~PLC|PLC>io_stallStageID",
    "sources":[
      "~PLC|PLC>io_stallReqOfID"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~PLC|PLC>io_flushStageEXE",
    "sources":[
      "~PLC|PLC>io_stallReqOfID"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~PLC|PLC>io_stallStageIF",
    "sources":[
      "~PLC|PLC>io_stallReqOfID"
    ]
  }
]