// Seed: 3571142862
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd23,
    parameter id_9 = 32'd61
) (
    input tri1  _id_0,
    input wor   id_1,
    input wor   id_2,
    input uwire id_3,
    input tri1  id_4,
    input tri1  id_5
);
  logic [7:0] id_7, id_8;
  _id_9 :
  assert property (@(posedge 1) -1) wait (id_7 && 1) id_7[id_9 : id_0] = id_9;
  wire [-1 : -1] id_10, id_11, id_12;
  wire  id_13;
  logic id_14;
  module_0 modCall_1 ();
  logic id_15;
  wire [-1 : 1] id_16, id_17;
endmodule
