$date
	Sat Nov 30 23:09:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_seq $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' x $end
$var reg 3 ( ns [2:0] $end
$var reg 3 ) s [2:0] $end
$var reg 1 * z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
bx )
b0 (
0'
1&
0%
0$
1#
0"
x!
$end
#5
0*
0!
b0 )
1"
1%
#10
b1 (
0"
0%
1$
1'
0#
0&
#15
1"
1%
#20
0"
0%
#25
1"
1%
#30
b0 (
0"
0%
0$
0'
#35
1"
1%
#40
b1 (
0"
0%
1$
1'
#45
1"
1%
#50
0"
0%
#55
1"
1%
#60
0"
0%
#65
1"
1%
#70
0"
0%
#75
1"
1%
#80
0"
0%
#85
1"
1%
#90
b0 (
0"
0%
0$
0'
#95
1"
1%
#100
b1 (
0"
0%
1$
1'
#105
1"
1%
#110
0"
0%
#115
1"
1%
#120
0"
0%
#125
1"
1%
#130
b0 (
0"
0%
0$
0'
#135
1"
1%
#140
b1 (
0"
0%
1$
1'
#145
1"
1%
#150
0"
0%
#155
1"
1%
#160
0"
0%
#165
1"
1%
#170
0"
0%
#175
1"
1%
#180
b0 (
0"
0%
0$
0'
#185
1"
1%
#190
0"
0%
#195
1"
1%
#200
0"
0%
