
****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ../../tools/RocketChip/run_RocketChip_synthesis.tcl
# open_project rocket_chip.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/Vivado_Prj/rocket_chip/rocket_chip.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/freechips.rocketchip.system.DefaultFPGAConfig.behav_srams.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/freechips.rocketchip.system.DefaultFPGAConfig.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/freechips.rocketchip.system.DefaultFPGAConfig/plusarg_reader.v'.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1340.754 ; gain = 2.992 ; free physical = 16910 ; free virtual = 28520
# reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/Vivado_Prj/rocket_chip/rocket_chip.srcs/utils_1/imports/synth_1/ExampleRocketSystem.dcp with file /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/Vivado_Prj/rocket_chip/rocket_chip.runs/synth_1/ExampleRocketSystem.dcp
# launch_runs synth_1 -jobs 12
[Thu Jun 20 01:09:24 2024] Launched synth_1...
Run output will be captured here: /home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/Vivado_Prj/rocket_chip/rocket_chip.runs/synth_1/runme.log
# wait_on_run synth_1
[Thu Jun 20 01:09:25 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log ExampleRocketSystem.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ExampleRocketSystem.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ExampleRocketSystem.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1339.379 ; gain = 0.023 ; free physical = 16425 ; free virtual = 28040
ERROR: [Common 17-69] Command failed: File '/home/hw1020/Documents/FYP_Bayesian_Optimisation/object_functions/rocket-chip/emulator/generated-src/freechips.rocketchip.system.DefaultFPGAConfig.behav_srams.v' does not exist
INFO: [Common 17-206] Exiting Vivado at Thu Jun 20 01:09:36 2024...
[Thu Jun 20 01:09:46 2024] synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'synth_1'
wait_on_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 1346.691 ; gain = 0.000 ; free physical = 16902 ; free virtual = 28518
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.

    while executing
"wait_on_run synth_1"
    (file "../../tools/RocketChip/run_RocketChip_synthesis.tcl" line 4)
INFO: [Common 17-206] Exiting Vivado at Thu Jun 20 01:09:46 2024...
