0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1675051680,verilog,,C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/imports/include/timescale.v,,clk_wiz_0,,,../../../../LFSR_2022_2.gen/sources_1/ip/clk_wiz_0;../../../../LFSR_2022_2.ip_user_files/ipstatic;../../../../LFSR_2022_2.srcs/sources_1/imports/include,,,,,
C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1675051680,verilog,,C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../LFSR_2022_2.gen/sources_1/ip/clk_wiz_0;../../../../LFSR_2022_2.ip_user_files/ipstatic;../../../../LFSR_2022_2.srcs/sources_1/imports/include,,,,,
C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/imports/include/defines.v;C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/imports/include/defines.v,1671667115;1671667115,verilog;verilog,,C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v;C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/new/debounce.v;C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v;C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/new/debounce.v,,,,,../../../../LFSR_2022_2.gen/sources_1/ip/clk_wiz_0;../../../../LFSR_2022_2.ip_user_files/ipstatic;../../../../LFSR_2022_2.srcs/sources_1/imports/include;../../../../LFSR_2022_2.gen/sources_1/ip/clk_wiz_0;../../../../LFSR_2022_2.ip_user_files/ipstatic;../../../../LFSR_2022_2.srcs/sources_1/imports/include,,,,,
C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/imports/include/timescale.v;C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/imports/include/timescale.v,1543616579;1543616579,verilog;verilog,,C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/imports/include/defines.v;C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/imports/include/defines.v;C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/imports/include/defines.v;C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/imports/include/defines.v,,,,,../../../../LFSR_2022_2.gen/sources_1/ip/clk_wiz_0;../../../../LFSR_2022_2.ip_user_files/ipstatic;../../../../LFSR_2022_2.srcs/sources_1/imports/include;../../../../LFSR_2022_2.gen/sources_1/ip/clk_wiz_0;../../../../LFSR_2022_2.ip_user_files/ipstatic;../../../../LFSR_2022_2.srcs/sources_1/imports/include,,,,,
C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/new/Seven_Seg_Display_Control.v,1675049852,verilog,,C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/new/top_lfsr.v,,Seven_Seg_Display_Control,,,../../../../LFSR_2022_2.gen/sources_1/ip/clk_wiz_0;../../../../LFSR_2022_2.ip_user_files/ipstatic;../../../../LFSR_2022_2.srcs/sources_1/imports/include,,,,,
C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/new/TB_top_lfsr.v,1675023652,verilog,,,,TB_top_lfsr,,,../../../../LFSR_2022_2.gen/sources_1/ip/clk_wiz_0;../../../../LFSR_2022_2.ip_user_files/ipstatic;../../../../LFSR_2022_2.srcs/sources_1/imports/include,,,,,
C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/new/debounce.v,1675022579,verilog,,C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/new/lfsr.v,,debounce,,,../../../../LFSR_2022_2.gen/sources_1/ip/clk_wiz_0;../../../../LFSR_2022_2.ip_user_files/ipstatic;../../../../LFSR_2022_2.srcs/sources_1/imports/include,,,,,
C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/new/div_by_N.v,1675008255,verilog,,C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/new/Seven_Seg_Display_Control.v,,div_by_N,,,../../../../LFSR_2022_2.gen/sources_1/ip/clk_wiz_0;../../../../LFSR_2022_2.ip_user_files/ipstatic;../../../../LFSR_2022_2.srcs/sources_1/imports/include,,,,,
C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/new/lfsr.v,1675095219,verilog,,C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/new/reset_gen.v,,lfsr,,,../../../../LFSR_2022_2.gen/sources_1/ip/clk_wiz_0;../../../../LFSR_2022_2.ip_user_files/ipstatic;../../../../LFSR_2022_2.srcs/sources_1/imports/include,,,,,
C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/new/reset_gen.v,1675012755,verilog,,C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/new/div_by_N.v,,reset_gen,,,../../../../LFSR_2022_2.gen/sources_1/ip/clk_wiz_0;../../../../LFSR_2022_2.ip_user_files/ipstatic;../../../../LFSR_2022_2.srcs/sources_1/imports/include,,,,,
C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/new/top_lfsr.v,1675052284,verilog,,C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/new/TB_top_lfsr.v,,top_lfsr,,,../../../../LFSR_2022_2.gen/sources_1/ip/clk_wiz_0;../../../../LFSR_2022_2.ip_user_files/ipstatic;../../../../LFSR_2022_2.srcs/sources_1/imports/include,,,,,
