// Seed: 2757771176
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_12[1'h0] = id_8;
  assign id_6 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output tri  id_1,
    output tri  id_2
);
  logic [7:0] id_4;
  always @(posedge 1 or posedge id_4[1]) begin
    deassign id_1;
  end
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_4, id_5
  );
endmodule
