{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499311463446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499311463447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 00:24:23 2017 " "Processing started: Thu Jul 06 00:24:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499311463447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499311463447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trabalho-final -c trabalho-final " "Command: quartus_map --read_settings_files=on --write_settings_files=off trabalho-final -c trabalho-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499311463447 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1499311464240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3x8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3x8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3x8 " "Found entity 1: Decoder_3x8" {  } { { "Decoder_3x8.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/Decoder_3x8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311464377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311464377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vidas.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vidas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vidas " "Found entity 1: vidas" {  } { { "vidas.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/vidas.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311464382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311464382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "row.bdf 1 1 " "Found 1 design units, including 1 entities, in source file row.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 row " "Found entity 1: row" {  } { { "row.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/row.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311464387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311464387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cdp_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cdp_c " "Found entity 1: cdp_c" {  } { { "cdp_c.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/cdp_c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311464392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311464392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cdp_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cdp_b " "Found entity 1: cdp_b" {  } { { "cdp_b.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/cdp_b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311464397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311464397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cdp_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cdp_a " "Found entity 1: cdp_a" {  } { { "cdp_a.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/cdp_a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311464403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311464403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cdp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cdp " "Found entity 1: cdp" {  } { { "cdp.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/cdp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311464408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311464408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "km.bdf 1 1 " "Found 1 design units, including 1 entities, in source file km.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 km " "Found entity 1: km" {  } { { "km.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/km.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311464412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311464412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8x3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x3 " "Found entity 1: mux8x3" {  } { { "mux8x3.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mux8x3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311464419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311464419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "interface.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311464425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311464425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "row_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file row_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 row_1 " "Found entity 1: row_1" {  } { { "row_1.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/row_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311464431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311464431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pot_abc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pot_abc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pot_abc " "Found entity 1: pot_abc" {  } { { "pot_abc.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/pot_abc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311464436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311464436 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "velocidade.bdf " "Can't analyze file -- file velocidade.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1499311464446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "velocidade2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file velocidade2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 velocidade2 " "Found entity 1: velocidade2" {  } { { "velocidade2.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/velocidade2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311464451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311464451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/lpm_mux0.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465221 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311465221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465227 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311465227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/lpm_mux1.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465234 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311465234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdiv1.v 1 1 " "Found 1 design units, including 1 entities, in source file fdiv1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Found entity 1: fdiv" {  } { { "fdiv1.v" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/fdiv1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311465240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linha_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file linha_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 linha_1 " "Found entity 1: linha_1" {  } { { "linha_1.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/linha_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311465246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linha_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file linha_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 linha_2 " "Found entity 1: linha_2" {  } { { "linha_2.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/linha_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311465253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapa_completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mapa_completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mapa_completo " "Found entity 1: mapa_completo" {  } { { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311465259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linha_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file linha_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 linha_3 " "Found entity 1: linha_3" {  } { { "linha_3.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/linha_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311465265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linha_9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file linha_9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 linha_9 " "Found entity 1: linha_9" {  } { { "linha_9.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/linha_9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311465272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linha_10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file linha_10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 linha_10 " "Found entity 1: linha_10" {  } { { "linha_10.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/linha_10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311465278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linha_11.bdf 1 1 " "Found 1 design units, including 1 entities, in source file linha_11.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 linha_11 " "Found entity 1: linha_11" {  } { { "linha_11.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/linha_11.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311465284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linha_12.bdf 1 1 " "Found 1 design units, including 1 entities, in source file linha_12.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 linha_12 " "Found entity 1: linha_12" {  } { { "linha_12.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/linha_12.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311465289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linha_13.bdf 1 1 " "Found 1 design units, including 1 entities, in source file linha_13.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 linha_13 " "Found entity 1: linha_13" {  } { { "linha_13.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/linha_13.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311465296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linha_15.bdf 1 1 " "Found 1 design units, including 1 entities, in source file linha_15.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 linha_15 " "Found entity 1: linha_15" {  } { { "linha_15.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/linha_15.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311465303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linha_16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file linha_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 linha_16 " "Found entity 1: linha_16" {  } { { "linha_16.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/linha_16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311465308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linha_17.bdf 1 1 " "Found 1 design units, including 1 entities, in source file linha_17.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 linha_17 " "Found entity 1: linha_17" {  } { { "linha_17.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/linha_17.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311465313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linha_24.bdf 1 1 " "Found 1 design units, including 1 entities, in source file linha_24.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 linha_24 " "Found entity 1: linha_24" {  } { { "linha_24.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/linha_24.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311465318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linha_27.bdf 1 1 " "Found 1 design units, including 1 entities, in source file linha_27.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 linha_27 " "Found entity 1: linha_27" {  } { { "linha_27.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/linha_27.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311465323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linha_28.bdf 1 1 " "Found 1 design units, including 1 entities, in source file linha_28.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 linha_28 " "Found entity 1: linha_28" {  } { { "linha_28.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/linha_28.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1499311465329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1499311465329 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mapa_completo " "Elaborating entity \"mapa_completo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1499311465542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linha_1 linha_1:l1 " "Elaborating entity \"linha_1\" for hierarchy \"linha_1:l1\"" {  } { { "mapa_completo.bdf" "l1" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { -8 864 984 216 "l1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499311465550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linha_2 linha_2:l2 " "Elaborating entity \"linha_2\" for hierarchy \"linha_2:l2\"" {  } { { "mapa_completo.bdf" "l2" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { -8 592 712 216 "l2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499311465556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linha_9 linha_9:l9 " "Elaborating entity \"linha_9\" for hierarchy \"linha_9:l9\"" {  } { { "mapa_completo.bdf" "l9" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { -8 -1328 -1208 216 "l9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499311465582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linha_10 linha_10:l10 " "Elaborating entity \"linha_10\" for hierarchy \"linha_10:l10\"" {  } { { "mapa_completo.bdf" "l10" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { -8 -1600 -1480 216 "l10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499311465588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linha_12 linha_12:l12 " "Elaborating entity \"linha_12\" for hierarchy \"linha_12:l12\"" {  } { { "mapa_completo.bdf" "l12" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 416 608 728 640 "l12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499311465598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linha_13 linha_13:l13 " "Elaborating entity \"linha_13\" for hierarchy \"linha_13:l13\"" {  } { { "mapa_completo.bdf" "l13" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 416 320 440 640 "l13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499311465604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linha_15 linha_15:l15 " "Elaborating entity \"linha_15\" for hierarchy \"linha_15:l15\"" {  } { { "mapa_completo.bdf" "l15" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 416 -224 -104 640 "l15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499311465614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linha_16 linha_16:l16 " "Elaborating entity \"linha_16\" for hierarchy \"linha_16:l16\"" {  } { { "mapa_completo.bdf" "l16" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 416 -496 -376 640 "l16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499311465620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linha_17 linha_17:l17 " "Elaborating entity \"linha_17\" for hierarchy \"linha_17:l17\"" {  } { { "mapa_completo.bdf" "l17" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 416 -776 -656 640 "l17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499311465625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linha_24 linha_24:l24 " "Elaborating entity \"linha_24\" for hierarchy \"linha_24:l24\"" {  } { { "mapa_completo.bdf" "l24" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 840 32 152 1064 "l24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499311465652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linha_27 linha_27:l27 " "Elaborating entity \"linha_27\" for hierarchy \"linha_27:l27\"" {  } { { "mapa_completo.bdf" "l27" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 840 -784 -664 1064 "l27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499311465665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linha_28 linha_28:l28 " "Elaborating entity \"linha_28\" for hierarchy \"linha_28:l28\"" {  } { { "mapa_completo.bdf" "l28" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 840 -1064 -944 1064 "l28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1499311465671 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "232 " "232 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1499311466356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1499311466689 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499311466689 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 224 -2112 -1944 240 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499311466751 "|mapa_completo|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E\[7\] " "No output dependent on input pin \"E\[7\]\"" {  } { { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 880 -1824 -1656 896 "E" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499311466751 "|mapa_completo|E[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E\[6\] " "No output dependent on input pin \"E\[6\]\"" {  } { { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 880 -1824 -1656 896 "E" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499311466751 "|mapa_completo|E[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E\[5\] " "No output dependent on input pin \"E\[5\]\"" {  } { { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 880 -1824 -1656 896 "E" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499311466751 "|mapa_completo|E[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E\[4\] " "No output dependent on input pin \"E\[4\]\"" {  } { { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 880 -1824 -1656 896 "E" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499311466751 "|mapa_completo|E[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E\[3\] " "No output dependent on input pin \"E\[3\]\"" {  } { { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 880 -1824 -1656 896 "E" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499311466751 "|mapa_completo|E[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E\[2\] " "No output dependent on input pin \"E\[2\]\"" {  } { { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 880 -1824 -1656 896 "E" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499311466751 "|mapa_completo|E[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E\[1\] " "No output dependent on input pin \"E\[1\]\"" {  } { { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 880 -1824 -1656 896 "E" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499311466751 "|mapa_completo|E[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E\[0\] " "No output dependent on input pin \"E\[0\]\"" {  } { { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 880 -1824 -1656 896 "E" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1499311466751 "|mapa_completo|E[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1499311466751 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1499311466753 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1499311466753 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1499311466753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499311466792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 00:24:26 2017 " "Processing ended: Thu Jul 06 00:24:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499311466792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499311466792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499311466792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499311466792 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499311468434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499311468435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 00:24:27 2017 " "Processing started: Thu Jul 06 00:24:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499311468435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1499311468435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off trabalho-final -c trabalho-final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off trabalho-final -c trabalho-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1499311468436 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1499311468697 ""}
{ "Info" "0" "" "Project  = trabalho-final" {  } {  } 0 0 "Project  = trabalho-final" 0 0 "Fitter" 0 0 1499311468698 ""}
{ "Info" "0" "" "Revision = trabalho-final" {  } {  } 0 0 "Revision = trabalho-final" 0 0 "Fitter" 0 0 1499311468698 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1499311468827 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "trabalho-final EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"trabalho-final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1499311468839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1499311468901 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1499311468902 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1499311469028 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1499311469048 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1499311470049 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1499311470049 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1499311470049 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499311470052 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499311470052 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1499311470052 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1499311470052 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[7\] " "Pin S\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S[7] } } } { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 16 984 1160 32 "S" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499311470233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[6\] " "Pin S\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S[6] } } } { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 16 984 1160 32 "S" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499311470233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[5\] " "Pin S\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S[5] } } } { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 16 984 1160 32 "S" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499311470233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[4\] " "Pin S\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S[4] } } } { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 16 984 1160 32 "S" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499311470233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Pin S\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S[3] } } } { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 16 984 1160 32 "S" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499311470233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Pin S\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S[2] } } } { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 16 984 1160 32 "S" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499311470233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Pin S\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S[1] } } } { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 16 984 1160 32 "S" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499311470233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Pin S\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { S[0] } } } { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 16 984 1160 32 "S" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499311470233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 224 -2112 -1944 240 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499311470233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[7\] " "Pin E\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { E[7] } } } { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 880 -1824 -1656 896 "E" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499311470233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[6\] " "Pin E\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { E[6] } } } { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 880 -1824 -1656 896 "E" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499311470233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[5\] " "Pin E\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { E[5] } } } { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 880 -1824 -1656 896 "E" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499311470233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[4\] " "Pin E\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { E[4] } } } { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 880 -1824 -1656 896 "E" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499311470233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[3\] " "Pin E\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { E[3] } } } { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 880 -1824 -1656 896 "E" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499311470233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[2\] " "Pin E\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { E[2] } } } { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 880 -1824 -1656 896 "E" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499311470233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[1\] " "Pin E\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { E[1] } } } { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 880 -1824 -1656 896 "E" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499311470233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E\[0\] " "Pin E\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { E[0] } } } { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { 880 -1824 -1656 896 "E" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499311470233 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SET " "Pin SET not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SET } } } { "mapa_completo.bdf" "" { Schematic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/mapa_completo.bdf" { { -32 -2024 -1856 -16 "SET" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1499311470233 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1499311470233 ""}
{ "Info" "ISTA_SDC_FOUND" "trabalho-final.sdc " "Reading SDC File: 'trabalho-final.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1499311470447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trabalho-final.sdc 26 c0 port " "Ignored filter at trabalho-final.sdc(26): c0 could not be matched with a port" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1499311470449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trabalho-final.sdc 26 Argument <targets> is an empty collection " "Ignored create_clock at trabalho-final.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"c0\" -period 30000.000ns \[get_ports \{c0\}\] " "create_clock -name \"c0\" -period 30000.000ns \[get_ports \{c0\}\]" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1499311470451 ""}  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1499311470451 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trabalho-final.sdc 27 c1 port " "Ignored filter at trabalho-final.sdc(27): c1 could not be matched with a port" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1499311470451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trabalho-final.sdc 27 Argument <targets> is an empty collection " "Ignored create_clock at trabalho-final.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"c1\" -period 40000.000ns \[get_ports \{c1\}\] " "create_clock -name \"c1\" -period 40000.000ns \[get_ports \{c1\}\]" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1499311470452 ""}  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1499311470452 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trabalho-final.sdc 28 c2 port " "Ignored filter at trabalho-final.sdc(28): c2 could not be matched with a port" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1499311470452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trabalho-final.sdc 28 Argument <targets> is an empty collection " "Ignored create_clock at trabalho-final.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"c2\" -period 50000.000ns \[get_ports \{c2\}\] " "create_clock -name \"c2\" -period 50000.000ns \[get_ports \{c2\}\]" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1499311470452 ""}  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1499311470452 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trabalho-final.sdc 29 c3 port " "Ignored filter at trabalho-final.sdc(29): c3 could not be matched with a port" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1499311470453 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trabalho-final.sdc 29 Argument <targets> is an empty collection " "Ignored create_clock at trabalho-final.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"c3\" -period 60000.000ns \[get_ports \{c3\}\] " "create_clock -name \"c3\" -period 60000.000ns \[get_ports \{c3\}\]" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1499311470453 ""}  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1499311470453 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trabalho-final.sdc 30 c4 port " "Ignored filter at trabalho-final.sdc(30): c4 could not be matched with a port" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1499311470453 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trabalho-final.sdc 30 Argument <targets> is an empty collection " "Ignored create_clock at trabalho-final.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"c4\" -period 70000.000ns \[get_ports \{c4\}\] " "create_clock -name \"c4\" -period 70000.000ns \[get_ports \{c4\}\]" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1499311470454 ""}  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1499311470454 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trabalho-final.sdc 31 c5 port " "Ignored filter at trabalho-final.sdc(31): c5 could not be matched with a port" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1499311470454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trabalho-final.sdc 31 Argument <targets> is an empty collection " "Ignored create_clock at trabalho-final.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"c5\" -period 80000.000ns \[get_ports \{c5\}\] " "create_clock -name \"c5\" -period 80000.000ns \[get_ports \{c5\}\]" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1499311470454 ""}  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1499311470454 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trabalho-final.sdc 32 c6 port " "Ignored filter at trabalho-final.sdc(32): c6 could not be matched with a port" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1499311470455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trabalho-final.sdc 32 Argument <targets> is an empty collection " "Ignored create_clock at trabalho-final.sdc(32): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"c6\" -period 90000.000ns \[get_ports \{c6\}\] " "create_clock -name \"c6\" -period 90000.000ns \[get_ports \{c6\}\]" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1499311470455 ""}  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1499311470455 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trabalho-final.sdc 33 c7 port " "Ignored filter at trabalho-final.sdc(33): c7 could not be matched with a port" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1499311470455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trabalho-final.sdc 33 Argument <targets> is an empty collection " "Ignored create_clock at trabalho-final.sdc(33): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"c7\" -period 100000.000ns \[get_ports \{c7\}\] " "create_clock -name \"c7\" -period 100000.000ns \[get_ports \{c7\}\]" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1499311470456 ""}  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1499311470456 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1499311470458 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1499311470459 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1499311470459 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1499311470461 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1499311470463 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1499311470463 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1499311470464 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1499311470465 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1499311470466 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1499311470466 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1499311470467 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1499311470467 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1499311470468 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1499311470469 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1499311470469 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 10 8 0 " "Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 10 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1499311470472 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1499311470472 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1499311470472 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499311470475 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499311470475 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499311470475 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499311470475 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499311470475 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499311470475 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499311470475 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1499311470475 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1499311470475 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1499311470475 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499311470492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1499311473444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499311473569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1499311473580 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1499311473901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499311473901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1499311473997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X44_Y24 X54_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} 44 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1499311475205 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1499311475205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499311475581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1499311475586 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1499311475586 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1499311475586 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1499311475596 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1499311475599 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[7\] 0 " "Pin \"S\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499311475602 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[6\] 0 " "Pin \"S\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499311475602 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[5\] 0 " "Pin \"S\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499311475602 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[4\] 0 " "Pin \"S\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499311475602 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[3\] 0 " "Pin \"S\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499311475602 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[2\] 0 " "Pin \"S\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499311475602 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[1\] 0 " "Pin \"S\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499311475602 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[0\] 0 " "Pin \"S\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1499311475602 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1499311475602 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1499311475747 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1499311475761 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1499311475907 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1499311476494 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1499311476652 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/output_files/trabalho-final.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/output_files/trabalho-final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1499311476788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499311477061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 00:24:37 2017 " "Processing ended: Thu Jul 06 00:24:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499311477061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499311477061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499311477061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1499311477061 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1499311478296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499311478297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 00:24:38 2017 " "Processing started: Thu Jul 06 00:24:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499311478297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1499311478297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off trabalho-final -c trabalho-final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off trabalho-final -c trabalho-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1499311478297 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1499311480769 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1499311480889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499311481900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 00:24:41 2017 " "Processing ended: Thu Jul 06 00:24:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499311481900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499311481900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499311481900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1499311481900 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1499311482526 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1499311483579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499311483581 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 00:24:42 2017 " "Processing started: Thu Jul 06 00:24:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499311483581 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499311483581 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta trabalho-final -c trabalho-final " "Command: quartus_sta trabalho-final -c trabalho-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499311483582 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1499311483857 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1499311484112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1499311484177 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1499311484177 ""}
{ "Info" "ISTA_SDC_FOUND" "trabalho-final.sdc " "Reading SDC File: 'trabalho-final.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1499311484344 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trabalho-final.sdc 26 c0 port " "Ignored filter at trabalho-final.sdc(26): c0 could not be matched with a port" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1499311484347 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trabalho-final.sdc 26 Argument <targets> is an empty collection " "Ignored create_clock at trabalho-final.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"c0\" -period 30000.000ns \[get_ports \{c0\}\] " "create_clock -name \"c0\" -period 30000.000ns \[get_ports \{c0\}\]" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1499311484349 ""}  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1499311484349 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trabalho-final.sdc 27 c1 port " "Ignored filter at trabalho-final.sdc(27): c1 could not be matched with a port" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1499311484350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trabalho-final.sdc 27 Argument <targets> is an empty collection " "Ignored create_clock at trabalho-final.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"c1\" -period 40000.000ns \[get_ports \{c1\}\] " "create_clock -name \"c1\" -period 40000.000ns \[get_ports \{c1\}\]" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1499311484350 ""}  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1499311484350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trabalho-final.sdc 28 c2 port " "Ignored filter at trabalho-final.sdc(28): c2 could not be matched with a port" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1499311484350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trabalho-final.sdc 28 Argument <targets> is an empty collection " "Ignored create_clock at trabalho-final.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"c2\" -period 50000.000ns \[get_ports \{c2\}\] " "create_clock -name \"c2\" -period 50000.000ns \[get_ports \{c2\}\]" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1499311484351 ""}  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1499311484351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trabalho-final.sdc 29 c3 port " "Ignored filter at trabalho-final.sdc(29): c3 could not be matched with a port" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1499311484351 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trabalho-final.sdc 29 Argument <targets> is an empty collection " "Ignored create_clock at trabalho-final.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"c3\" -period 60000.000ns \[get_ports \{c3\}\] " "create_clock -name \"c3\" -period 60000.000ns \[get_ports \{c3\}\]" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1499311484352 ""}  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1499311484352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trabalho-final.sdc 30 c4 port " "Ignored filter at trabalho-final.sdc(30): c4 could not be matched with a port" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1499311484352 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trabalho-final.sdc 30 Argument <targets> is an empty collection " "Ignored create_clock at trabalho-final.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"c4\" -period 70000.000ns \[get_ports \{c4\}\] " "create_clock -name \"c4\" -period 70000.000ns \[get_ports \{c4\}\]" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1499311484352 ""}  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1499311484352 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trabalho-final.sdc 31 c5 port " "Ignored filter at trabalho-final.sdc(31): c5 could not be matched with a port" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1499311484353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trabalho-final.sdc 31 Argument <targets> is an empty collection " "Ignored create_clock at trabalho-final.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"c5\" -period 80000.000ns \[get_ports \{c5\}\] " "create_clock -name \"c5\" -period 80000.000ns \[get_ports \{c5\}\]" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1499311484353 ""}  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1499311484353 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trabalho-final.sdc 32 c6 port " "Ignored filter at trabalho-final.sdc(32): c6 could not be matched with a port" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1499311484353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trabalho-final.sdc 32 Argument <targets> is an empty collection " "Ignored create_clock at trabalho-final.sdc(32): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"c6\" -period 90000.000ns \[get_ports \{c6\}\] " "create_clock -name \"c6\" -period 90000.000ns \[get_ports \{c6\}\]" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1499311484354 ""}  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1499311484354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "trabalho-final.sdc 33 c7 port " "Ignored filter at trabalho-final.sdc(33): c7 could not be matched with a port" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1499311484354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock trabalho-final.sdc 33 Argument <targets> is an empty collection " "Ignored create_clock at trabalho-final.sdc(33): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \"c7\" -period 100000.000ns \[get_ports \{c7\}\] " "create_clock -name \"c7\" -period 100000.000ns \[get_ports \{c7\}\]" {  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1499311484354 ""}  } { { "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" "" { Text "C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/trabalho-final.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1499311484354 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1499311484359 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1499311484360 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1499311484360 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1499311484364 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1499311484375 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1499311484379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499311484381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499311484390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499311484393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499311484398 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499311484402 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499311484406 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1499311484415 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1499311484417 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1499311484432 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1499311484432 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1499311484433 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499311484437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499311484441 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499311484444 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499311484448 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1499311484454 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1499311484460 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1499311484486 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1499311484486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499311484563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 00:24:44 2017 " "Processing ended: Thu Jul 06 00:24:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499311484563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499311484563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499311484563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499311484563 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499311485819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499311485819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 00:24:45 2017 " "Processing started: Thu Jul 06 00:24:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499311485819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499311485819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off trabalho-final -c trabalho-final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off trabalho-final -c trabalho-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499311485819 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "trabalho-final.vo C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/simulation/modelsim/ simulation " "Generated file trabalho-final.vo in folder \"C:/altera/13.0sp1/trabalho/trabalho_final_de_cd/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1499311486299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "401 " "Peak virtual memory: 401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499311486361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 00:24:46 2017 " "Processing ended: Thu Jul 06 00:24:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499311486361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499311486361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499311486361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499311486361 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus II Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499311487051 ""}
