# Hands-on exercises for the Computer Architecture course at the School of Computer Science, [University of Las Palmas de Gran Canaria (Spain)](https://internacional.ulpgc.es/en/) using Nios V-based soft SoCs and DE0-Nano board

Tutorials, slides and videos.

[Lab 1. RISC-V instruction set architecture and programming of NiosV/m processor](lab1) <br />
[Lab 2. Performance evaluation of the memory hierarchy of a computer and reverse engineering of the data cache memory](lab2) <br />
[Lab 3. Performance evaluation of pipelined processors)](lab3) <br />
[Lab 4. Nios V multiprocessor implementation, parallel programming, and performance evaluation](lab4) <br />
[Lab 5. Nios V processor with customized architecture for a software application](lab5) <br />

Laboratory infrastructure - hardware: <br />
- Terasic DE0-Nano board <br />
- Desktop computer <br />
- USB-A - miniUSB cable <br />

Laboratory infrastructure - software: <br />
- Windows 10 <br />
- Nios V Command Shell 23.1 Standard <br />

