<div align="center">

# Hi there üëã I'm Saurav Kumar

**Melancholy-Byte** | `Building systems where algorithms meet silicon`

[![Typing SVG](https://readme-typing-svg.demolab.com?font=JetBrains+Mono&weight=600&size=22&pause=2000&color=37B3FF&center=true&vCenter=true&width=600&lines=Digital+Design+%7C+FPGA+%7C+Hardware+Accelerators;IIT+Engineer+crafting+high-speed+compute;Open-source+advocate+%26+collaboration+nerd)](https://git.io/typing-svg)

</div>

---

## üë®‚Äçüíª About Me

* üéì **B.Tech in Electrical Engineering** @ **IIT**
* üî¨ **Innovator** in **Digital Design**, **FPGA**, and **Hardware Accelerators**
* üõ°Ô∏è **Defense Tech Collaborator**: Projects with defense applications (LWS, Aerial Vehicle Protection)
* üèÜ **Research Highlights**: IEEE ESL paper (Aug 2025) ¬∑ Multi-width verification harness ¬∑ FPGA implementations
* üì¨ **Email**: saurav@example.com | 269saurav@gmail.com
* üåê **Portfolio**: [melancholy-byte.github.io](https://melancholy-byte.github.io)

---

## üìò Relevant Coursework

| **üí° Core:**            | Data Structures & Algorithms, Control Systems, Signal Processing, Digital Communication |
| ----------------------- | --------------------------------------------------------------------------------------- |
| **ü§ñ Specialization:**  | VLSI, Embedded Systems, FPGA Design, Robotics & Automation, Digital Signal Processing   |
| **üì° Domain-Specific:** | Hardware Description Languages, Verification Methodologies, Hardware-Software Co-design, DSP Algorithms |

---

## üß∞ Tech Stack

### üñ•Ô∏è Programming Languages

![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![Verilog](https://img.shields.io/badge/Verilog-FF0000?style=for-the-badge)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-FF0000?style=for-the-badge)
![VHDL](https://img.shields.io/badge/VHDL-FF0000?style=for-the-badge)

### üß† AI/ML & Data

![NumPy](https://img.shields.io/badge/NumPy-013243?style=for-the-badge&logo=numpy&logoColor=white)
![Pandas](https://img.shields.io/badge/Pandas-150458?style=for-the-badge&logo=pandas&logoColor=white)
![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=matlab&logoColor=white)
![Jupyter](https://img.shields.io/badge/Jupyter-F37626?style=for-the-badge&logo=jupyter&logoColor=white)

### üîå Embedded & IoT

![Arduino](https://img.shields.io/badge/Arduino-00979D?style=for-the-badge&logo=arduino&logoColor=white)
![PlatformIO](https://img.shields.io/badge/PlatformIO-FF9900?style=for-the-badge&logo=platformio&logoColor=white)
![ESP32](https://img.shields.io/badge/ESP32-E7352C?style=for-the-badge&logo=espressif&logoColor=white)

### üîß Tools & Simulation

![Vivado](https://img.shields.io/badge/Vivado-FF6F00?style=for-the-badge&logo=xilinx&logoColor=white)
![Git](https://img.shields.io/badge/Git-F05032?style=for-the-badge&logo=git&logoColor=white)
![Verilator](https://img.shields.io/badge/Verilator-FF0000?style=for-the-badge)
![Icarus](https://img.shields.io/badge/Icarus_Verilog-FF0000?style=for-the-badge)
![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=matlab&logoColor=white)

---

## üöÄ Highlighted Projects

| [![HRKM-FPGA](https://img.shields.io/badge/HRKM--FPGA-FF6F00?style=for-the-badge&logo=xilinx&logoColor=white)](https://github.com/Melancholy-Byte/HRKM-FPGA) **HRKM-FPGA** Hybrid Recursive Karatsuba Multiplier \| FPGA Implementation \| IEEE ESL Paper | [![AutonomousEV](https://img.shields.io/badge/AutonomousEV-3776AB?style=for-the-badge&logo=python&logoColor=white)](https://github.com/Melancholy-Byte/AutonomousEV) **AutonomousEV** Lane Detection \| Steering Control \| Embedded C++ |
| ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- | ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| [![LWS](https://img.shields.io/badge/LWS-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white)](https://github.com/Melancholy-Byte/LWS) **Laser Warning System** Defense Tech \| Threat Detection \| Hardware Design | [![DSP](https://img.shields.io/badge/DSP-3776AB?style=for-the-badge&logo=python&logoColor=white)](https://github.com/Melancholy-Byte/DSP) **Digital Signal Processing** Real-time Analysis \| Filtering Algorithms |
| [![Robotics](https://img.shields.io/badge/Robotics-FF6F00?style=for-the-badge&logo=robot&logoColor=white)](https://github.com/Melancholy-Byte/Robotics-and-Autonomous-Systems) **Robotics & Autonomous Systems** Control Systems \| Navigation | [![Verilog](https://img.shields.io/badge/Verilog-FF0000?style=for-the-badge&logo=verilog&logoColor=white)](https://github.com/Melancholy-Byte/Verilog) **Verilog Modules** FIFO \| Protocols (SPI/I2C/UART) \| FPGA |

---

## üìà GitHub Analytics

<div align="center">

![GitHub Stats](https://github-readme-stats.vercel.app/api?username=Melancholy-Byte&show_icons=true&theme=radical&hide_border=true&bg_color=0D1117&title_color=FF6F00&icon_color=FF6F00)

![GitHub Streak](https://streak-stats.demolab.com?user=Melancholy-Byte&theme=radical&hide_border=true&bg_color=0D1117)

![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=Melancholy-Byte&layout=compact&theme=radical&hide_border=true&bg_color=0D1117&title_color=FF6F00)

</div>

---

## üèÜ Achievements

- üìÑ **IEEE Embedded Systems Letters** - Paper on Hybrid Recursive Karatsuba Multiplications (Aug 2025)
- üî¨ **Research Contributions** - Multi-width verification harness, deterministic test vectors, FPGA optimizations
- ü§ù **Collaborative Projects** - Defense tech (LWS), robotics, autonomous systems, signal processing
- üõ†Ô∏è **Open Source** - FPGA implementations, hardware modules, verification frameworks
- üéØ **Technical Expertise** - Digital design, hardware acceleration, embedded systems

---

## ü§ù Let's Connect

<div align="center">

[![Email](https://img.shields.io/badge/Email-saurav%40example.com-red?style=for-the-badge&logo=gmail)](mailto:saurav@example.com)
[![LinkedIn](https://img.shields.io/badge/LinkedIn-saurav--kumar-blue?style=for-the-badge&logo=linkedin)](https://www.linkedin.com/in/saurav-kumar)
[![Portfolio](https://img.shields.io/badge/Portfolio-Live-181717?style=for-the-badge)](https://melancholy-byte.github.io)
[![Twitter](https://img.shields.io/badge/Twitter-@MelancholyByte-1DA1F2?style=for-the-badge&logo=twitter)](https://twitter.com/MelancholyByte)

</div>

---

<div align="center">

_"Engineering real-world solutions at the edge of hardware and intelligence."_

</div>

